Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Sep 29 15:13:19 2025
| Host         : mike-NH5xAx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Hilbert_242_wrapper_timing_summary_routed.rpt -pb Hilbert_242_wrapper_timing_summary_routed.pb -rpx Hilbert_242_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Hilbert_242_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                          4           
TIMING-9   Warning   Unknown CDC Logic                                     1           
TIMING-28  Warning   Auto-derived clock referenced by a timing constraint  2           
XDCB-5     Warning   Runtime inefficient way to find pin objects           2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (1)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (1)
---------------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 4 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (7)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 7 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.631        0.000                      0                 6352        0.051        0.000                      0                 6336        2.000        0.000                       0                  3487  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_in1                                                                                     {0.000 4.000}        8.000           125.000         
  clk_out1_Hilbert_242_clk_wiz_0_0_1                                                        {0.000 5.000}        10.000          100.000         
    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                        {0.000 20.000}       40.000          25.000          
  clkfbout_Hilbert_242_clk_wiz_0_0_1                                                        {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 4.000}        8.000           125.000         
  clk_out1_Hilbert_242_clk_wiz_0_0                                                          {0.000 5.000}        10.000          100.000         
    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                          {0.000 20.000}       40.000          25.000          
  clkfbout_Hilbert_242_clk_wiz_0_0                                                          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_Hilbert_242_clk_wiz_0_0_1                                                              4.276        0.000                      0                 2615        0.051        0.000                      0                 2615        4.020        0.000                       0                  1455  
    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                             31.540        0.000                      0                 2582        0.058        0.000                      0                 2582       18.750        0.000                       0                  1545  
  clkfbout_Hilbert_242_clk_wiz_0_0_1                                                                                                                                                                                                          5.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.989        0.000                      0                  928        0.094        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clock                                                                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_Hilbert_242_clk_wiz_0_0                                                                4.275        0.000                      0                 2615        0.051        0.000                      0                 2615        4.020        0.000                       0                  1455  
    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                               31.540        0.000                      0                 2582        0.058        0.000                      0                 2582       18.750        0.000                       0                  1545  
  clkfbout_Hilbert_242_clk_wiz_0_0                                                                                                                                                                                                            5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            clk_out1_Hilbert_242_clk_wiz_0_0_1                                                                3.631        0.000                      0                    9        0.711        0.000                      0                    9  
clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                                  6.749        0.000                      0                   27        0.078        0.000                      0                   27  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                                 31.607        0.000                      0                    8                                                                        
Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.451        0.000                      0                    8                                                                        
Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.451        0.000                      0                    8                                                                        
Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              clk_out1_Hilbert_242_clk_wiz_0_0                                                                  3.631        0.000                      0                    9        0.711        0.000                      0                    9  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                                   31.607        0.000                      0                    8                                                                        
clk_out1_Hilbert_242_clk_wiz_0_0                                                            Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                                    6.749        0.000                      0                   27        0.078        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                                   36.846        0.000                      0                  105        0.168        0.000                      0                  105  
**async_default**                                                                           Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                                 36.846        0.000                      0                  105        0.168        0.000                      0                  105  
**async_default**                                                                           clk_out1_Hilbert_242_clk_wiz_0_0                                                            clk_out1_Hilbert_242_clk_wiz_0_0                                                                  7.858        0.000                      0                    2        0.429        0.000                      0                    2  
**async_default**                                                                           clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          clk_out1_Hilbert_242_clk_wiz_0_0_1                                                                7.858        0.000                      0                    2        0.429        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.456        0.000                      0                  100        0.356        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                                                                                                                          
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                                                                                                                        
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0                                                                                                                                                        
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0_1                                                                                                                                                      
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0                                                            Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0                                                            Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            
(none)                                                                                                                                                                                  clk_out1_Hilbert_242_clk_wiz_0_0                                                            
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              clk_out1_Hilbert_242_clk_wiz_0_0                                                            
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            clk_out1_Hilbert_242_clk_wiz_0_0                                                            
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0                                                            clk_out1_Hilbert_242_clk_wiz_0_0                                                            
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          clk_out1_Hilbert_242_clk_wiz_0_0                                                            
(none)                                                                                                                                                                                  clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0                                                            clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          
(none)                                                                                      clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clkfbout_Hilbert_242_clk_wiz_0_0                                                                                                                                                        
(none)                                                                                      clkfbout_Hilbert_242_clk_wiz_0_0_1                                                                                                                                                      
(none)                                                                                                                                                                                  clk_out1_Hilbert_242_clk_wiz_0_0                                                            
(none)                                                                                                                                                                                  clk_out1_Hilbert_242_clk_wiz_0_0_1                                                          
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.427ns (27.205%)  route 3.818ns (72.795%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.490     3.312    <hidden>
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.124     3.436 r  <hidden>
                         net (fo=3, routed)           0.434     3.870    <hidden>
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.120     3.990 r  <hidden>
                         net (fo=1, routed)           0.565     4.555    <hidden>
    SLICE_X7Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.510     8.679    <hidden>
    SLICE_X7Y48          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.152    
                         clock uncertainty           -0.071     9.081    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)       -0.250     8.831    <hidden>
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/eoc_out_latched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y59         FDRE                                         r  Hilbert_242_i/main_0/U0/eoc_out_latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  Hilbert_242_i/main_0/U0/eoc_out_latched_reg/Q
                         net (fo=19, routed)          4.647     4.368    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219     8.861    <hidden>
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.899ns (38.443%)  route 3.041ns (61.557%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.685    -0.673    <hidden>
    SLICE_X11Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.254 f  <hidden>
                         net (fo=8, routed)           0.698     0.444    <hidden>
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.325     0.769 r  <hidden>
                         net (fo=1, routed)           0.498     1.266    <hidden>
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.348     1.614 r  <hidden>
                         net (fo=1, routed)           0.000     1.614    <hidden>
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.147 r  <hidden>
                         net (fo=1, routed)           0.607     2.754    <hidden>
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.124     2.878 r  <hidden>
                         net (fo=3, routed)           0.733     3.611    <hidden>
    SLICE_X9Y51          LUT4 (Prop_lut4_I0_O)        0.150     3.761 r  <hidden>
                         net (fo=1, routed)           0.506     4.267    <hidden>
    SLICE_X9Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495     8.663    <hidden>
    SLICE_X9Y51          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.136    
                         clock uncertainty           -0.071     9.065    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.255     8.810    <hidden>
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.926ns (37.277%)  route 3.241ns (62.723%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.768    -0.590    Hilbert_242_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     0.840 f  Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.165     2.005    <hidden>
    SLICE_X3Y48          LUT2 (Prop_lut2_I0_O)        0.124     2.129 r  <hidden>
                         net (fo=1, routed)           0.642     2.771    <hidden>
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.124     2.895 f  <hidden>
                         net (fo=5, routed)           0.866     3.761    <hidden>
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.124     3.885 r  <hidden>
                         net (fo=1, routed)           0.567     4.452    <hidden>
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     4.576 r  <hidden>
                         net (fo=1, routed)           0.000     4.576    <hidden>
    SLICE_X6Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494     8.662    <hidden>
    SLICE_X6Y51          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.135    
                         clock uncertainty           -0.071     9.064    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.081     9.145    <hidden>
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.307ns (26.387%)  route 3.646ns (73.613%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.635     4.263    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.307ns (26.387%)  route 3.646ns (73.613%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.635     4.263    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.307ns (26.387%)  route 3.646ns (73.613%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.635     4.263    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 2.137ns (40.812%)  route 3.099ns (59.188%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 8.723 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.768    -0.590    Hilbert_242_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[1])
                                                      1.411     0.821 r  Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[1]
                         net (fo=3, routed)           1.009     1.829    <hidden>
    SLICE_X1Y39          LUT2 (Prop_lut2_I0_O)        0.152     1.981 r  <hidden>
                         net (fo=1, routed)           0.785     2.766    <hidden>
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.326     3.092 f  <hidden>
                         net (fo=6, routed)           0.635     3.728    <hidden>
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  <hidden>
                         net (fo=1, routed)           0.670     4.522    <hidden>
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.124     4.646 r  <hidden>
                         net (fo=1, routed)           0.000     4.646    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.554     8.723    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.588     9.311    
                         clock uncertainty           -0.071     9.240    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.081     9.321    <hidden>
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.307ns (26.842%)  route 3.562ns (73.158%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.551     4.179    <hidden>
    SLICE_X7Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y46          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X7Y46          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.307ns (26.842%)  route 3.562ns (73.158%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.551     4.179    <hidden>
    SLICE_X7Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y46          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X7Y46          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.205%)  route 0.152ns (51.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.563    -0.497    <hidden>
    SLICE_X26Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  <hidden>
                         net (fo=1, routed)           0.152    -0.205    <hidden>
    RAMB18_X1Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.873    -0.689    <hidden>
    RAMB18_X1Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.439    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.256    <hidden>
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.335%)  route 0.223ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    <hidden>
    SLICE_X20Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  <hidden>
                         net (fo=1, routed)           0.223    -0.113    <hidden>
    SLICE_X25Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.828    -0.735    <hidden>
    SLICE_X25Y11         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.237    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.070    -0.167    <hidden>
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.218%)  route 0.234ns (58.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    <hidden>
    SLICE_X20Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  <hidden>
                         net (fo=1, routed)           0.234    -0.103    <hidden>
    SLICE_X22Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.828    -0.735    <hidden>
    SLICE_X22Y10         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.237    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.075    -0.162    <hidden>
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.416%)  route 0.223ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    <hidden>
    SLICE_X20Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  <hidden>
                         net (fo=1, routed)           0.223    -0.114    <hidden>
    SLICE_X24Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.829    -0.734    <hidden>
    SLICE_X24Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.236    
    SLICE_X24Y9          FDRE (Hold_fdre_C_D)         0.059    -0.177    <hidden>
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.436%)  route 0.218ns (59.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.563    -0.497    <hidden>
    SLICE_X6Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  <hidden>
                         net (fo=1, routed)           0.218    -0.131    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.869    -0.693    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.250    -0.443    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243    -0.200    <hidden>
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.342%)  route 0.202ns (57.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    <hidden>
    SLICE_X20Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  <hidden>
                         net (fo=1, routed)           0.202    -0.151    <hidden>
    SLICE_X24Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.828    -0.735    <hidden>
    SLICE_X24Y11         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.237    
    SLICE_X24Y11         FDRE (Hold_fdre_C_D)         0.010    -0.227    <hidden>
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.059%)  route 0.267ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.568    -0.492    <hidden>
    SLICE_X6Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  <hidden>
                         net (fo=1, routed)           0.267    -0.061    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.878    -0.684    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.250    -0.434    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296    -0.138    <hidden>
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.650%)  route 0.245ns (62.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.566    -0.494    <hidden>
    SLICE_X8Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  <hidden>
                         net (fo=1, routed)           0.245    -0.101    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.873    -0.689    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.269    -0.420    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.178    <hidden>
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.226ns (49.867%)  route 0.227ns (50.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.563    -0.497    <hidden>
    SLICE_X11Y52         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.369 f  <hidden>
                         net (fo=1, routed)           0.227    -0.142    <hidden>
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.098    -0.044 r  <hidden>
                         net (fo=1, routed)           0.000    -0.044    <hidden>
    SLICE_X9Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.837    -0.726    <hidden>
    SLICE_X9Y49          FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.223    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091    -0.132    <hidden>
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.998%)  route 0.170ns (57.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.563    -0.497    <hidden>
    SLICE_X29Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  <hidden>
                         net (fo=1, routed)           0.170    -0.200    <hidden>
    RAMB18_X1Y5          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.873    -0.689    <hidden>
    RAMB18_X1Y5          RAMB18E1                                     r  <hidden>
                         clock pessimism              0.269    -0.420    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.290    <hidden>
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Hilbert_242_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        Hilbert_242_i/main_0/U0/your_xadc_wiz_0/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y49     Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y49     Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y11      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y11      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y49     Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y49     Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y11      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y11      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1

Setup :            0  Failing Endpoints,  Worst Slack       31.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 31.540    

Slack (MET) :             31.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 31.540    

Slack (MET) :             31.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 31.540    

Slack (MET) :             31.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 31.540    

Slack (MET) :             31.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 31.730    

Slack (MET) :             31.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 31.730    

Slack (MET) :             31.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 31.730    

Slack (MET) :             31.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 31.730    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 1.304ns (16.705%)  route 6.502ns (83.295%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 41.380 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.482    10.213    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500    41.380    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.359    
                         clock uncertainty           -0.071    42.288    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.205    42.083    <hidden>
  -------------------------------------------------------------------
                         required time                         42.083    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 1.304ns (16.705%)  route 6.502ns (83.295%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 41.380 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.482    10.213    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500    41.380    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.359    
                         clock uncertainty           -0.071    42.288    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.205    42.083    <hidden>
  -------------------------------------------------------------------
                         required time                         42.083    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 31.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.845%)  route 0.259ns (58.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.554     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X22Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=12, routed)          0.259     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X20Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/guf.guf1.underflow_i_i_1/O
                         net (fo=1, routed)           0.000     0.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg_0
    SLICE_X20Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.824     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X20Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                         clock pessimism              0.146     0.799    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.121     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.725%)  route 0.174ns (55.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X22Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/Q
                         net (fo=3, routed)           0.174     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0
    SLICE_X20Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.828     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X20Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                         clock pessimism              0.146     0.803    
    SLICE_X20Y39         FDRE (Hold_fdre_C_CE)       -0.016     0.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.435%)  route 0.233ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.551     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.128     0.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=2, routed)           0.233     0.892    <hidden>
    SLICE_X21Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.818     0.647    <hidden>
    SLICE_X21Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.146     0.793    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.018     0.811    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.328%)  route 0.264ns (58.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/Q
                         net (fo=1, routed)           0.264     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/out[0]
    SLICE_X18Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_24
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.146     0.801    
    SLICE_X18Y36         FDCE (Hold_fdce_C_D)         0.092     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.256ns (54.987%)  route 0.210ns (45.013%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/Q
                         net (fo=3, routed)           0.210     0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_0[0]
    SLICE_X21Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_10/O
                         net (fo=1, routed)           0.000     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_10_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2_n_7
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/C
                         clock pessimism              0.146     0.800    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.105     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.256ns (54.753%)  route 0.212ns (45.247%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/Q
                         net (fo=3, routed)           0.212     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_0[12]
    SLICE_X21Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_9/O
                         net (fo=1, routed)           0.000     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_9_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
    SLICE_X21Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.828     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism              0.146     0.803    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.105     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.226ns (45.916%)  route 0.266ns (54.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.550     0.530    <hidden>
    SLICE_X22Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.128     0.658 r  <hidden>
                         net (fo=23, routed)          0.266     0.924    <hidden>
    SLICE_X20Y24         LUT6 (Prop_lut6_I1_O)        0.098     1.022 r  <hidden>
                         net (fo=1, routed)           0.000     1.022    <hidden>
    SLICE_X20Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.814     0.643    <hidden>
    SLICE_X20Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.146     0.789    
    SLICE_X20Y24         FDRE (Hold_fdre_C_D)         0.120     0.909    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.225     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/C
                         clock pessimism              0.146     0.800    
    SLICE_X21Y36         FDRE (Hold_fdre_C_R)        -0.018     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.225     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/C
                         clock pessimism              0.146     0.800    
    SLICE_X21Y36         FDRE (Hold_fdre_C_R)        -0.018     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.225     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/C
                         clock pessimism              0.146     0.800    
    SLICE_X21Y36         FDRE (Hold_fdre_C_R)        -0.018     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y2    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y3    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y0    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y1    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y5    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y5    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y11    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y11    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y12    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Hilbert_242_clk_wiz_0_0_1
  To Clock:  clkfbout_Hilbert_242_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Hilbert_242_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Hilbert_242_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.014ns (15.695%)  route 5.447ns (84.305%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.351     6.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     7.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.275    36.429    
                         clock uncertainty           -0.035    36.393    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429    35.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.964    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 25.989    

Slack (MET) :             25.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.014ns (15.695%)  route 5.447ns (84.305%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.351     6.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     7.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.275    36.429    
                         clock uncertainty           -0.035    36.393    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429    35.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.964    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 25.989    

Slack (MET) :             25.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.014ns (15.695%)  route 5.447ns (84.305%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.351     6.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     7.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.275    36.429    
                         clock uncertainty           -0.035    36.393    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429    35.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.964    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 25.989    

Slack (MET) :             25.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.014ns (15.695%)  route 5.447ns (84.305%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.351     6.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     7.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.275    36.429    
                         clock uncertainty           -0.035    36.393    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429    35.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.964    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 25.989    

Slack (MET) :             25.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.014ns (15.695%)  route 5.447ns (84.305%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.351     6.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     7.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.275    36.429    
                         clock uncertainty           -0.035    36.393    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429    35.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.964    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 25.989    

Slack (MET) :             25.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.014ns (15.695%)  route 5.447ns (84.305%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.351     6.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     7.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.275    36.429    
                         clock uncertainty           -0.035    36.393    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429    35.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.964    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 25.989    

Slack (MET) :             26.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 2.089ns (32.648%)  route 4.310ns (67.352%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 36.080 - 33.000 ) 
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     3.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.478     3.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.386     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.319     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.967     6.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.328     6.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.246     8.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.119     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.711     9.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I1_O)        0.332     9.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.275    36.355    
                         clock uncertainty           -0.035    36.319    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.031    36.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 26.441    

Slack (MET) :             26.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 2.089ns (32.658%)  route 4.308ns (67.342%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 36.080 - 33.000 ) 
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     3.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.478     3.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.386     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.319     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.967     6.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.328     6.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.246     8.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.119     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.709     9.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X21Y45         LUT3 (Prop_lut3_I1_O)        0.332     9.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.275    36.355    
                         clock uncertainty           -0.035    36.319    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.031    36.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                 26.443    

Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.089ns (32.683%)  route 4.303ns (67.317%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 36.080 - 33.000 ) 
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     3.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.478     3.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.386     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.319     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.967     6.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.328     6.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.246     8.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.119     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.704     9.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X21Y45         LUT3 (Prop_lut3_I1_O)        0.332     9.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.275    36.355    
                         clock uncertainty           -0.035    36.319    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.029    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.348    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 2.089ns (32.673%)  route 4.305ns (67.327%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 36.080 - 33.000 ) 
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     3.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.478     3.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.386     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.319     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.967     6.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.328     6.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.246     8.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.119     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.706     9.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I1_O)        0.332     9.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.275    36.355    
                         clock uncertainty           -0.035    36.319    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.032    36.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.351    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                 26.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.353%)  route 0.114ns (44.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X22Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDCE (Prop_fdce_C_Q)         0.141     1.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.114     1.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.361     1.279    
    SLICE_X24Y30         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X25Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDCE (Prop_fdce_C_Q)         0.128     1.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X24Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.362     1.277    
    SLICE_X24Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.375     1.268    
    SLICE_X29Y30         FDCE (Hold_fdce_C_D)         0.076     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X29Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.068     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X28Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X28Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.364     1.288    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.120     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.375     1.274    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.075     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X27Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.141     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X27Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X27Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.375     1.269    
    SLICE_X27Y31         FDCE (Hold_fdce_C_D)         0.075     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X27Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.375     1.270    
    SLICE_X27Y32         FDPE (Hold_fdpe_C_D)         0.075     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X23Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X23Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X23Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.377     1.273    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.075     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X25Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDCE (Prop_fdce_C_Q)         0.128     1.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.074     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X24Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.362     1.277    
    SLICE_X24Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.375     1.274    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.071     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X26Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X26Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.427ns (27.205%)  route 3.818ns (72.795%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.490     3.312    <hidden>
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.124     3.436 r  <hidden>
                         net (fo=3, routed)           0.434     3.870    <hidden>
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.120     3.990 r  <hidden>
                         net (fo=1, routed)           0.565     4.555    <hidden>
    SLICE_X7Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.510     8.679    <hidden>
    SLICE_X7Y48          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.152    
                         clock uncertainty           -0.072     9.081    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)       -0.250     8.831    <hidden>
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/eoc_out_latched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y59         FDRE                                         r  Hilbert_242_i/main_0/U0/eoc_out_latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  Hilbert_242_i/main_0/U0/eoc_out_latched_reg/Q
                         net (fo=19, routed)          4.647     4.368    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219     8.861    <hidden>
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.899ns (38.443%)  route 3.041ns (61.557%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.685    -0.673    <hidden>
    SLICE_X11Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.254 f  <hidden>
                         net (fo=8, routed)           0.698     0.444    <hidden>
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.325     0.769 r  <hidden>
                         net (fo=1, routed)           0.498     1.266    <hidden>
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.348     1.614 r  <hidden>
                         net (fo=1, routed)           0.000     1.614    <hidden>
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.147 r  <hidden>
                         net (fo=1, routed)           0.607     2.754    <hidden>
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.124     2.878 r  <hidden>
                         net (fo=3, routed)           0.733     3.611    <hidden>
    SLICE_X9Y51          LUT4 (Prop_lut4_I0_O)        0.150     3.761 r  <hidden>
                         net (fo=1, routed)           0.506     4.267    <hidden>
    SLICE_X9Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495     8.663    <hidden>
    SLICE_X9Y51          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.136    
                         clock uncertainty           -0.072     9.065    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.255     8.810    <hidden>
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.926ns (37.277%)  route 3.241ns (62.723%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.768    -0.590    Hilbert_242_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     0.840 f  Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.165     2.005    <hidden>
    SLICE_X3Y48          LUT2 (Prop_lut2_I0_O)        0.124     2.129 r  <hidden>
                         net (fo=1, routed)           0.642     2.771    <hidden>
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.124     2.895 f  <hidden>
                         net (fo=5, routed)           0.866     3.761    <hidden>
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.124     3.885 r  <hidden>
                         net (fo=1, routed)           0.567     4.452    <hidden>
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124     4.576 r  <hidden>
                         net (fo=1, routed)           0.000     4.576    <hidden>
    SLICE_X6Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494     8.662    <hidden>
    SLICE_X6Y51          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.135    
                         clock uncertainty           -0.072     9.064    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.081     9.145    <hidden>
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.307ns (26.387%)  route 3.646ns (73.613%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.635     4.263    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.307ns (26.387%)  route 3.646ns (73.613%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.635     4.263    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.307ns (26.387%)  route 3.646ns (73.613%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.635     4.263    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 2.137ns (40.812%)  route 3.099ns (59.188%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 8.723 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.768    -0.590    Hilbert_242_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[1])
                                                      1.411     0.821 r  Hilbert_242_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[1]
                         net (fo=3, routed)           1.009     1.829    <hidden>
    SLICE_X1Y39          LUT2 (Prop_lut2_I0_O)        0.152     1.981 r  <hidden>
                         net (fo=1, routed)           0.785     2.766    <hidden>
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.326     3.092 f  <hidden>
                         net (fo=6, routed)           0.635     3.728    <hidden>
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  <hidden>
                         net (fo=1, routed)           0.670     4.522    <hidden>
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.124     4.646 r  <hidden>
                         net (fo=1, routed)           0.000     4.646    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.554     8.723    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.588     9.311    
                         clock uncertainty           -0.072     9.239    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.081     9.320    <hidden>
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.307ns (26.842%)  route 3.562ns (73.158%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.551     4.179    <hidden>
    SLICE_X7Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y46          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X7Y46          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.307ns (26.842%)  route 3.562ns (73.158%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    -0.690    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419    -0.271 f  <hidden>
                         net (fo=30, routed)          0.952     0.681    <hidden>
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.299     0.980 r  <hidden>
                         net (fo=3, routed)           0.678     1.657    <hidden>
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.117     1.774 r  <hidden>
                         net (fo=3, routed)           0.700     2.474    <hidden>
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.348     2.822 f  <hidden>
                         net (fo=2, routed)           0.682     3.504    <hidden>
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  <hidden>
                         net (fo=9, routed)           0.551     4.179    <hidden>
    SLICE_X7Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X7Y46          FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X7Y46          FDRE (Setup_fdre_C_CE)      -0.205     8.875    <hidden>
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.205%)  route 0.152ns (51.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.563    -0.497    <hidden>
    SLICE_X26Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  <hidden>
                         net (fo=1, routed)           0.152    -0.205    <hidden>
    RAMB18_X1Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.873    -0.689    <hidden>
    RAMB18_X1Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism              0.250    -0.439    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.256    <hidden>
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.335%)  route 0.223ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    <hidden>
    SLICE_X20Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  <hidden>
                         net (fo=1, routed)           0.223    -0.113    <hidden>
    SLICE_X25Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.828    -0.735    <hidden>
    SLICE_X25Y11         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.237    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.070    -0.167    <hidden>
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.218%)  route 0.234ns (58.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    <hidden>
    SLICE_X20Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  <hidden>
                         net (fo=1, routed)           0.234    -0.103    <hidden>
    SLICE_X22Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.828    -0.735    <hidden>
    SLICE_X22Y10         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.237    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.075    -0.162    <hidden>
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.416%)  route 0.223ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    <hidden>
    SLICE_X20Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  <hidden>
                         net (fo=1, routed)           0.223    -0.114    <hidden>
    SLICE_X24Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.829    -0.734    <hidden>
    SLICE_X24Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.236    
    SLICE_X24Y9          FDRE (Hold_fdre_C_D)         0.059    -0.177    <hidden>
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.436%)  route 0.218ns (59.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.563    -0.497    <hidden>
    SLICE_X6Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  <hidden>
                         net (fo=1, routed)           0.218    -0.131    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.869    -0.693    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.250    -0.443    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243    -0.200    <hidden>
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.342%)  route 0.202ns (57.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    <hidden>
    SLICE_X20Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  <hidden>
                         net (fo=1, routed)           0.202    -0.151    <hidden>
    SLICE_X24Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.828    -0.735    <hidden>
    SLICE_X24Y11         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.237    
    SLICE_X24Y11         FDRE (Hold_fdre_C_D)         0.010    -0.227    <hidden>
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.059%)  route 0.267ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.568    -0.492    <hidden>
    SLICE_X6Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  <hidden>
                         net (fo=1, routed)           0.267    -0.061    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.878    -0.684    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.250    -0.434    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296    -0.138    <hidden>
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.650%)  route 0.245ns (62.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.566    -0.494    <hidden>
    SLICE_X8Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  <hidden>
                         net (fo=1, routed)           0.245    -0.101    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.873    -0.689    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.269    -0.420    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.178    <hidden>
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.226ns (49.867%)  route 0.227ns (50.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.563    -0.497    <hidden>
    SLICE_X11Y52         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.369 f  <hidden>
                         net (fo=1, routed)           0.227    -0.142    <hidden>
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.098    -0.044 r  <hidden>
                         net (fo=1, routed)           0.000    -0.044    <hidden>
    SLICE_X9Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.837    -0.726    <hidden>
    SLICE_X9Y49          FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.223    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091    -0.132    <hidden>
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.998%)  route 0.170ns (57.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.563    -0.497    <hidden>
    SLICE_X29Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  <hidden>
                         net (fo=1, routed)           0.170    -0.200    <hidden>
    RAMB18_X1Y5          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.873    -0.689    <hidden>
    RAMB18_X1Y5          RAMB18E1                                     r  <hidden>
                         clock pessimism              0.269    -0.420    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.290    <hidden>
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Hilbert_242_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        Hilbert_242_i/main_0/U0/your_xadc_wiz_0/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y49     Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y49     Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y11      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y11      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y49     Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y49     Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y11      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y11      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y16      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]

Setup :            0  Failing Endpoints,  Worst Slack       31.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 31.540    

Slack (MET) :             31.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 31.540    

Slack (MET) :             31.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 31.540    

Slack (MET) :             31.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 31.540    

Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.205    42.082    <hidden>
  -------------------------------------------------------------------
                         required time                         42.082    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 1.304ns (16.705%)  route 6.502ns (83.295%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 41.380 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.482    10.213    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500    41.380    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.359    
                         clock uncertainty           -0.072    42.288    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.205    42.083    <hidden>
  -------------------------------------------------------------------
                         required time                         42.083    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 1.304ns (16.705%)  route 6.502ns (83.295%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 41.380 - 40.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.482    10.213    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500    41.380    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.980    42.359    
                         clock uncertainty           -0.072    42.288    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.205    42.083    <hidden>
  -------------------------------------------------------------------
                         required time                         42.083    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 31.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.845%)  route 0.259ns (58.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.554     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X22Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=12, routed)          0.259     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X20Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/guf.guf1.underflow_i_i_1/O
                         net (fo=1, routed)           0.000     0.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg_0
    SLICE_X20Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.824     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X20Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                         clock pessimism              0.146     0.799    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.121     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.725%)  route 0.174ns (55.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X22Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg/Q
                         net (fo=3, routed)           0.174     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0
    SLICE_X20Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.828     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X20Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                         clock pessimism              0.146     0.803    
    SLICE_X20Y39         FDRE (Hold_fdre_C_CE)       -0.016     0.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.435%)  route 0.233ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.551     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.128     0.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=2, routed)           0.233     0.892    <hidden>
    SLICE_X21Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.818     0.647    <hidden>
    SLICE_X21Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.146     0.793    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.018     0.811    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.328%)  route 0.264ns (58.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/Q
                         net (fo=1, routed)           0.264     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/out[0]
    SLICE_X18Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_24
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.146     0.801    
    SLICE_X18Y36         FDCE (Hold_fdce_C_D)         0.092     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.256ns (54.987%)  route 0.210ns (45.013%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/Q
                         net (fo=3, routed)           0.210     0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_0[0]
    SLICE_X21Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_10/O
                         net (fo=1, routed)           0.000     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_10_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2_n_7
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/C
                         clock pessimism              0.146     0.800    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.105     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.256ns (54.753%)  route 0.212ns (45.247%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/Q
                         net (fo=3, routed)           0.212     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_0[12]
    SLICE_X21Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_9/O
                         net (fo=1, routed)           0.000     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_9_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_7
    SLICE_X21Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.828     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism              0.146     0.803    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.105     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.226ns (45.916%)  route 0.266ns (54.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.550     0.530    <hidden>
    SLICE_X22Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.128     0.658 r  <hidden>
                         net (fo=23, routed)          0.266     0.924    <hidden>
    SLICE_X20Y24         LUT6 (Prop_lut6_I1_O)        0.098     1.022 r  <hidden>
                         net (fo=1, routed)           0.000     1.022    <hidden>
    SLICE_X20Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.814     0.643    <hidden>
    SLICE_X20Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.146     0.789    
    SLICE_X20Y24         FDRE (Hold_fdre_C_D)         0.120     0.909    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.225     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/C
                         clock pessimism              0.146     0.800    
    SLICE_X21Y36         FDRE (Hold_fdre_C_R)        -0.018     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.225     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/C
                         clock pessimism              0.146     0.800    
    SLICE_X21Y36         FDRE (Hold_fdre_C_R)        -0.018     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.225     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X21Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/C
                         clock pessimism              0.146     0.800    
    SLICE_X21Y36         FDRE (Hold_fdre_C_R)        -0.018     0.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y2    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y3    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y0    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y1    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y5    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y5    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y11    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y11    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y12    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X10Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Hilbert_242_clk_wiz_0_0
  To Clock:  clkfbout_Hilbert_242_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Hilbert_242_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Hilbert_242_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.456ns (15.111%)  route 2.562ns (84.889%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     2.869 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           2.562     5.431    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     9.062    <hidden>
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.580ns (19.693%)  route 2.365ns (80.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     2.865 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/Q
                         net (fo=38, routed)          0.874     3.739    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X27Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.863 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           1.491     5.355    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     9.028    <hidden>
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.419ns (15.597%)  route 2.267ns (84.403%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.419     2.832 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           2.267     5.100    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.214     8.866    <hidden>
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.698ns (24.539%)  route 2.146ns (75.461%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     2.865 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/Q
                         net (fo=38, routed)          0.874     3.739    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X27Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.863 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           1.272     5.136    <hidden>
    SLICE_X14Y25         LUT2 (Prop_lut2_I0_O)        0.118     5.254 r  <hidden>
                         net (fo=1, routed)           0.000     5.254    <hidden>
    SLICE_X14Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.487     8.656    <hidden>
    SLICE_X14Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.129    
                         clock uncertainty           -0.071     9.058    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.075     9.133    <hidden>
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.865%)  route 1.850ns (76.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     2.869 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           1.850     4.720    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.844 r  <hidden>
                         net (fo=1, routed)           0.000     4.844    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.489     8.658    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.131    
                         clock uncertainty           -0.071     9.060    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.031     9.091    <hidden>
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.747ns (32.258%)  route 1.569ns (67.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.419     2.832 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           1.569     4.401    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.328     4.729 r  <hidden>
                         net (fo=1, routed)           0.000     4.729    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.489     8.658    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.131    
                         clock uncertainty           -0.071     9.060    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.075     9.135    <hidden>
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 fall@20.000ns)
  Data Path Delay:        3.633ns  (logic 0.400ns (11.011%)  route 3.233ns (88.989%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 28.658 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.267ns = ( 19.733 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    19.314    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    19.733 f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736    20.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276    20.744 f  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        2.497    23.241    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.124    23.365 f  <hidden>
                         net (fo=1, routed)           0.000    23.365    <hidden>
    SLICE_X15Y26         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    25.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    27.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.489    28.658    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.473    29.131    
                         clock uncertainty           -0.071    29.060    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.031    29.091    <hidden>
  -------------------------------------------------------------------
                         required time                         29.091    
                         arrival time                         -23.365    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.426ns (13.022%)  route 2.845ns (86.978%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        2.110     2.854    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.150     3.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.004    Hilbert_242_i/main_0/U0/your_DA2Component/plusOp[1]
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498     8.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.071     9.069    
    SLICE_X22Y46         FDCE (Setup_fdce_C_D)        0.075     9.144    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.276ns (9.586%)  route 2.603ns (90.414%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.868     2.612    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.071     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     9.036    <hidden>
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@20.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 fall@20.000ns)
  Data Path Delay:        0.975ns  (logic 0.080ns (8.208%)  route 0.895ns (91.792%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.370ns = ( 19.630 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    20.260 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    18.432 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    18.914    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.940 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    19.502    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    19.630 f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    19.900    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    19.980 f  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.624    20.604    <hidden>
    SLICE_X6Y6           SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    17.880 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    18.408    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.437 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.836    19.273    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.503    19.776    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    19.893    <hidden>
  -------------------------------------------------------------------
                         required time                        -19.893    
                         arrival time                          20.604    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@20.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 fall@20.000ns)
  Data Path Delay:        1.105ns  (logic 0.126ns (11.403%)  route 0.979ns (88.597%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.370ns = ( 19.630 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    20.260 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    18.432 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    18.914    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.940 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    19.502    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    19.630 f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    19.900    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    19.980 f  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.708    20.689    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.046    20.735 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    20.735    Hilbert_242_i/main_0/U0/your_DA2Component/plusOp[1]
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    17.880 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    18.408    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.437 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    19.267    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/C
                         clock pessimism              0.503    19.770    
    SLICE_X22Y46         FDCE (Hold_fdce_C_D)         0.107    19.877    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.877    
                         arrival time                          20.735    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.125ns (10.186%)  route 1.102ns (89.814%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.832     0.812    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.857 r  <hidden>
                         net (fo=1, routed)           0.000     0.857    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.818    -0.745    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.242    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.092    -0.150    <hidden>
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.224ns (24.067%)  route 0.707ns (75.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           0.707     1.373    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.096     1.469 r  <hidden>
                         net (fo=1, routed)           0.000     1.469    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.818    -0.745    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.242    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.107    -0.135    <hidden>
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.688%)  route 0.809ns (81.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           0.809     1.489    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.534 r  <hidden>
                         net (fo=1, routed)           0.000     1.534    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.818    -0.745    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.242    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.092    -0.150    <hidden>
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.234ns (23.105%)  route 0.779ns (76.895%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.179     0.858    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X27Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.903 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           0.599     1.503    <hidden>
    SLICE_X14Y25         LUT2 (Prop_lut2_I0_O)        0.048     1.551 r  <hidden>
                         net (fo=1, routed)           0.000     1.551    <hidden>
    SLICE_X14Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.817    -0.746    <hidden>
    SLICE_X14Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.243    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.107    -0.136    <hidden>
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.056%)  route 0.905ns (82.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.179     0.858    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X27Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.903 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           0.725     1.628    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.836    -0.727    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.503    -0.224    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.115    <hidden>
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.128ns (10.558%)  route 1.084ns (89.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           1.084     1.751    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.836    -0.727    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.503    -0.224    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.170    <hidden>
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             2.030ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.141ns (10.355%)  route 1.221ns (89.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           1.221     1.900    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.836    -0.727    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.503    -0.224    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  2.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        6.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.789ns  (logic 0.642ns (11.090%)  route 5.147ns (88.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 41.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.690ns = ( 29.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    29.310    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518    29.828 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/Q
                         net (fo=1, routed)           5.147    34.975    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[10]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124    35.099 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[10]_i_1/O
                         net (fo=1, routed)           0.000    35.099    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[10]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.489    41.369    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[10]/C
                         clock pessimism              0.473    41.842    
                         clock uncertainty           -0.071    41.771    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.077    41.848    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[10]
  -------------------------------------------------------------------
                         required time                         41.848    
                         arrival time                         -35.099    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.589ns  (logic 0.718ns (12.847%)  route 4.871ns (87.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 41.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 29.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    29.311    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.419    29.730 f  Hilbert_242_i/main_0/U0/start_reg/Q
                         net (fo=3, routed)           4.871    34.601    Hilbert_242_i/main_0/U0/your_DA2Component/start
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.299    34.900 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    34.900    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.492    41.372    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.473    41.845    
                         clock uncertainty           -0.071    41.774    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.029    41.803    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.803    
                         arrival time                         -34.900    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.582ns  (logic 0.718ns (12.863%)  route 4.864ns (87.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 41.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 29.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    29.311    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.419    29.730 r  Hilbert_242_i/main_0/U0/start_reg/Q
                         net (fo=3, routed)           4.864    34.593    Hilbert_242_i/main_0/U0/your_DA2Component/start
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.299    34.892 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    34.892    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.492    41.372    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.473    41.845    
                         clock uncertainty           -0.071    41.774    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.031    41.805    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -34.892    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.453ns  (logic 0.668ns (12.251%)  route 4.785ns (87.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 41.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.690ns = ( 29.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    29.310    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518    29.828 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/Q
                         net (fo=1, routed)           4.785    34.612    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[8]
    SLICE_X27Y17         LUT3 (Prop_lut3_I0_O)        0.150    34.762 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[8]_i_1/O
                         net (fo=1, routed)           0.000    34.762    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[8]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.491    41.371    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[8]/C
                         clock pessimism              0.473    41.844    
                         clock uncertainty           -0.071    41.773    
    SLICE_X27Y17         FDRE (Setup_fdre_C_D)        0.075    41.848    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                         41.848    
                         arrival time                         -34.762    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.436ns  (logic 0.668ns (12.289%)  route 4.768ns (87.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 41.373 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 29.312 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.670    29.312    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518    29.830 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[2]/Q
                         net (fo=1, routed)           4.768    34.597    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[2]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.150    34.747 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[2]_i_1/O
                         net (fo=1, routed)           0.000    34.747    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[2]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.493    41.373    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[2]/C
                         clock pessimism              0.473    41.846    
                         clock uncertainty           -0.071    41.775    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)        0.075    41.850    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.850    
                         arrival time                         -34.747    
  -------------------------------------------------------------------
                         slack                                  7.103    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.383ns  (logic 0.779ns (14.471%)  route 4.604ns (85.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 41.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 29.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    29.311    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.478    29.789 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[7]/Q
                         net (fo=1, routed)           4.604    34.393    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[7]
    SLICE_X27Y17         LUT3 (Prop_lut3_I0_O)        0.301    34.694 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[7]_i_1/O
                         net (fo=1, routed)           0.000    34.694    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[7]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.491    41.371    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[7]/C
                         clock pessimism              0.473    41.844    
                         clock uncertainty           -0.071    41.773    
    SLICE_X27Y17         FDRE (Setup_fdre_C_D)        0.029    41.802    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -34.694    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.347ns  (logic 0.774ns (14.475%)  route 4.573ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 29.312 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.670    29.312    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.478    29.790 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/Q
                         net (fo=1, routed)           4.573    34.363    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[1]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.296    34.659 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[1]_i_1/O
                         net (fo=1, routed)           0.000    34.659    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[1]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[1]/C
                         clock pessimism              0.473    41.847    
                         clock uncertainty           -0.071    41.776    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.081    41.857    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         41.857    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.273ns  (logic 0.642ns (12.176%)  route 4.631ns (87.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 41.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 29.303 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.661    29.303    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    29.821 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           4.631    34.451    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124    34.575 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    34.575    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.492    41.372    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.473    41.845    
                         clock uncertainty           -0.071    41.774    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.031    41.805    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -34.575    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.331ns  (logic 0.670ns (12.569%)  route 4.661ns (87.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 29.312 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.670    29.312    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518    29.830 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/Q
                         net (fo=1, routed)           4.661    34.491    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[2]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.152    34.643 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[2]_i_1/O
                         net (fo=1, routed)           0.000    34.643    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[2]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[2]/C
                         clock pessimism              0.473    41.847    
                         clock uncertainty           -0.071    41.776    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.118    41.894    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         41.894    
                         arrival time                         -34.643    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.187ns  (logic 0.773ns (14.901%)  route 4.414ns (85.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 41.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 29.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    29.311    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.478    29.789 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/Q
                         net (fo=1, routed)           4.414    34.203    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[5]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.295    34.498 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[5]_i_1/O
                         net (fo=1, routed)           0.000    34.498    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[5]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.492    41.372    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[5]/C
                         clock pessimism              0.473    41.845    
                         clock uncertainty           -0.071    41.774    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)        0.031    41.805    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -34.498    
  -------------------------------------------------------------------
                         slack                                  7.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.541ns (14.865%)  route 3.098ns (85.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.418    -0.918 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[4]/Q
                         net (fo=1, routed)           3.098     2.180    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[4]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.123     2.303 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[4]_i_1/O
                         net (fo=1, routed)           0.000     2.303    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[4]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[4]/C
                         clock pessimism             -0.473     1.936    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.289     2.225    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.540ns (14.734%)  route 3.125ns (85.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.418    -0.918 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/Q
                         net (fo=1, routed)           3.125     2.207    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[4]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.122     2.329 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.329    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[4]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.666     2.410    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[4]/C
                         clock pessimism             -0.473     1.937    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.289     2.226    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.206ns (10.916%)  route 1.681ns (89.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/Q
                         net (fo=1, routed)           1.681     1.345    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[6]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.042     1.387 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.387    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[6]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.824     0.653    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[6]/C
                         clock pessimism              0.503     1.156    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.107     1.263    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.540ns (14.617%)  route 3.154ns (85.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    -1.337ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.418    -0.919 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/Q
                         net (fo=1, routed)           3.154     2.235    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[8]
    SLICE_X27Y17         LUT3 (Prop_lut3_I0_O)        0.122     2.357 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[8]_i_1/O
                         net (fo=1, routed)           0.000     2.357    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[8]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[8]/C
                         clock pessimism             -0.473     1.935    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)         0.289     2.224    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.246ns (12.811%)  route 1.674ns (87.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.559    -0.501    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/Q
                         net (fo=1, routed)           1.674     1.321    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[9]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.098     1.419 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.419    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[9]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[9]/C
                         clock pessimism              0.503     1.154    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.131     1.285    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.246ns (12.838%)  route 1.670ns (87.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.559    -0.501    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/Q
                         net (fo=1, routed)           1.670     1.317    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[11]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.098     1.415 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[11]_i_1/O
                         net (fo=1, routed)           0.000     1.415    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[11]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]/C
                         clock pessimism              0.503     1.154    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.121     1.275    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.626ns (16.943%)  route 3.069ns (83.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.496    -1.335    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.385    -0.950 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/Q
                         net (fo=1, routed)           3.069     2.118    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[3]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.241     2.359 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.359    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[3]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[3]/C
                         clock pessimism             -0.473     1.936    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.270     2.206    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.245ns (12.612%)  route 1.698ns (87.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.559    -0.501    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/Q
                         net (fo=1, routed)           1.698     1.344    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[9]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.097     1.441 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[9]_i_1/O
                         net (fo=1, routed)           0.000     1.441    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[9]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[9]/C
                         clock pessimism              0.503     1.154    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.131     1.285    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.246ns (12.903%)  route 1.661ns (87.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.561    -0.499    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.148    -0.351 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[1]/Q
                         net (fo=1, routed)           1.661     1.309    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[1]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.098     1.407 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.407    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[1]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[1]/C
                         clock pessimism              0.503     1.157    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.091     1.248    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.536ns (13.889%)  route 3.323ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.496    -1.335    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.418    -0.917 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/Q
                         net (fo=1, routed)           3.323     2.406    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[0]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.118     2.524 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.524    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[0]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[0]/C
                         clock pessimism             -0.473     1.940    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.343     2.283    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1

Setup :            0  Failing Endpoints,  Worst Slack       31.607ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.584%)  route 0.758ns (64.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.758     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 31.607    

Slack (MET) :             31.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.616%)  route 0.588ns (58.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y31         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 31.727    

Slack (MET) :             31.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (43.997%)  route 0.533ns (56.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X26Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.533     0.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X25Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X25Y31         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 31.778    

Slack (MET) :             31.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.708%)  route 0.637ns (58.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X26Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.637     1.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y31         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 31.812    

Slack (MET) :             31.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.862%)  route 0.481ns (50.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.481     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 31.822    

Slack (MET) :             31.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.845%)  route 0.584ns (56.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.584     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y31         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 31.867    

Slack (MET) :             31.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.263%)  route 0.598ns (56.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 31.899    

Slack (MET) :             31.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.433%)  route 0.594ns (56.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X10Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 31.907    





---------------------------------------------------------------------------------------------------
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.334ns  (logic 0.419ns (31.411%)  route 0.915ns (68.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.915     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)       -0.215    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                 38.451    

Slack (MET) :             38.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.184ns  (logic 0.518ns (43.744%)  route 0.666ns (56.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.666     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y31         FDCE (Setup_fdce_C_D)       -0.093    39.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                 38.723    

Slack (MET) :             38.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.777%)  route 0.538ns (56.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X25Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.538     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X28Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)       -0.215    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 38.828    

Slack (MET) :             38.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.505%)  route 0.617ns (57.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.617     1.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.095    39.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 38.832    

Slack (MET) :             38.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.786%)  route 0.477ns (53.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.477     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.268    39.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 38.836    

Slack (MET) :             38.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.863ns  (logic 0.478ns (55.395%)  route 0.385ns (44.605%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.385     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X27Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y31         FDCE (Setup_fdce_C_D)       -0.266    39.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 38.871    

Slack (MET) :             38.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.305%)  route 0.597ns (56.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.597     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X8Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.900    

Slack (MET) :             38.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.996ns  (logic 0.456ns (45.802%)  route 0.540ns (54.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X25Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.540     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X28Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 38.957    





---------------------------------------------------------------------------------------------------
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.334ns  (logic 0.419ns (31.411%)  route 0.915ns (68.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.915     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)       -0.215    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                 38.451    

Slack (MET) :             38.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.184ns  (logic 0.518ns (43.744%)  route 0.666ns (56.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.666     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y31         FDCE (Setup_fdce_C_D)       -0.093    39.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                 38.723    

Slack (MET) :             38.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.777%)  route 0.538ns (56.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X25Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.538     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X28Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)       -0.215    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 38.828    

Slack (MET) :             38.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.505%)  route 0.617ns (57.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.617     1.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.095    39.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 38.832    

Slack (MET) :             38.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.786%)  route 0.477ns (53.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.477     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y33          FDCE (Setup_fdce_C_D)       -0.268    39.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 38.836    

Slack (MET) :             38.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.863ns  (logic 0.478ns (55.395%)  route 0.385ns (44.605%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.385     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X27Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y31         FDCE (Setup_fdce_C_D)       -0.266    39.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 38.871    

Slack (MET) :             38.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.305%)  route 0.597ns (56.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.597     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X8Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.900    

Slack (MET) :             38.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.996ns  (logic 0.456ns (45.802%)  route 0.540ns (54.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X25Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.540     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X28Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 38.957    





---------------------------------------------------------------------------------------------------
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.456ns (15.111%)  route 2.562ns (84.889%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     2.869 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           2.562     5.431    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     9.062    <hidden>
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.580ns (19.693%)  route 2.365ns (80.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     2.865 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/Q
                         net (fo=38, routed)          0.874     3.739    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X27Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.863 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           1.491     5.355    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     9.028    <hidden>
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.419ns (15.597%)  route 2.267ns (84.403%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.419     2.832 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           2.267     5.100    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.214     8.866    <hidden>
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.698ns (24.539%)  route 2.146ns (75.461%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     2.865 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/Q
                         net (fo=38, routed)          0.874     3.739    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X27Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.863 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           1.272     5.136    <hidden>
    SLICE_X14Y25         LUT2 (Prop_lut2_I0_O)        0.118     5.254 r  <hidden>
                         net (fo=1, routed)           0.000     5.254    <hidden>
    SLICE_X14Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.487     8.656    <hidden>
    SLICE_X14Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.129    
                         clock uncertainty           -0.072     9.058    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.075     9.133    <hidden>
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.865%)  route 1.850ns (76.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     2.869 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           1.850     4.720    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.844 r  <hidden>
                         net (fo=1, routed)           0.000     4.844    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.489     8.658    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.131    
                         clock uncertainty           -0.072     9.060    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.031     9.091    <hidden>
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.747ns (32.258%)  route 1.569ns (67.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.419     2.832 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           1.569     4.401    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.328     4.729 r  <hidden>
                         net (fo=1, routed)           0.000     4.729    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.489     8.658    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.473     9.131    
                         clock uncertainty           -0.072     9.060    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.075     9.135    <hidden>
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] fall@20.000ns)
  Data Path Delay:        3.633ns  (logic 0.400ns (11.011%)  route 3.233ns (88.989%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 28.658 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.267ns = ( 19.733 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    19.314    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    19.733 f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736    20.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276    20.744 f  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        2.497    23.241    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.124    23.365 f  <hidden>
                         net (fo=1, routed)           0.000    23.365    <hidden>
    SLICE_X15Y26         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    25.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    27.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.489    28.658    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.473    29.131    
                         clock uncertainty           -0.072    29.060    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.031    29.091    <hidden>
  -------------------------------------------------------------------
                         required time                         29.091    
                         arrival time                         -23.365    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.426ns (13.022%)  route 2.845ns (86.978%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        2.110     2.854    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.150     3.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.004    Hilbert_242_i/main_0/U0/your_DA2Component/plusOp[1]
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498     8.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.072     9.069    
    SLICE_X22Y46         FDCE (Setup_fdce_C_D)        0.075     9.144    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.276ns (9.586%)  route 2.603ns (90.414%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.868     2.612    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.509     8.678    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.473     9.151    
                         clock uncertainty           -0.072     9.080    
    SLICE_X6Y6           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     9.036    <hidden>
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@20.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] fall@20.000ns)
  Data Path Delay:        0.975ns  (logic 0.080ns (8.208%)  route 0.895ns (91.792%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.370ns = ( 19.630 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    20.260 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    18.432 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    18.914    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.940 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    19.502    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    19.630 f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    19.900    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    19.980 f  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.624    20.604    <hidden>
    SLICE_X6Y6           SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    17.880 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    18.408    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.437 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.836    19.273    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.503    19.776    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    19.893    <hidden>
  -------------------------------------------------------------------
                         required time                        -19.893    
                         arrival time                          20.604    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@20.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] fall@20.000ns)
  Data Path Delay:        1.105ns  (logic 0.126ns (11.403%)  route 0.979ns (88.597%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.370ns = ( 19.630 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    20.260 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    18.432 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    18.914    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.940 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    19.502    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    19.630 f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    19.900    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    19.980 f  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.708    20.689    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.046    20.735 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    20.735    Hilbert_242_i/main_0/U0/your_DA2Component/plusOp[1]
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    17.880 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    18.408    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.437 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    19.267    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/C
                         clock pessimism              0.503    19.770    
    SLICE_X22Y46         FDCE (Hold_fdce_C_D)         0.107    19.877    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.877    
                         arrival time                          20.735    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.125ns (10.186%)  route 1.102ns (89.814%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.832     0.812    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.857 r  <hidden>
                         net (fo=1, routed)           0.000     0.857    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.818    -0.745    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.242    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.092    -0.150    <hidden>
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.224ns (24.067%)  route 0.707ns (75.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           0.707     1.373    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.096     1.469 r  <hidden>
                         net (fo=1, routed)           0.000     1.469    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.818    -0.745    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.242    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.107    -0.135    <hidden>
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.688%)  route 0.809ns (81.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           0.809     1.489    <hidden>
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.534 r  <hidden>
                         net (fo=1, routed)           0.000     1.534    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.818    -0.745    <hidden>
    SLICE_X15Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.242    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.092    -0.150    <hidden>
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.234ns (23.105%)  route 0.779ns (76.895%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.179     0.858    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X27Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.903 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           0.599     1.503    <hidden>
    SLICE_X14Y25         LUT2 (Prop_lut2_I0_O)        0.048     1.551 r  <hidden>
                         net (fo=1, routed)           0.000     1.551    <hidden>
    SLICE_X14Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.817    -0.746    <hidden>
    SLICE_X14Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.243    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.107    -0.136    <hidden>
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.056%)  route 0.905ns (82.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.179     0.858    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X27Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.903 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           0.725     1.628    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.836    -0.727    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.503    -0.224    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.115    <hidden>
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.128ns (10.558%)  route 1.084ns (89.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           1.084     1.751    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.836    -0.727    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.503    -0.224    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.170    <hidden>
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             2.030ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Hilbert_242_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.141ns (10.355%)  route 1.221ns (89.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           1.221     1.900    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.836    -0.727    <hidden>
    SLICE_X6Y6           SRL16E                                       r  <hidden>
                         clock pessimism              0.503    -0.224    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  2.030    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]

Setup :            0  Failing Endpoints,  Worst Slack       31.607ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.584%)  route 0.758ns (64.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.758     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 31.607    

Slack (MET) :             31.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.616%)  route 0.588ns (58.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y31         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 31.727    

Slack (MET) :             31.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (43.997%)  route 0.533ns (56.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X26Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.533     0.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X25Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X25Y31         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 31.778    

Slack (MET) :             31.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.708%)  route 0.637ns (58.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X26Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.637     1.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y31         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 31.812    

Slack (MET) :             31.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.862%)  route 0.481ns (50.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.481     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 31.822    

Slack (MET) :             31.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.845%)  route 0.584ns (56.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.584     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y31         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 31.867    

Slack (MET) :             31.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.263%)  route 0.598ns (56.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 31.899    

Slack (MET) :             31.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.433%)  route 0.594ns (56.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X10Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 31.907    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.789ns  (logic 0.642ns (11.090%)  route 5.147ns (88.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 41.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.690ns = ( 29.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    29.310    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518    29.828 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/Q
                         net (fo=1, routed)           5.147    34.975    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[10]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124    35.099 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[10]_i_1/O
                         net (fo=1, routed)           0.000    35.099    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[10]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.489    41.369    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[10]/C
                         clock pessimism              0.473    41.842    
                         clock uncertainty           -0.072    41.770    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.077    41.847    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[10]
  -------------------------------------------------------------------
                         required time                         41.847    
                         arrival time                         -35.099    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.589ns  (logic 0.718ns (12.847%)  route 4.871ns (87.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 41.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 29.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    29.311    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.419    29.730 f  Hilbert_242_i/main_0/U0/start_reg/Q
                         net (fo=3, routed)           4.871    34.601    Hilbert_242_i/main_0/U0/your_DA2Component/start
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.299    34.900 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    34.900    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.492    41.372    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.473    41.845    
                         clock uncertainty           -0.072    41.773    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.029    41.802    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -34.900    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.582ns  (logic 0.718ns (12.863%)  route 4.864ns (87.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 41.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 29.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    29.311    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.419    29.730 r  Hilbert_242_i/main_0/U0/start_reg/Q
                         net (fo=3, routed)           4.864    34.593    Hilbert_242_i/main_0/U0/your_DA2Component/start
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.299    34.892 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    34.892    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.492    41.372    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.473    41.845    
                         clock uncertainty           -0.072    41.773    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.031    41.804    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -34.892    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.453ns  (logic 0.668ns (12.251%)  route 4.785ns (87.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 41.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.690ns = ( 29.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.668    29.310    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.518    29.828 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/Q
                         net (fo=1, routed)           4.785    34.612    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[8]
    SLICE_X27Y17         LUT3 (Prop_lut3_I0_O)        0.150    34.762 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[8]_i_1/O
                         net (fo=1, routed)           0.000    34.762    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[8]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.491    41.371    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[8]/C
                         clock pessimism              0.473    41.844    
                         clock uncertainty           -0.072    41.772    
    SLICE_X27Y17         FDRE (Setup_fdre_C_D)        0.075    41.847    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                         41.847    
                         arrival time                         -34.762    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.436ns  (logic 0.668ns (12.289%)  route 4.768ns (87.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 41.373 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 29.312 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.670    29.312    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518    29.830 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[2]/Q
                         net (fo=1, routed)           4.768    34.597    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[2]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.150    34.747 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[2]_i_1/O
                         net (fo=1, routed)           0.000    34.747    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[2]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.493    41.373    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[2]/C
                         clock pessimism              0.473    41.846    
                         clock uncertainty           -0.072    41.774    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)        0.075    41.849    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.849    
                         arrival time                         -34.747    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.383ns  (logic 0.779ns (14.471%)  route 4.604ns (85.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 41.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 29.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    29.311    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.478    29.789 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[7]/Q
                         net (fo=1, routed)           4.604    34.393    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[7]
    SLICE_X27Y17         LUT3 (Prop_lut3_I0_O)        0.301    34.694 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[7]_i_1/O
                         net (fo=1, routed)           0.000    34.694    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[7]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.491    41.371    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[7]/C
                         clock pessimism              0.473    41.844    
                         clock uncertainty           -0.072    41.772    
    SLICE_X27Y17         FDRE (Setup_fdre_C_D)        0.029    41.801    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         41.801    
                         arrival time                         -34.694    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.347ns  (logic 0.774ns (14.475%)  route 4.573ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 29.312 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.670    29.312    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.478    29.790 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/Q
                         net (fo=1, routed)           4.573    34.363    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[1]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.296    34.659 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[1]_i_1/O
                         net (fo=1, routed)           0.000    34.659    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[1]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[1]/C
                         clock pessimism              0.473    41.847    
                         clock uncertainty           -0.072    41.775    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.081    41.856    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         41.856    
                         arrival time                         -34.659    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.273ns  (logic 0.642ns (12.176%)  route 4.631ns (87.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 41.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 29.303 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.661    29.303    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    29.821 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           4.631    34.451    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124    34.575 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    34.575    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.492    41.372    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.473    41.845    
                         clock uncertainty           -0.072    41.773    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)        0.031    41.804    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -34.575    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.331ns  (logic 0.670ns (12.569%)  route 4.661ns (87.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 29.312 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.670    29.312    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.518    29.830 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/Q
                         net (fo=1, routed)           4.661    34.491    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[2]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.152    34.643 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[2]_i_1/O
                         net (fo=1, routed)           0.000    34.643    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[2]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[2]/C
                         clock pessimism              0.473    41.847    
                         clock uncertainty           -0.072    41.775    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.118    41.893    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                         -34.643    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.187ns  (logic 0.773ns (14.901%)  route 4.414ns (85.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 41.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 29.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    31.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    29.311    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.478    29.789 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/Q
                         net (fo=1, routed)           4.414    34.203    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[5]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.295    34.498 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[5]_i_1/O
                         net (fo=1, routed)           0.000    34.498    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[5]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.492    41.372    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[5]/C
                         clock pessimism              0.473    41.845    
                         clock uncertainty           -0.072    41.773    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)        0.031    41.804    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -34.498    
  -------------------------------------------------------------------
                         slack                                  7.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.541ns (14.865%)  route 3.098ns (85.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.418    -0.918 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[4]/Q
                         net (fo=1, routed)           3.098     2.180    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[4]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.123     2.303 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[4]_i_1/O
                         net (fo=1, routed)           0.000     2.303    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[4]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[4]/C
                         clock pessimism             -0.473     1.936    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.289     2.225    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.540ns (14.734%)  route 3.125ns (85.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.418    -0.918 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/Q
                         net (fo=1, routed)           3.125     2.207    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[4]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.122     2.329 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.329    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[4]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.666     2.410    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[4]/C
                         clock pessimism             -0.473     1.937    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.289     2.226    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.206ns (10.916%)  route 1.681ns (89.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/Q
                         net (fo=1, routed)           1.681     1.345    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[6]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.042     1.387 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.387    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[6]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.824     0.653    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[6]/C
                         clock pessimism              0.503     1.156    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.107     1.263    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.540ns (14.617%)  route 3.154ns (85.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    -1.337ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.418    -0.919 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/Q
                         net (fo=1, routed)           3.154     2.235    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[8]
    SLICE_X27Y17         LUT3 (Prop_lut3_I0_O)        0.122     2.357 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[8]_i_1/O
                         net (fo=1, routed)           0.000     2.357    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[8]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[8]/C
                         clock pessimism             -0.473     1.935    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)         0.289     2.224    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.246ns (12.811%)  route 1.674ns (87.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.559    -0.501    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/Q
                         net (fo=1, routed)           1.674     1.321    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[9]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.098     1.419 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.419    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[9]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[9]/C
                         clock pessimism              0.503     1.154    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.131     1.285    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.246ns (12.838%)  route 1.670ns (87.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.559    -0.501    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/Q
                         net (fo=1, routed)           1.670     1.317    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[11]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.098     1.415 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[11]_i_1/O
                         net (fo=1, routed)           0.000     1.415    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[11]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]/C
                         clock pessimism              0.503     1.154    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.121     1.275    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.626ns (16.943%)  route 3.069ns (83.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.496    -1.335    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.385    -0.950 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/Q
                         net (fo=1, routed)           3.069     2.118    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[3]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.241     2.359 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.359    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[3]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[3]/C
                         clock pessimism             -0.473     1.936    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.270     2.206    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.245ns (12.612%)  route 1.698ns (87.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.559    -0.501    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/Q
                         net (fo=1, routed)           1.698     1.344    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[9]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.097     1.441 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[9]_i_1/O
                         net (fo=1, routed)           0.000     1.441    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[9]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y18         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[9]/C
                         clock pessimism              0.503     1.154    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.131     1.285    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.246ns (12.903%)  route 1.661ns (87.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.561    -0.499    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.148    -0.351 r  Hilbert_242_i/main_0/U0/dac_data_1_reg[1]/Q
                         net (fo=1, routed)           1.661     1.309    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[11]_0[1]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.098     1.407 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.407    Hilbert_242_i/main_0/U0/your_DA2Component/p_0_in[1]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X27Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[1]/C
                         clock pessimism              0.503     1.157    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.091     1.248    Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.536ns (13.889%)  route 3.323ns (86.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.496    -1.335    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.418    -0.917 r  Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/Q
                         net (fo=1, routed)           3.323     2.406    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[11]_0[0]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.118     2.524 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.524    Hilbert_242_i/main_0/U0/your_DA2Component/temp2[0]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X28Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[0]/C
                         clock pessimism             -0.473     1.940    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.343     2.283    Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]

Setup :            0  Failing Endpoints,  Worst Slack       36.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.456ns (18.082%)  route 2.066ns (81.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.066     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.072    42.181    
    SLICE_X18Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         41.776    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.456ns (18.082%)  route 2.066ns (81.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.066     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.072    42.181    
    SLICE_X18Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         41.776    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.456ns (18.082%)  route 2.066ns (81.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.066     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.072    42.181    
    SLICE_X18Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.776    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.113%)  route 2.061ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.061     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.072    42.181    
    SLICE_X19Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         41.776    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 36.850    

Slack (MET) :             36.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.113%)  route 2.061ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.061     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.072    42.181    
    SLICE_X19Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         41.776    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 36.850    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.673     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.456     2.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.582     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.487     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X8Y32          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y32          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X8Y32          FDPE (Recov_fdpe_C_PRE)     -0.361    41.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.673     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.456     2.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.582     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.487     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X8Y32          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y32          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X8Y32          FDPE (Recov_fdpe_C_PRE)     -0.361    41.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.673     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.456     2.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.582     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.487     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X8Y32          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y32          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.072    42.287    
    SLICE_X8Y32          FDPE (Recov_fdpe_C_PRE)     -0.361    41.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.232%)  route 1.915ns (80.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 41.375 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.915     4.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.495    41.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.879    42.254    
                         clock uncertainty           -0.072    42.182    
    SLICE_X18Y35         FDCE (Recov_fdce_C_CLR)     -0.405    41.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.232%)  route 1.915ns (80.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 41.375 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.915     4.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.495    41.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.879    42.254    
                         clock uncertainty           -0.072    42.182    
    SLICE_X18Y35         FDCE (Recov_fdce_C_CLR)     -0.405    41.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 36.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.225     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.146     0.800    
    SLICE_X20Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.291     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.146     0.800    
    SLICE_X20Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.291     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.146     0.800    
    SLICE_X20Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.968%)  route 0.346ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.346     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.146     0.801    
    SLICE_X16Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.968%)  route 0.346ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.346     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.146     0.801    
    SLICE_X16Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.968%)  route 0.346ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.346     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.146     0.801    
    SLICE_X17Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.756%)  route 0.367ns (72.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.367     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.146     0.801    
    SLICE_X18Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.756%)  route 0.367ns (72.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.367     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.146     0.801    
    SLICE_X18Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.756%)  route 0.367ns (72.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.367     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.146     0.801    
    SLICE_X18Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.141     0.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X17Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X17Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.101     0.553    
    SLICE_X17Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1

Setup :            0  Failing Endpoints,  Worst Slack       36.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.456ns (18.082%)  route 2.066ns (81.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.066     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.071    42.182    
    SLICE_X18Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.456ns (18.082%)  route 2.066ns (81.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.066     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.071    42.182    
    SLICE_X18Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.456ns (18.082%)  route 2.066ns (81.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.066     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.071    42.182    
    SLICE_X18Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.113%)  route 2.061ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.061     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.071    42.182    
    SLICE_X19Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 36.851    

Slack (MET) :             36.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.113%)  route 2.061ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 41.374 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.061     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.494    41.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.879    42.253    
                         clock uncertainty           -0.071    42.182    
    SLICE_X19Y34         FDCE (Recov_fdce_C_CLR)     -0.405    41.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 36.851    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.673     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.456     2.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.582     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.487     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X8Y32          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y32          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X8Y32          FDPE (Recov_fdpe_C_PRE)     -0.361    41.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.673     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.456     2.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.582     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.487     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X8Y32          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y32          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X8Y32          FDPE (Recov_fdpe_C_PRE)     -0.361    41.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 41.379 - 40.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.673     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.456     2.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.582     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.487     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X8Y32          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499    41.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y32          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.980    42.358    
                         clock uncertainty           -0.071    42.287    
    SLICE_X8Y32          FDPE (Recov_fdpe_C_PRE)     -0.361    41.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.232%)  route 1.915ns (80.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 41.375 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.915     4.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.495    41.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.879    42.254    
                         clock uncertainty           -0.071    42.183    
    SLICE_X18Y35         FDCE (Recov_fdce_C_CLR)     -0.405    41.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         41.778    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@40.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.232%)  route 1.915ns (80.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 41.375 - 40.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.915     4.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    38.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    39.004 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    39.647    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    39.879 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.495    41.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.879    42.254    
                         clock uncertainty           -0.071    42.183    
    SLICE_X18Y35         FDCE (Recov_fdce_C_CLR)     -0.405    41.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.778    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 36.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.225     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.146     0.800    
    SLICE_X20Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.291     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.146     0.800    
    SLICE_X20Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.291     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.146     0.800    
    SLICE_X20Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.968%)  route 0.346ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.346     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.146     0.801    
    SLICE_X16Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.968%)  route 0.346ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.346     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.146     0.801    
    SLICE_X16Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.968%)  route 0.346ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.346     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.146     0.801    
    SLICE_X17Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.756%)  route 0.367ns (72.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.367     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.146     0.801    
    SLICE_X18Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.756%)  route 0.367ns (72.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.367     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.146     0.801    
    SLICE_X18Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.756%)  route 0.367ns (72.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.556     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.367     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.146     0.801    
    SLICE_X18Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns - Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.141     0.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X17Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X17Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.101     0.553    
    SLICE_X17Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.518ns (34.462%)  route 0.985ns (65.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.661    -0.697    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.179 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           0.985     0.806    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X22Y46         FDCE                                         f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498     8.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.072     9.069    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.405     8.664    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.518ns (34.462%)  route 0.985ns (65.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.661    -0.697    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.179 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           0.985     0.806    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X22Y46         FDCE                                         f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498     8.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.072     9.069    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.405     8.664    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  7.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.013%)  route 0.443ns (72.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.336 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           0.443     0.107    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X22Y46         FDCE                                         f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/C
                         clock pessimism              0.503    -0.230    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.013%)  route 0.443ns (72.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.336 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           0.443     0.107    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X22Y46         FDCE                                         f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/C
                         clock pessimism              0.503    -0.230    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.518ns (34.462%)  route 0.985ns (65.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.661    -0.697    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.179 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           0.985     0.806    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X22Y46         FDCE                                         f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498     8.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.071     9.069    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.405     8.664    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.518ns (34.462%)  route 0.985ns (65.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.661    -0.697    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.179 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           0.985     0.806    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X22Y46         FDCE                                         f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498     8.667    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.071     9.069    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.405     8.664    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  7.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.013%)  route 0.443ns (72.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.336 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           0.443     0.107    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X22Y46         FDCE                                         f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]/C
                         clock pessimism              0.503    -0.230    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 Hilbert_242_i/main_0/U0/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Hilbert_242_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.013%)  route 0.443ns (72.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.336 f  Hilbert_242_i/main_0/U0/reset_sync_reg/Q
                         net (fo=6, routed)           0.443     0.107    Hilbert_242_i/main_0/U0/your_DA2Component/reset_in
    SLICE_X22Y46         FDCE                                         f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/C
                         clock pessimism              0.503    -0.230    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.118ns (22.629%)  route 3.823ns (77.371%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 36.077 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.724     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.275    36.352    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.118ns (22.629%)  route 3.823ns (77.371%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 36.077 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.724     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.275    36.352    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.319    35.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 27.542    

Slack (MET) :             27.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.118ns (22.629%)  route 3.823ns (77.371%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 36.077 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.724     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.275    36.352    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.319    35.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 27.542    

Slack (MET) :             27.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.118ns (22.629%)  route 3.823ns (77.371%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 36.077 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.724     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.275    36.352    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.319    35.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 27.542    

Slack (MET) :             27.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.118ns (22.629%)  route 3.823ns (77.371%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 36.077 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.724     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.275    36.352    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.319    35.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 27.542    

Slack (MET) :             27.598ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.118ns (23.293%)  route 3.682ns (76.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 36.078 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.583     8.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.275    36.353    
                         clock uncertainty           -0.035    36.317    
    SLICE_X29Y39         FDCE (Recov_fdce_C_CLR)     -0.405    35.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.912    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                 27.598    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.118ns (23.293%)  route 3.682ns (76.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 36.078 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.583     8.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.275    36.353    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.319    35.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.998    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.118ns (23.293%)  route 3.682ns (76.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 36.078 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.583     8.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.275    36.353    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.319    35.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.998    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.118ns (23.293%)  route 3.682ns (76.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 36.078 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.583     8.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.275    36.353    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.319    35.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.998    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.118ns (23.293%)  route 3.682ns (76.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 36.078 - 33.000 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.967     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X20Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.178     6.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.150     6.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.953     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y39         LUT1 (Prop_lut1_I0_O)        0.326     7.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.583     8.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.275    36.353    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.319    35.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.998    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                 27.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.361     1.282    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.361     1.282    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.361     1.282    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.361     1.282    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.361     1.282    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.361     1.282    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.361     1.282    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.361     1.282    
    SLICE_X29Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.324%)  route 0.192ns (57.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y35          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.192     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X8Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.342     1.309    
    SLICE_X8Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.324%)  route 0.192ns (57.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y35          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.192     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X8Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.342     1.309    
    SLICE_X8Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.366    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 3.843ns (50.360%)  route 3.788ns (49.640%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    19.314    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    19.733 f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736    20.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276    20.744 f  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        3.053    23.797    JD_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567    27.364 f  JD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.364    JD[3]
    R14                                                               f  JD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.143ns (51.904%)  route 3.839ns (48.096%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     2.865 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/Q
                         net (fo=38, routed)          0.874     3.739    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X27Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.863 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           2.965     6.829    JD_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.563    10.392 r  JD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.392    JD[0]
    T14                                                               r  JD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.166ns (58.178%)  route 2.995ns (41.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.419     2.832 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           2.995     5.827    JD_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.747     9.574 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.574    JD[2]
    P14                                                               r  JD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 4.022ns (56.565%)  route 3.089ns (43.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     2.869 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           3.089     5.958    JD_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.566     9.524 r  JD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.524    JD[1]
    T15                                                               r  JD[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.348ns (57.067%)  route 1.014ns (42.933%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.743     0.724    JD_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.991 r  JD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.991    JD[3]
    R14                                                               r  JD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.408ns (58.043%)  route 1.018ns (41.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           1.018     1.697    JD_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     2.964 r  JD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.964    JD[1]
    T15                                                               r  JD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.455ns (59.578%)  route 0.987ns (40.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           0.987     1.654    JD_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.327     2.980 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.980    JD[2]
    P14                                                               r  JD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.450ns (56.077%)  route 1.136ns (43.923%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.179     0.858    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X27Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.903 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           0.956     1.859    JD_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.264     3.123 r  JD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.123    JD[0]
    T14                                                               r  JD[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 3.843ns (50.360%)  route 3.788ns (49.640%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.642 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    19.314    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    19.733 f  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736    20.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276    20.744 f  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        3.053    23.797    JD_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567    27.364 f  JD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.364    JD[3]
    R14                                                               f  JD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.143ns (51.904%)  route 3.839ns (48.096%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.665     2.409    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     2.865 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[0]/Q
                         net (fo=38, routed)          0.874     3.739    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X27Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.863 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           2.965     6.829    JD_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.563    10.392 r  JD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.392    JD[0]
    T14                                                               r  JD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.166ns (58.178%)  route 2.995ns (41.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.419     2.832 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           2.995     5.827    JD_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.747     9.574 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.574    JD[2]
    P14                                                               r  JD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 4.022ns (56.565%)  route 3.089ns (43.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.669     2.413    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     2.869 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           3.089     5.958    JD_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.566     9.524 r  JD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.524    JD[1]
    T15                                                               r  JD[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                            (clock source 'Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.348ns (57.067%)  route 1.014ns (42.933%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.743     0.724    JD_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.991 r  JD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.991    JD[3]
    R14                                                               r  JD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.408ns (58.043%)  route 1.018ns (41.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp1_reg[15]/Q
                         net (fo=4, routed)           1.018     1.697    JD_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     2.964 r  JD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.964    JD[1]
    T15                                                               r  JD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.455ns (59.578%)  route 0.987ns (40.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X29Y14         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  Hilbert_242_i/main_0/U0/your_DA2Component/temp2_reg[15]/Q
                         net (fo=4, routed)           0.987     1.654    JD_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.327     2.980 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.980    JD[2]
    P14                                                               r  JD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            JD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.450ns (56.077%)  route 1.136ns (43.923%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    Hilbert_242_i/main_0/U0/your_DA2Component/Q_BUFG[0]
    SLICE_X26Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.179     0.858    Hilbert_242_i/main_0/U0/your_DA2Component/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X27Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.903 r  Hilbert_242_i/main_0/U0/your_DA2Component/Out_D[0]_INST_0/O
                         net (fo=3, routed)           0.956     1.859    JD_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.264     3.123 r  JD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.123    JD[0]
    T14                                                               r  JD[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 4.105ns (54.862%)  route 3.378ns (45.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.723    -0.635    Hilbert_242_i/main_0/U0/your_uart_tx/clk
    SLICE_X4Y33          FDRE                                         r  Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.117 r  Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/Q
                         net (fo=2, routed)           3.378     3.261    JE_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     6.848 r  JE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.848    JE[0]
    V12                                                               r  JE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 3.995ns (54.722%)  route 3.306ns (45.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    -0.689    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  Hilbert_242_i/main_0/U0/led2_reg/Q
                         net (fo=2, routed)           3.306     3.072    led2_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     6.611 r  led2_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.611    led2_0
    M15                                                               r  led2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.987ns (70.360%)  route 1.680ns (29.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.740    -0.618    Hilbert_242_i/main_0/U0/clk
    SLICE_X43Y54         FDRE                                         r  Hilbert_242_i/main_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  Hilbert_242_i/main_0/U0/led1_reg/Q
                         net (fo=3, routed)           1.680     1.517    led1_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.049 r  led1_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.049    led1_0
    M14                                                               r  led1_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.373ns (79.842%)  route 0.347ns (20.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.588    -0.472    Hilbert_242_i/main_0/U0/clk
    SLICE_X43Y54         FDRE                                         r  Hilbert_242_i/main_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  Hilbert_242_i/main_0/U0/led1_reg/Q
                         net (fo=3, routed)           0.347     0.015    led1_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.247 r  led1_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.247    led1_0
    M14                                                               r  led1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.381ns (55.694%)  route 1.099ns (44.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Hilbert_242_i/main_0/U0/led2_reg/Q
                         net (fo=2, routed)           1.099     0.739    led2_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     1.979 r  led2_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    led2_0
    M15                                                               r  led2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.452ns (53.539%)  route 1.260ns (46.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.582    -0.478    Hilbert_242_i/main_0/U0/your_uart_tx/clk
    SLICE_X4Y33          FDRE                                         r  Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.260     0.945    JE_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.288     2.233 r  JE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.233    JE[0]
    V12                                                               r  JE[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 4.105ns (54.862%)  route 3.378ns (45.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.723    -0.635    Hilbert_242_i/main_0/U0/your_uart_tx/clk
    SLICE_X4Y33          FDRE                                         r  Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.117 r  Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/Q
                         net (fo=2, routed)           3.378     3.261    JE_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     6.848 r  JE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.848    JE[0]
    V12                                                               r  JE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 3.995ns (54.722%)  route 3.306ns (45.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.669    -0.689    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.233 r  Hilbert_242_i/main_0/U0/led2_reg/Q
                         net (fo=2, routed)           3.306     3.072    led2_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     6.611 r  led2_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.611    led2_0
    M15                                                               r  led2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.987ns (70.360%)  route 1.680ns (29.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.740    -0.618    Hilbert_242_i/main_0/U0/clk
    SLICE_X43Y54         FDRE                                         r  Hilbert_242_i/main_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  Hilbert_242_i/main_0/U0/led1_reg/Q
                         net (fo=3, routed)           1.680     1.517    led1_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.049 r  led1_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.049    led1_0
    M14                                                               r  led1_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.373ns (79.842%)  route 0.347ns (20.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.588    -0.472    Hilbert_242_i/main_0/U0/clk
    SLICE_X43Y54         FDRE                                         r  Hilbert_242_i/main_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  Hilbert_242_i/main_0/U0/led1_reg/Q
                         net (fo=3, routed)           0.347     0.015    led1_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.247 r  led1_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.247    led1_0
    M14                                                               r  led1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.381ns (55.694%)  route 1.099ns (44.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.560    -0.500    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Hilbert_242_i/main_0/U0/led2_reg/Q
                         net (fo=2, routed)           1.099     0.739    led2_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     1.979 r  led2_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    led2_0
    M15                                                               r  led2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.452ns (53.539%)  route 1.260ns (46.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.582    -0.478    Hilbert_242_i/main_0/U0/your_uart_tx/clk
    SLICE_X4Y33          FDRE                                         r  Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  Hilbert_242_i/main_0/U0/your_uart_tx/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.260     0.945    JE_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.288     2.233 r  JE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.233    JE[0]
    V12                                                               r  JE[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]

Max Delay          2687 Endpoints
Min Delay          2687 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.806ns  (logic 1.304ns (16.705%)  route 6.502ns (83.295%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.482    10.213    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.806ns  (logic 1.304ns (16.705%)  route 6.502ns (83.295%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.482    10.213    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.141     0.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X17Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X17Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.562     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     0.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/Q
                         net (fo=4, routed)           0.126     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.830     0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164     0.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg/Q
                         net (fo=3, routed)           0.113     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0
    SLICE_X28Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.205%)  route 0.155ns (54.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.560     0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.128     0.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.155     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.372ns  (logic 0.518ns (37.748%)  route 0.854ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.854     0.693    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.466%)  route 0.647ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.647     0.486    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.139%)  route 0.709ns (60.861%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  <hidden>
                         net (fo=21, routed)          0.709     0.484    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.289%)  route 0.705ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  <hidden>
                         net (fo=1, routed)           0.705     0.481    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.613     0.452    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.519     0.358    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.860%)  route 0.606ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.262 r  <hidden>
                         net (fo=2, routed)           0.606     0.344    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.970ns  (logic 0.456ns (47.006%)  route 0.514ns (52.994%))
  Logic Levels:           0  
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.726    -0.632    <hidden>
    SLICE_X2Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  <hidden>
                         net (fo=4, routed)           0.514     0.338    <hidden>
    SLICE_X5Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.546     1.426    <hidden>
    SLICE_X5Y14          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.456ns (45.294%)  route 0.551ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  <hidden>
                         net (fo=21, routed)          0.551     0.326    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.293%)  route 0.488ns (51.707%))
  Logic Levels:           0  
  Clock Path Skew:        2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.726    -0.632    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  <hidden>
                         net (fo=2, routed)           0.488     0.312    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.542     1.422    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.272    -0.687    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.277    -0.682    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.418ns (62.841%)  route 0.247ns (37.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.247    -0.661    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.276    -0.632    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.037%)  route 0.278ns (39.963%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.278    -0.630    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.367ns (55.058%)  route 0.300ns (44.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    -1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.548    -1.283    <hidden>
    SLICE_X2Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.367    -0.916 r  <hidden>
                         net (fo=4, routed)           0.300    -0.617    <hidden>
    SLICE_X2Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.720     2.464    <hidden>
    SLICE_X2Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.920%)  route 0.301ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X3Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.367    -0.915 r  <hidden>
                         net (fo=4, routed)           0.301    -0.614    <hidden>
    SLICE_X3Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.721     2.465    <hidden>
    SLICE_X3Y15          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.418ns (53.932%)  route 0.357ns (46.068%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.357    -0.551    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.367ns (46.991%)  route 0.414ns (53.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    -1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.504    -1.327    <hidden>
    SLICE_X7Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  <hidden>
                         net (fo=2, routed)           0.414    -0.546    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.674     2.418    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.367ns (46.148%)  route 0.428ns (53.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.428    -0.531    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.372ns  (logic 0.518ns (37.748%)  route 0.854ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.854     0.693    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.466%)  route 0.647ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.647     0.486    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.139%)  route 0.709ns (60.861%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  <hidden>
                         net (fo=21, routed)          0.709     0.484    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.289%)  route 0.705ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  <hidden>
                         net (fo=1, routed)           0.705     0.481    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.613     0.452    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.519     0.358    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.860%)  route 0.606ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.262 r  <hidden>
                         net (fo=2, routed)           0.606     0.344    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.970ns  (logic 0.456ns (47.006%)  route 0.514ns (52.994%))
  Logic Levels:           0  
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.726    -0.632    <hidden>
    SLICE_X2Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  <hidden>
                         net (fo=4, routed)           0.514     0.338    <hidden>
    SLICE_X5Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.546     1.426    <hidden>
    SLICE_X5Y14          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.456ns (45.294%)  route 0.551ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  <hidden>
                         net (fo=21, routed)          0.551     0.326    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.293%)  route 0.488ns (51.707%))
  Logic Levels:           0  
  Clock Path Skew:        2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.726    -0.632    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  <hidden>
                         net (fo=2, routed)           0.488     0.312    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.542     1.422    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.272    -0.687    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.277    -0.682    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.418ns (62.841%)  route 0.247ns (37.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.247    -0.661    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.276    -0.632    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.037%)  route 0.278ns (39.963%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.278    -0.630    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.367ns (55.058%)  route 0.300ns (44.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    -1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.548    -1.283    <hidden>
    SLICE_X2Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.367    -0.916 r  <hidden>
                         net (fo=4, routed)           0.300    -0.617    <hidden>
    SLICE_X2Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.720     2.464    <hidden>
    SLICE_X2Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.920%)  route 0.301ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X3Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.367    -0.915 r  <hidden>
                         net (fo=4, routed)           0.301    -0.614    <hidden>
    SLICE_X3Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.721     2.465    <hidden>
    SLICE_X3Y15          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.418ns (53.932%)  route 0.357ns (46.068%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.357    -0.551    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.367ns (46.991%)  route 0.414ns (53.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    -1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.504    -1.327    <hidden>
    SLICE_X7Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  <hidden>
                         net (fo=2, routed)           0.414    -0.546    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.674     2.418    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.367ns (46.148%)  route 0.428ns (53.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.428    -0.531    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.247ns  (logic 1.317ns (58.604%)  route 0.930ns (41.396%))
  Logic Levels:           0  
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.930     5.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.091ns  (logic 1.344ns (64.283%)  route 0.747ns (35.717%))
  Logic Levels:           0  
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.747     5.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.534%)  route 0.617ns (31.466%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.617     5.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X22Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X22Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.519%)  route 0.617ns (31.481%))
  Logic Levels:           0  
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.617     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.955ns  (logic 1.343ns (68.704%)  route 0.612ns (31.296%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.612     5.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.937ns  (logic 1.309ns (67.562%)  route 0.628ns (32.438%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.628     5.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 1.344ns (72.823%)  route 0.502ns (27.177%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.502     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 1.344ns (73.331%)  route 0.489ns (26.669%))
  Logic Levels:           0  
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.489     5.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 1.309ns (71.547%)  route 0.521ns (28.453%))
  Logic Levels:           0  
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.521     5.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.788ns  (logic 1.314ns (73.504%)  route 0.474ns (26.496%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.812 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.474     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.240%)  route 0.111ns (42.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.148     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.111     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.535%)  route 0.118ns (44.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.118     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X22Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X22Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.123%)  route 0.104ns (38.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.104     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.201%)  route 0.120ns (44.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.120     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X22Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X22Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.324%)  route 0.128ns (47.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X22Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.128     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.148ns (54.989%)  route 0.121ns (45.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.121     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X23Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.581%)  route 0.141ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X27Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.128     1.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.141     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X26Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X26Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.164     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.110     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.164     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.111     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.164     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.111     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1

Max Delay          2687 Endpoints
Min Delay          2687 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.304ns (16.029%)  route 6.831ns (83.971%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.811    10.542    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X15Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.946ns  (logic 1.304ns (16.411%)  route 6.642ns (83.589%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.621    10.352    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.499     1.379    <hidden>
    SLICE_X14Y9          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.806ns  (logic 1.304ns (16.705%)  route 6.502ns (83.295%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.482    10.213    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.806ns  (logic 1.304ns (16.705%)  route 6.502ns (83.295%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.662     2.406    <hidden>
    SLICE_X18Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.456     2.862 f  <hidden>
                         net (fo=59, routed)          2.621     5.483    <hidden>
    SLICE_X15Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.607 f  <hidden>
                         net (fo=1, routed)           0.645     6.252    <hidden>
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.376 f  <hidden>
                         net (fo=8, routed)           1.354     7.731    <hidden>
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.150     7.881 r  <hidden>
                         net (fo=2, routed)           0.449     8.330    <hidden>
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.656 r  <hidden>
                         net (fo=14, routed)          0.951     9.607    <hidden>
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  <hidden>
                         net (fo=12, routed)          0.482    10.213    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X14Y8          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.811%)  route 0.116ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.141     0.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X17Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.825     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X17Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.562     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     0.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/Q
                         net (fo=4, routed)           0.126     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.830     0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y32         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.822     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164     0.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg/Q
                         net (fo=3, routed)           0.113     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0
    SLICE_X28Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.205%)  route 0.155ns (54.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.560     0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.128     0.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.155     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.372ns  (logic 0.518ns (37.748%)  route 0.854ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.854     0.693    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.466%)  route 0.647ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.647     0.486    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.139%)  route 0.709ns (60.861%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  <hidden>
                         net (fo=21, routed)          0.709     0.484    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.289%)  route 0.705ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  <hidden>
                         net (fo=1, routed)           0.705     0.481    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.613     0.452    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.519     0.358    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.860%)  route 0.606ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.262 r  <hidden>
                         net (fo=2, routed)           0.606     0.344    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.970ns  (logic 0.456ns (47.006%)  route 0.514ns (52.994%))
  Logic Levels:           0  
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.726    -0.632    <hidden>
    SLICE_X2Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  <hidden>
                         net (fo=4, routed)           0.514     0.338    <hidden>
    SLICE_X5Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.546     1.426    <hidden>
    SLICE_X5Y14          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.456ns (45.294%)  route 0.551ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  <hidden>
                         net (fo=21, routed)          0.551     0.326    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.293%)  route 0.488ns (51.707%))
  Logic Levels:           0  
  Clock Path Skew:        2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.726    -0.632    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  <hidden>
                         net (fo=2, routed)           0.488     0.312    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.542     1.422    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.272    -0.687    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.277    -0.682    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.418ns (62.841%)  route 0.247ns (37.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.247    -0.661    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.276    -0.632    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.037%)  route 0.278ns (39.963%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.278    -0.630    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.367ns (55.058%)  route 0.300ns (44.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    -1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.548    -1.283    <hidden>
    SLICE_X2Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.367    -0.916 r  <hidden>
                         net (fo=4, routed)           0.300    -0.617    <hidden>
    SLICE_X2Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.720     2.464    <hidden>
    SLICE_X2Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.920%)  route 0.301ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X3Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.367    -0.915 r  <hidden>
                         net (fo=4, routed)           0.301    -0.614    <hidden>
    SLICE_X3Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.721     2.465    <hidden>
    SLICE_X3Y15          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.418ns (53.932%)  route 0.357ns (46.068%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.357    -0.551    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.367ns (46.991%)  route 0.414ns (53.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    -1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.504    -1.327    <hidden>
    SLICE_X7Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  <hidden>
                         net (fo=2, routed)           0.414    -0.546    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.674     2.418    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.367ns (46.148%)  route 0.428ns (53.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.428    -0.531    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.372ns  (logic 0.518ns (37.748%)  route 0.854ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.854     0.693    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.466%)  route 0.647ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.647     0.486    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.139%)  route 0.709ns (60.861%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  <hidden>
                         net (fo=21, routed)          0.709     0.484    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.289%)  route 0.705ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  <hidden>
                         net (fo=1, routed)           0.705     0.481    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.613     0.452    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.679    -0.679    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  <hidden>
                         net (fo=1, routed)           0.519     0.358    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.860%)  route 0.606ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.262 r  <hidden>
                         net (fo=2, routed)           0.606     0.344    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.502     1.382    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.970ns  (logic 0.456ns (47.006%)  route 0.514ns (52.994%))
  Logic Levels:           0  
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.726    -0.632    <hidden>
    SLICE_X2Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  <hidden>
                         net (fo=4, routed)           0.514     0.338    <hidden>
    SLICE_X5Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.546     1.426    <hidden>
    SLICE_X5Y14          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.456ns (45.294%)  route 0.551ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    <hidden>
    SLICE_X7Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  <hidden>
                         net (fo=21, routed)          0.551     0.326    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.500     1.380    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.293%)  route 0.488ns (51.707%))
  Logic Levels:           0  
  Clock Path Skew:        2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.726    -0.632    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  <hidden>
                         net (fo=2, routed)           0.488     0.312    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.542     1.422    <hidden>
    SLICE_X1Y35          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.272    -0.687    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.277    -0.682    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.418ns (62.841%)  route 0.247ns (37.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X12Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.247    -0.661    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.276    -0.632    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.037%)  route 0.278ns (39.963%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.278    -0.630    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X11Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.367ns (55.058%)  route 0.300ns (44.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    -1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.548    -1.283    <hidden>
    SLICE_X2Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.367    -0.916 r  <hidden>
                         net (fo=4, routed)           0.300    -0.617    <hidden>
    SLICE_X2Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.720     2.464    <hidden>
    SLICE_X2Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.920%)  route 0.301ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X3Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.367    -0.915 r  <hidden>
                         net (fo=4, routed)           0.301    -0.614    <hidden>
    SLICE_X3Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.721     2.465    <hidden>
    SLICE_X3Y15          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.418ns (53.932%)  route 0.357ns (46.068%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X10Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.908 r  <hidden>
                         net (fo=1, routed)           0.357    -0.551    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.367ns (46.991%)  route 0.414ns (53.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    -1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.504    -1.327    <hidden>
    SLICE_X7Y14          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  <hidden>
                         net (fo=2, routed)           0.414    -0.546    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.674     2.418    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.367ns (46.148%)  route 0.428ns (53.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X11Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  <hidden>
                         net (fo=1, routed)           0.428    -0.531    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X13Y13         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.247ns  (logic 1.317ns (58.604%)  route 0.930ns (41.396%))
  Logic Levels:           0  
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.930     5.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.091ns  (logic 1.344ns (64.283%)  route 0.747ns (35.717%))
  Logic Levels:           0  
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.747     5.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.534%)  route 0.617ns (31.466%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.617     5.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X22Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X22Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.519%)  route 0.617ns (31.481%))
  Logic Levels:           0  
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.617     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.955ns  (logic 1.343ns (68.704%)  route 0.612ns (31.296%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.612     5.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.937ns  (logic 1.309ns (67.562%)  route 0.628ns (32.438%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.628     5.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 1.344ns (72.823%)  route 0.502ns (27.177%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.502     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X22Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 1.344ns (73.331%)  route 0.489ns (26.669%))
  Logic Levels:           0  
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.489     5.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 1.309ns (71.547%)  route 0.521ns (28.453%))
  Logic Levels:           0  
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X24Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.521     5.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.483     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.788ns  (logic 1.314ns (73.504%)  route 0.474ns (26.496%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y30         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.812 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.474     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.498    -1.333    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.337    -0.996 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.644    -0.353    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    -0.121 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.484     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.240%)  route 0.111ns (42.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.148     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.111     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.535%)  route 0.118ns (44.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.118     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X22Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X22Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.123%)  route 0.104ns (38.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.104     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.201%)  route 0.120ns (44.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.120     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X22Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X22Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.324%)  route 0.128ns (47.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X22Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.128     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.148ns (54.989%)  route 0.121ns (45.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.121     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X23Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.581%)  route 0.141ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X27Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.128     1.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.141     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X26Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.826     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X26Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.164     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.110     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.164     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.111     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X24Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.164     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.111     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.830    -0.733    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.160    -0.573 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.268    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097    -0.171 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.823     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[11]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[10]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.784ns  (logic 1.613ns (27.887%)  route 4.171ns (72.113%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          0.966     5.784    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.784ns  (logic 1.613ns (27.887%)  route 4.171ns (72.113%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          0.966     5.784    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch1_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/led1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.220ns (33.437%)  route 0.439ns (66.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  switch1_0 (IN)
                         net (fo=0)                   0.000     0.000    switch1_0
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switch1_0_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.659    Hilbert_242_i/main_0/U0/switch1
    SLICE_X43Y54         FDRE                                         r  Hilbert_242_i/main_0/U0/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.858    -0.705    Hilbert_242_i/main_0/U0/clk
    SLICE_X43Y54         FDRE                                         r  Hilbert_242_i/main_0/U0/led1_reg/C

Slack:                    inf
  Source:                 Hilbert_242_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.045ns (4.101%)  route 1.052ns (95.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Hilbert_242_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.611     0.611    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.656 r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.441     1.097    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y48         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.834    -0.729    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y48         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.257ns (22.893%)  route 0.864ns (77.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           0.864     1.121    Hilbert_242_i/main_0/U0/btn
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.829    -0.734    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/led2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.264ns (23.507%)  route 0.859ns (76.493%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.859     1.078    Hilbert_242_i/main_0/U0/switch2
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.123 r  Hilbert_242_i/main_0/U0/led2_i_1/O
                         net (fo=1, routed)           0.000     1.123    Hilbert_242_i/main_0/U0/led2_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/led2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.826    -0.737    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/led2_reg/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.263ns (22.770%)  route 0.892ns (77.230%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.892     1.110    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.044     1.154 r  Hilbert_242_i/main_0/U0/dac_data_2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.154    Hilbert_242_i/main_0/U0/dac_data_2[3]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.827    -0.736    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.264ns (22.837%)  route 0.892ns (77.163%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.892     1.110    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.155 r  Hilbert_242_i/main_0/U0/dac_data_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.155    Hilbert_242_i/main_0/U0/dac_data_2[2]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.827    -0.736    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.264ns (21.766%)  route 0.948ns (78.234%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.948     1.167    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.212 r  Hilbert_242_i/main_0/U0/dac_data_2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.212    Hilbert_242_i/main_0/U0/dac_data_2[6]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.826    -0.737    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.267ns (21.959%)  route 0.948ns (78.041%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.948     1.167    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.048     1.215 r  Hilbert_242_i/main_0/U0/dac_data_2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.215    Hilbert_242_i/main_0/U0/dac_data_2[7]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.826    -0.737    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[7]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.264ns (21.289%)  route 0.976ns (78.711%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.976     1.194    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.239 r  Hilbert_242_i/main_0/U0/dac_data_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.239    Hilbert_242_i/main_0/U0/dac_data_2[0]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.827    -0.736    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.264ns (21.289%)  route 0.976ns (78.711%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.976     1.194    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.239 r  Hilbert_242_i/main_0/U0/dac_data_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.239    Hilbert_242_i/main_0/U0/dac_data_2[1]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.827    -0.736    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 2.489ns (54.353%)  route 2.090ns (45.647%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X8Y13          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.037 r  <hidden>
                         net (fo=1, routed)           0.623     4.660    <hidden>
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.414 r  <hidden>
                         net (fo=1, routed)           0.952     6.366    <hidden>
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.118     6.484 r  <hidden>
                         net (fo=1, routed)           0.516     7.000    <hidden>
    SLICE_X3Y13          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X3Y13          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 2.398ns (55.353%)  route 1.934ns (44.647%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.667     2.411    <hidden>
    SLICE_X12Y28         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.039 r  <hidden>
                         net (fo=1, routed)           0.727     4.766    <hidden>
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.422 r  <hidden>
                         net (fo=1, routed)           0.000     5.422    <hidden>
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.536 r  <hidden>
                         net (fo=1, routed)           1.207     6.744    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 2.153ns (50.823%)  route 2.083ns (49.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.661     2.405    <hidden>
    SLICE_X8Y25          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.033 r  <hidden>
                         net (fo=1, routed)           0.821     4.854    <hidden>
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     5.379 r  <hidden>
                         net (fo=1, routed)           1.262     6.642    <hidden>
    SLICE_X3Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.547    -1.284    <hidden>
    SLICE_X3Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.161ns  (logic 2.252ns (54.116%)  route 1.909ns (45.884%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.725     2.469    <hidden>
    SLICE_X4Y11          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.097 r  <hidden>
                         net (fo=1, routed)           0.830     4.928    <hidden>
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     5.428 r  <hidden>
                         net (fo=1, routed)           1.079     6.507    <hidden>
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  <hidden>
                         net (fo=1, routed)           0.000     6.631    <hidden>
    SLICE_X5Y13          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X5Y13          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 2.398ns (59.600%)  route 1.625ns (40.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.657     2.401    <hidden>
    SLICE_X16Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.029 r  <hidden>
                         net (fo=1, routed)           0.406     4.435    <hidden>
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.091 r  <hidden>
                         net (fo=1, routed)           0.000     5.091    <hidden>
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  <hidden>
                         net (fo=1, routed)           1.220     6.425    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 2.512ns (63.343%)  route 1.454ns (36.657%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.709     2.453    <hidden>
    SLICE_X0Y21          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.081 r  <hidden>
                         net (fo=1, routed)           0.573     4.655    <hidden>
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.311 r  <hidden>
                         net (fo=1, routed)           0.000     5.311    <hidden>
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  <hidden>
                         net (fo=1, routed)           0.000     5.425    <hidden>
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  <hidden>
                         net (fo=1, routed)           0.881     6.419    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.537    -1.294    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 2.461ns (63.655%)  route 1.405ns (36.345%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.710     2.454    <hidden>
    SLICE_X4Y23          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.071 r  <hidden>
                         net (fo=1, routed)           0.626     4.698    <hidden>
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     5.428 r  <hidden>
                         net (fo=1, routed)           0.009     5.437    <hidden>
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  <hidden>
                         net (fo=1, routed)           0.770     6.320    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.537    -1.294    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 2.495ns (66.126%)  route 1.278ns (33.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.678     2.422    <hidden>
    SLICE_X12Y11         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.039 r  <hidden>
                         net (fo=1, routed)           0.516     4.555    <hidden>
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.309 r  <hidden>
                         net (fo=1, routed)           0.762     6.071    <hidden>
    SLICE_X9Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  <hidden>
                         net (fo=1, routed)           0.000     6.195    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.506    -1.325    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 2.288ns (61.533%)  route 1.430ns (38.467%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.661     2.405    <hidden>
    SLICE_X12Y24         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     4.019 r  <hidden>
                         net (fo=1, routed)           0.655     4.674    <hidden>
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.348 r  <hidden>
                         net (fo=1, routed)           0.775     6.124    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.493    -1.338    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 1.782ns (53.879%)  route 1.525ns (46.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.724     2.468    <hidden>
    SLICE_X4Y12          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.096 r  <hidden>
                         net (fo=1, routed)           0.865     4.962    <hidden>
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.154     5.116 r  <hidden>
                         net (fo=12, routed)          0.660     5.776    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.552    -1.279    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.495%)  route 0.100ns (41.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.583     0.563    <hidden>
    SLICE_X2Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  <hidden>
                         net (fo=2, routed)           0.100     0.804    <hidden>
    SLICE_X3Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.853    -0.710    <hidden>
    SLICE_X3Y11          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.562     0.542    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.683 r  <hidden>
                         net (fo=2, routed)           0.122     0.805    <hidden>
    SLICE_X9Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.829    -0.734    <hidden>
    SLICE_X9Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.519%)  route 0.118ns (45.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.581     0.561    <hidden>
    SLICE_X2Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=2, routed)           0.118     0.819    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.850    -0.713    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.458%)  route 0.160ns (55.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    <hidden>
    SLICE_X7Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.665 r  <hidden>
                         net (fo=2, routed)           0.160     0.825    <hidden>
    SLICE_X7Y22          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.823    -0.740    <hidden>
    SLICE_X7Y22          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.581     0.561    <hidden>
    SLICE_X5Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=2, routed)           0.124     0.826    <hidden>
    SLICE_X5Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.848    -0.715    <hidden>
    SLICE_X5Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.827%)  route 0.120ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.565     0.545    <hidden>
    SLICE_X8Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.709 r  <hidden>
                         net (fo=2, routed)           0.120     0.828    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.835    -0.728    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.164%)  route 0.123ns (42.836%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.565     0.545    <hidden>
    SLICE_X8Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.709 r  <hidden>
                         net (fo=2, routed)           0.123     0.832    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.835    -0.728    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.699%)  route 0.179ns (58.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    <hidden>
    SLICE_X7Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.665 r  <hidden>
                         net (fo=2, routed)           0.179     0.844    <hidden>
    SLICE_X7Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.824    -0.739    <hidden>
    SLICE_X7Y21          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.894%)  route 0.119ns (42.106%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.584     0.564    <hidden>
    SLICE_X4Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.164     0.728 r  <hidden>
                         net (fo=2, routed)           0.119     0.847    <hidden>
    SLICE_X4Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.854    -0.709    <hidden>
    SLICE_X4Y7           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.738%)  route 0.130ns (44.262%))
  Logic Levels:           0  
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.580     0.560    <hidden>
    SLICE_X0Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  <hidden>
                         net (fo=2, routed)           0.130     0.854    <hidden>
    SLICE_X2Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.851    -0.712    <hidden>
    SLICE_X2Y12          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 2.489ns (54.353%)  route 2.090ns (45.647%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X8Y13          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.037 r  <hidden>
                         net (fo=1, routed)           0.623     4.660    <hidden>
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.414 r  <hidden>
                         net (fo=1, routed)           0.952     6.366    <hidden>
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.118     6.484 r  <hidden>
                         net (fo=1, routed)           0.516     7.000    <hidden>
    SLICE_X3Y13          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X3Y13          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 2.398ns (55.353%)  route 1.934ns (44.647%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.667     2.411    <hidden>
    SLICE_X12Y28         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.039 r  <hidden>
                         net (fo=1, routed)           0.727     4.766    <hidden>
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.422 r  <hidden>
                         net (fo=1, routed)           0.000     5.422    <hidden>
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.536 r  <hidden>
                         net (fo=1, routed)           1.207     6.744    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 2.153ns (50.823%)  route 2.083ns (49.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.661     2.405    <hidden>
    SLICE_X8Y25          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.033 r  <hidden>
                         net (fo=1, routed)           0.821     4.854    <hidden>
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     5.379 r  <hidden>
                         net (fo=1, routed)           1.262     6.642    <hidden>
    SLICE_X3Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.547    -1.284    <hidden>
    SLICE_X3Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.161ns  (logic 2.252ns (54.116%)  route 1.909ns (45.884%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.725     2.469    <hidden>
    SLICE_X4Y11          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.097 r  <hidden>
                         net (fo=1, routed)           0.830     4.928    <hidden>
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     5.428 r  <hidden>
                         net (fo=1, routed)           1.079     6.507    <hidden>
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  <hidden>
                         net (fo=1, routed)           0.000     6.631    <hidden>
    SLICE_X5Y13          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X5Y13          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 2.398ns (59.600%)  route 1.625ns (40.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.657     2.401    <hidden>
    SLICE_X16Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.029 r  <hidden>
                         net (fo=1, routed)           0.406     4.435    <hidden>
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.091 r  <hidden>
                         net (fo=1, routed)           0.000     5.091    <hidden>
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  <hidden>
                         net (fo=1, routed)           1.220     6.425    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 2.512ns (63.343%)  route 1.454ns (36.657%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.709     2.453    <hidden>
    SLICE_X0Y21          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.081 r  <hidden>
                         net (fo=1, routed)           0.573     4.655    <hidden>
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.311 r  <hidden>
                         net (fo=1, routed)           0.000     5.311    <hidden>
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  <hidden>
                         net (fo=1, routed)           0.000     5.425    <hidden>
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  <hidden>
                         net (fo=1, routed)           0.881     6.419    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.537    -1.294    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 2.461ns (63.655%)  route 1.405ns (36.345%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.710     2.454    <hidden>
    SLICE_X4Y23          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.071 r  <hidden>
                         net (fo=1, routed)           0.626     4.698    <hidden>
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     5.428 r  <hidden>
                         net (fo=1, routed)           0.009     5.437    <hidden>
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  <hidden>
                         net (fo=1, routed)           0.770     6.320    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.537    -1.294    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 2.495ns (66.126%)  route 1.278ns (33.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.678     2.422    <hidden>
    SLICE_X12Y11         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.039 r  <hidden>
                         net (fo=1, routed)           0.516     4.555    <hidden>
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.309 r  <hidden>
                         net (fo=1, routed)           0.762     6.071    <hidden>
    SLICE_X9Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  <hidden>
                         net (fo=1, routed)           0.000     6.195    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.506    -1.325    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 2.288ns (61.533%)  route 1.430ns (38.467%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.661     2.405    <hidden>
    SLICE_X12Y24         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     4.019 r  <hidden>
                         net (fo=1, routed)           0.655     4.674    <hidden>
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.348 r  <hidden>
                         net (fo=1, routed)           0.775     6.124    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.493    -1.338    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 1.782ns (53.879%)  route 1.525ns (46.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.724     2.468    <hidden>
    SLICE_X4Y12          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.096 r  <hidden>
                         net (fo=1, routed)           0.865     4.962    <hidden>
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.154     5.116 r  <hidden>
                         net (fo=12, routed)          0.660     5.776    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.552    -1.279    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.495%)  route 0.100ns (41.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.583     0.563    <hidden>
    SLICE_X2Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  <hidden>
                         net (fo=2, routed)           0.100     0.804    <hidden>
    SLICE_X3Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.853    -0.710    <hidden>
    SLICE_X3Y11          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.562     0.542    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.683 r  <hidden>
                         net (fo=2, routed)           0.122     0.805    <hidden>
    SLICE_X9Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.829    -0.734    <hidden>
    SLICE_X9Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.519%)  route 0.118ns (45.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.581     0.561    <hidden>
    SLICE_X2Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=2, routed)           0.118     0.819    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.850    -0.713    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.458%)  route 0.160ns (55.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    <hidden>
    SLICE_X7Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.665 r  <hidden>
                         net (fo=2, routed)           0.160     0.825    <hidden>
    SLICE_X7Y22          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.823    -0.740    <hidden>
    SLICE_X7Y22          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.581     0.561    <hidden>
    SLICE_X5Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=2, routed)           0.124     0.826    <hidden>
    SLICE_X5Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.848    -0.715    <hidden>
    SLICE_X5Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.827%)  route 0.120ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.565     0.545    <hidden>
    SLICE_X8Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.709 r  <hidden>
                         net (fo=2, routed)           0.120     0.828    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.835    -0.728    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.164%)  route 0.123ns (42.836%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.565     0.545    <hidden>
    SLICE_X8Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.709 r  <hidden>
                         net (fo=2, routed)           0.123     0.832    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.835    -0.728    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.699%)  route 0.179ns (58.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    <hidden>
    SLICE_X7Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.665 r  <hidden>
                         net (fo=2, routed)           0.179     0.844    <hidden>
    SLICE_X7Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.824    -0.739    <hidden>
    SLICE_X7Y21          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.894%)  route 0.119ns (42.106%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.584     0.564    <hidden>
    SLICE_X4Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.164     0.728 r  <hidden>
                         net (fo=2, routed)           0.119     0.847    <hidden>
    SLICE_X4Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.854    -0.709    <hidden>
    SLICE_X4Y7           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.738%)  route 0.130ns (44.262%))
  Logic Levels:           0  
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.580     0.560    <hidden>
    SLICE_X0Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  <hidden>
                         net (fo=2, routed)           0.130     0.854    <hidden>
    SLICE_X2Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.851    -0.712    <hidden>
    SLICE_X2Y12          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 0.635ns (30.500%)  route 1.447ns (69.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.915     0.735    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.117     0.852 f  <hidden>
                         net (fo=3, routed)           0.532     1.384    <hidden>
    SLICE_X13Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X13Y48         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.952%)  route 0.256ns (41.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[12]/Q
                         net (fo=4, routed)           0.256    -0.706    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X15Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.367ns (57.878%)  route 0.267ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[14]/Q
                         net (fo=4, routed)           0.267    -0.694    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X14Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.678    -0.680    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.367ns (57.216%)  route 0.274ns (42.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[13]/Q
                         net (fo=4, routed)           0.274    -0.687    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X16Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.676    -0.682    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.752%)  route 0.386ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[10]/Q
                         net (fo=5, routed)           0.386    -0.577    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X14Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.676    -0.682    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.367ns (48.647%)  route 0.387ns (51.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data1_reg[14]/Q
                         net (fo=5, routed)           0.387    -0.574    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X14Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.367ns (48.372%)  route 0.392ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[10]/Q
                         net (fo=4, routed)           0.392    -0.570    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X16Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.675    -0.683    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.869%)  route 0.400ns (52.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[12]/Q
                         net (fo=5, routed)           0.400    -0.563    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X17Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.675    -0.683    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.367ns (41.626%)  route 0.515ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[15]/Q
                         net (fo=5, routed)           0.515    -0.448    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X13Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.682    -0.676    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.337ns (37.878%)  route 0.553ns (62.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.337    -0.991 r  Hilbert_242_i/main_0/U0/data1_reg[8]/Q
                         net (fo=5, routed)           0.553    -0.439    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X11Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.681    -0.677    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.367ns (41.200%)  route 0.524ns (58.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[11]/Q
                         net (fo=5, routed)           0.524    -0.439    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X12Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.681    -0.677    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Max Delay          2669 Endpoints
Min Delay          2669 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 0.635ns (30.500%)  route 1.447ns (69.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.915     0.735    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.117     0.852 f  <hidden>
                         net (fo=3, routed)           0.532     1.384    <hidden>
    SLICE_X13Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X13Y48         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.952%)  route 0.256ns (41.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[12]/Q
                         net (fo=4, routed)           0.256    -0.706    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X15Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.367ns (57.878%)  route 0.267ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[14]/Q
                         net (fo=4, routed)           0.267    -0.694    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X14Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.678    -0.680    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.367ns (57.216%)  route 0.274ns (42.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[13]/Q
                         net (fo=4, routed)           0.274    -0.687    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X16Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.676    -0.682    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.752%)  route 0.386ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[10]/Q
                         net (fo=5, routed)           0.386    -0.577    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X14Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.676    -0.682    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.367ns (48.647%)  route 0.387ns (51.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data1_reg[14]/Q
                         net (fo=5, routed)           0.387    -0.574    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X14Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.367ns (48.372%)  route 0.392ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[10]/Q
                         net (fo=4, routed)           0.392    -0.570    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X16Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.675    -0.683    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.869%)  route 0.400ns (52.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[12]/Q
                         net (fo=5, routed)           0.400    -0.563    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X17Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.675    -0.683    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.367ns (41.626%)  route 0.515ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[15]/Q
                         net (fo=5, routed)           0.515    -0.448    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X13Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.682    -0.676    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.337ns (37.878%)  route 0.553ns (62.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.337    -0.991 r  Hilbert_242_i/main_0/U0/data1_reg[8]/Q
                         net (fo=5, routed)           0.553    -0.439    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X11Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.681    -0.677    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.367ns (41.200%)  route 0.524ns (58.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[11]/Q
                         net (fo=5, routed)           0.524    -0.439    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X12Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.681    -0.677    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[10]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[11]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[8]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[9]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[10]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[11]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[8]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.922ns  (logic 1.613ns (27.236%)  route 4.309ns (72.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          1.105     5.922    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.494    -1.337    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y17         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[9]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.784ns  (logic 1.613ns (27.887%)  route 4.171ns (72.113%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          0.966     5.784    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[4]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.784ns  (logic 1.613ns (27.887%)  route 4.171ns (72.113%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           3.205     4.693    Hilbert_242_i/main_0/U0/btn
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1/O
                         net (fo=24, routed)          0.966     5.784    Hilbert_242_i/main_0/U0/dac_data_1[11]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch1_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/led1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.220ns (33.437%)  route 0.439ns (66.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  switch1_0 (IN)
                         net (fo=0)                   0.000     0.000    switch1_0
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switch1_0_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.659    Hilbert_242_i/main_0/U0/switch1
    SLICE_X43Y54         FDRE                                         r  Hilbert_242_i/main_0/U0/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.858    -0.705    Hilbert_242_i/main_0/U0/clk
    SLICE_X43Y54         FDRE                                         r  Hilbert_242_i/main_0/U0/led1_reg/C

Slack:                    inf
  Source:                 Hilbert_242_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.045ns (4.101%)  route 1.052ns (95.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Hilbert_242_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.611     0.611    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.656 r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.441     1.097    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y48         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.834    -0.729    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y48         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.257ns (22.893%)  route 0.864ns (77.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_0_IBUF_inst/O
                         net (fo=4, routed)           0.864     1.121    Hilbert_242_i/main_0/U0/btn
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.829    -0.734    Hilbert_242_i/main_0/U0/clk
    SLICE_X32Y51         FDRE                                         r  Hilbert_242_i/main_0/U0/reset_sync_reg/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/led2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.264ns (23.507%)  route 0.859ns (76.493%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.859     1.078    Hilbert_242_i/main_0/U0/switch2
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.123 r  Hilbert_242_i/main_0/U0/led2_i_1/O
                         net (fo=1, routed)           0.000     1.123    Hilbert_242_i/main_0/U0/led2_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/led2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.826    -0.737    Hilbert_242_i/main_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/led2_reg/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.263ns (22.770%)  route 0.892ns (77.230%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.892     1.110    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.044     1.154 r  Hilbert_242_i/main_0/U0/dac_data_2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.154    Hilbert_242_i/main_0/U0/dac_data_2[3]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.827    -0.736    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[3]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.264ns (22.837%)  route 0.892ns (77.163%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.892     1.110    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.155 r  Hilbert_242_i/main_0/U0/dac_data_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.155    Hilbert_242_i/main_0/U0/dac_data_2[2]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.827    -0.736    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[2]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.264ns (21.766%)  route 0.948ns (78.234%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.948     1.167    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.212 r  Hilbert_242_i/main_0/U0/dac_data_2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.212    Hilbert_242_i/main_0/U0/dac_data_2[6]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.826    -0.737    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[6]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.267ns (21.959%)  route 0.948ns (78.041%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.948     1.167    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.048     1.215 r  Hilbert_242_i/main_0/U0/dac_data_2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.215    Hilbert_242_i/main_0/U0/dac_data_2[7]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.826    -0.737    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y16         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[7]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.264ns (21.289%)  route 0.976ns (78.711%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.976     1.194    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.239 r  Hilbert_242_i/main_0/U0/dac_data_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.239    Hilbert_242_i/main_0/U0/dac_data_2[0]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.827    -0.736    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[0]/C

Slack:                    inf
  Source:                 switch2_0
                            (input port)
  Destination:            Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.264ns (21.289%)  route 0.976ns (78.711%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch2_0 (IN)
                         net (fo=0)                   0.000     0.000    switch2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switch2_0_IBUF_inst/O
                         net (fo=25, routed)          0.976     1.194    Hilbert_242_i/main_0/U0/switch2
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.239 r  Hilbert_242_i/main_0/U0/dac_data_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.239    Hilbert_242_i/main_0/U0/dac_data_2[1]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.827    -0.736    Hilbert_242_i/main_0/U0/clk
    SLICE_X28Y15         FDRE                                         r  Hilbert_242_i/main_0/U0/dac_data_2_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 2.489ns (54.353%)  route 2.090ns (45.647%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X8Y13          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.037 r  <hidden>
                         net (fo=1, routed)           0.623     4.660    <hidden>
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.414 r  <hidden>
                         net (fo=1, routed)           0.952     6.366    <hidden>
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.118     6.484 r  <hidden>
                         net (fo=1, routed)           0.516     7.000    <hidden>
    SLICE_X3Y13          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X3Y13          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 2.398ns (55.353%)  route 1.934ns (44.647%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.667     2.411    <hidden>
    SLICE_X12Y28         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.039 r  <hidden>
                         net (fo=1, routed)           0.727     4.766    <hidden>
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.422 r  <hidden>
                         net (fo=1, routed)           0.000     5.422    <hidden>
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.536 r  <hidden>
                         net (fo=1, routed)           1.207     6.744    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 2.153ns (50.823%)  route 2.083ns (49.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.661     2.405    <hidden>
    SLICE_X8Y25          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.033 r  <hidden>
                         net (fo=1, routed)           0.821     4.854    <hidden>
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     5.379 r  <hidden>
                         net (fo=1, routed)           1.262     6.642    <hidden>
    SLICE_X3Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.547    -1.284    <hidden>
    SLICE_X3Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.161ns  (logic 2.252ns (54.116%)  route 1.909ns (45.884%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.725     2.469    <hidden>
    SLICE_X4Y11          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.097 r  <hidden>
                         net (fo=1, routed)           0.830     4.928    <hidden>
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     5.428 r  <hidden>
                         net (fo=1, routed)           1.079     6.507    <hidden>
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  <hidden>
                         net (fo=1, routed)           0.000     6.631    <hidden>
    SLICE_X5Y13          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X5Y13          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 2.398ns (59.600%)  route 1.625ns (40.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.657     2.401    <hidden>
    SLICE_X16Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.029 r  <hidden>
                         net (fo=1, routed)           0.406     4.435    <hidden>
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.091 r  <hidden>
                         net (fo=1, routed)           0.000     5.091    <hidden>
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  <hidden>
                         net (fo=1, routed)           1.220     6.425    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 2.512ns (63.343%)  route 1.454ns (36.657%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.709     2.453    <hidden>
    SLICE_X0Y21          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.081 r  <hidden>
                         net (fo=1, routed)           0.573     4.655    <hidden>
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.311 r  <hidden>
                         net (fo=1, routed)           0.000     5.311    <hidden>
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  <hidden>
                         net (fo=1, routed)           0.000     5.425    <hidden>
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  <hidden>
                         net (fo=1, routed)           0.881     6.419    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.537    -1.294    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 2.461ns (63.655%)  route 1.405ns (36.345%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.710     2.454    <hidden>
    SLICE_X4Y23          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.071 r  <hidden>
                         net (fo=1, routed)           0.626     4.698    <hidden>
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     5.428 r  <hidden>
                         net (fo=1, routed)           0.009     5.437    <hidden>
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  <hidden>
                         net (fo=1, routed)           0.770     6.320    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.537    -1.294    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 2.495ns (66.126%)  route 1.278ns (33.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.678     2.422    <hidden>
    SLICE_X12Y11         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.039 r  <hidden>
                         net (fo=1, routed)           0.516     4.555    <hidden>
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.309 r  <hidden>
                         net (fo=1, routed)           0.762     6.071    <hidden>
    SLICE_X9Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  <hidden>
                         net (fo=1, routed)           0.000     6.195    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.506    -1.325    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 2.288ns (61.533%)  route 1.430ns (38.467%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.661     2.405    <hidden>
    SLICE_X12Y24         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     4.019 r  <hidden>
                         net (fo=1, routed)           0.655     4.674    <hidden>
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.348 r  <hidden>
                         net (fo=1, routed)           0.775     6.124    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.493    -1.338    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 1.782ns (53.879%)  route 1.525ns (46.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.724     2.468    <hidden>
    SLICE_X4Y12          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.096 r  <hidden>
                         net (fo=1, routed)           0.865     4.962    <hidden>
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.154     5.116 r  <hidden>
                         net (fo=12, routed)          0.660     5.776    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.552    -1.279    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.495%)  route 0.100ns (41.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.583     0.563    <hidden>
    SLICE_X2Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  <hidden>
                         net (fo=2, routed)           0.100     0.804    <hidden>
    SLICE_X3Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.853    -0.710    <hidden>
    SLICE_X3Y11          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.562     0.542    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.683 r  <hidden>
                         net (fo=2, routed)           0.122     0.805    <hidden>
    SLICE_X9Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.829    -0.734    <hidden>
    SLICE_X9Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.519%)  route 0.118ns (45.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.581     0.561    <hidden>
    SLICE_X2Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=2, routed)           0.118     0.819    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.850    -0.713    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.458%)  route 0.160ns (55.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    <hidden>
    SLICE_X7Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.665 r  <hidden>
                         net (fo=2, routed)           0.160     0.825    <hidden>
    SLICE_X7Y22          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.823    -0.740    <hidden>
    SLICE_X7Y22          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.581     0.561    <hidden>
    SLICE_X5Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=2, routed)           0.124     0.826    <hidden>
    SLICE_X5Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.848    -0.715    <hidden>
    SLICE_X5Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.827%)  route 0.120ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.565     0.545    <hidden>
    SLICE_X8Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.709 r  <hidden>
                         net (fo=2, routed)           0.120     0.828    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.835    -0.728    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.164%)  route 0.123ns (42.836%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.565     0.545    <hidden>
    SLICE_X8Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.709 r  <hidden>
                         net (fo=2, routed)           0.123     0.832    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.835    -0.728    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.699%)  route 0.179ns (58.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    <hidden>
    SLICE_X7Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.665 r  <hidden>
                         net (fo=2, routed)           0.179     0.844    <hidden>
    SLICE_X7Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.824    -0.739    <hidden>
    SLICE_X7Y21          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.894%)  route 0.119ns (42.106%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.584     0.564    <hidden>
    SLICE_X4Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.164     0.728 r  <hidden>
                         net (fo=2, routed)           0.119     0.847    <hidden>
    SLICE_X4Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.854    -0.709    <hidden>
    SLICE_X4Y7           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.738%)  route 0.130ns (44.262%))
  Logic Levels:           0  
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.580     0.560    <hidden>
    SLICE_X0Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  <hidden>
                         net (fo=2, routed)           0.130     0.854    <hidden>
    SLICE_X2Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.851    -0.712    <hidden>
    SLICE_X2Y12          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 2.489ns (54.353%)  route 2.090ns (45.647%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.676     2.420    <hidden>
    SLICE_X8Y13          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.037 r  <hidden>
                         net (fo=1, routed)           0.623     4.660    <hidden>
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.414 r  <hidden>
                         net (fo=1, routed)           0.952     6.366    <hidden>
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.118     6.484 r  <hidden>
                         net (fo=1, routed)           0.516     7.000    <hidden>
    SLICE_X3Y13          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X3Y13          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 2.398ns (55.353%)  route 1.934ns (44.647%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.667     2.411    <hidden>
    SLICE_X12Y28         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.039 r  <hidden>
                         net (fo=1, routed)           0.727     4.766    <hidden>
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.422 r  <hidden>
                         net (fo=1, routed)           0.000     5.422    <hidden>
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.536 r  <hidden>
                         net (fo=1, routed)           1.207     6.744    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 2.153ns (50.823%)  route 2.083ns (49.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.661     2.405    <hidden>
    SLICE_X8Y25          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.033 r  <hidden>
                         net (fo=1, routed)           0.821     4.854    <hidden>
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     5.379 r  <hidden>
                         net (fo=1, routed)           1.262     6.642    <hidden>
    SLICE_X3Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.547    -1.284    <hidden>
    SLICE_X3Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.161ns  (logic 2.252ns (54.116%)  route 1.909ns (45.884%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.725     2.469    <hidden>
    SLICE_X4Y11          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.097 r  <hidden>
                         net (fo=1, routed)           0.830     4.928    <hidden>
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     5.428 r  <hidden>
                         net (fo=1, routed)           1.079     6.507    <hidden>
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  <hidden>
                         net (fo=1, routed)           0.000     6.631    <hidden>
    SLICE_X5Y13          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.549    -1.282    <hidden>
    SLICE_X5Y13          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 2.398ns (59.600%)  route 1.625ns (40.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.657     2.401    <hidden>
    SLICE_X16Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.029 r  <hidden>
                         net (fo=1, routed)           0.406     4.435    <hidden>
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.091 r  <hidden>
                         net (fo=1, routed)           0.000     5.091    <hidden>
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  <hidden>
                         net (fo=1, routed)           1.220     6.425    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.495    -1.336    <hidden>
    SLICE_X7Y27          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 2.512ns (63.343%)  route 1.454ns (36.657%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.709     2.453    <hidden>
    SLICE_X0Y21          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.081 r  <hidden>
                         net (fo=1, routed)           0.573     4.655    <hidden>
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.311 r  <hidden>
                         net (fo=1, routed)           0.000     5.311    <hidden>
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  <hidden>
                         net (fo=1, routed)           0.000     5.425    <hidden>
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  <hidden>
                         net (fo=1, routed)           0.881     6.419    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.537    -1.294    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 2.461ns (63.655%)  route 1.405ns (36.345%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -3.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.710     2.454    <hidden>
    SLICE_X4Y23          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.071 r  <hidden>
                         net (fo=1, routed)           0.626     4.698    <hidden>
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     5.428 r  <hidden>
                         net (fo=1, routed)           0.009     5.437    <hidden>
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  <hidden>
                         net (fo=1, routed)           0.770     6.320    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.537    -1.294    <hidden>
    SLICE_X3Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 2.495ns (66.126%)  route 1.278ns (33.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.678     2.422    <hidden>
    SLICE_X12Y11         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.039 r  <hidden>
                         net (fo=1, routed)           0.516     4.555    <hidden>
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.309 r  <hidden>
                         net (fo=1, routed)           0.762     6.071    <hidden>
    SLICE_X9Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  <hidden>
                         net (fo=1, routed)           0.000     6.195    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.506    -1.325    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 2.288ns (61.533%)  route 1.430ns (38.467%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.661     2.405    <hidden>
    SLICE_X12Y24         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     4.019 r  <hidden>
                         net (fo=1, routed)           0.655     4.674    <hidden>
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.348 r  <hidden>
                         net (fo=1, routed)           0.775     6.124    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.493    -1.338    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 1.782ns (53.879%)  route 1.525ns (46.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.724     2.468    <hidden>
    SLICE_X4Y12          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.096 r  <hidden>
                         net (fo=1, routed)           0.865     4.962    <hidden>
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.154     5.116 r  <hidden>
                         net (fo=12, routed)          0.660     5.776    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.552    -1.279    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.495%)  route 0.100ns (41.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.583     0.563    <hidden>
    SLICE_X2Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  <hidden>
                         net (fo=2, routed)           0.100     0.804    <hidden>
    SLICE_X3Y11          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.853    -0.710    <hidden>
    SLICE_X3Y11          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.562     0.542    <hidden>
    SLICE_X9Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.683 r  <hidden>
                         net (fo=2, routed)           0.122     0.805    <hidden>
    SLICE_X9Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.829    -0.734    <hidden>
    SLICE_X9Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.519%)  route 0.118ns (45.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.581     0.561    <hidden>
    SLICE_X2Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=2, routed)           0.118     0.819    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.850    -0.713    <hidden>
    SLICE_X3Y35          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.458%)  route 0.160ns (55.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    <hidden>
    SLICE_X7Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.665 r  <hidden>
                         net (fo=2, routed)           0.160     0.825    <hidden>
    SLICE_X7Y22          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.823    -0.740    <hidden>
    SLICE_X7Y22          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.581     0.561    <hidden>
    SLICE_X5Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=2, routed)           0.124     0.826    <hidden>
    SLICE_X5Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.848    -0.715    <hidden>
    SLICE_X5Y16          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.827%)  route 0.120ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.565     0.545    <hidden>
    SLICE_X8Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.709 r  <hidden>
                         net (fo=2, routed)           0.120     0.828    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.835    -0.728    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.164%)  route 0.123ns (42.836%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.565     0.545    <hidden>
    SLICE_X8Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.709 r  <hidden>
                         net (fo=2, routed)           0.123     0.832    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.835    -0.728    <hidden>
    SLICE_X7Y8           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.699%)  route 0.179ns (58.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    <hidden>
    SLICE_X7Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.665 r  <hidden>
                         net (fo=2, routed)           0.179     0.844    <hidden>
    SLICE_X7Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.824    -0.739    <hidden>
    SLICE_X7Y21          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.894%)  route 0.119ns (42.106%))
  Logic Levels:           0  
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.584     0.564    <hidden>
    SLICE_X4Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.164     0.728 r  <hidden>
                         net (fo=2, routed)           0.119     0.847    <hidden>
    SLICE_X4Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.854    -0.709    <hidden>
    SLICE_X4Y7           FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.738%)  route 0.130ns (44.262%))
  Logic Levels:           0  
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.580     0.560    <hidden>
    SLICE_X0Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  <hidden>
                         net (fo=2, routed)           0.130     0.854    <hidden>
    SLICE_X2Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.851    -0.712    <hidden>
    SLICE_X2Y12          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Max Delay          2669 Endpoints
Min Delay          2669 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 0.635ns (30.500%)  route 1.447ns (69.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.915     0.735    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.117     0.852 f  <hidden>
                         net (fo=3, routed)           0.532     1.384    <hidden>
    SLICE_X13Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X13Y48         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.952%)  route 0.256ns (41.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[12]/Q
                         net (fo=4, routed)           0.256    -0.706    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X15Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.367ns (57.878%)  route 0.267ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[14]/Q
                         net (fo=4, routed)           0.267    -0.694    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X14Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.678    -0.680    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.367ns (57.216%)  route 0.274ns (42.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[13]/Q
                         net (fo=4, routed)           0.274    -0.687    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X16Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.676    -0.682    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.752%)  route 0.386ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[10]/Q
                         net (fo=5, routed)           0.386    -0.577    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X14Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.676    -0.682    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.367ns (48.647%)  route 0.387ns (51.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data1_reg[14]/Q
                         net (fo=5, routed)           0.387    -0.574    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X14Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.367ns (48.372%)  route 0.392ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[10]/Q
                         net (fo=4, routed)           0.392    -0.570    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X16Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.675    -0.683    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.869%)  route 0.400ns (52.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[12]/Q
                         net (fo=5, routed)           0.400    -0.563    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X17Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.675    -0.683    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.367ns (41.626%)  route 0.515ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[15]/Q
                         net (fo=5, routed)           0.515    -0.448    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X13Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.682    -0.676    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.337ns (37.878%)  route 0.553ns (62.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.337    -0.991 r  Hilbert_242_i/main_0/U0/data1_reg[8]/Q
                         net (fo=5, routed)           0.553    -0.439    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X11Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.681    -0.677    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.367ns (41.200%)  route 0.524ns (58.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[11]/Q
                         net (fo=5, routed)           0.524    -0.439    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X12Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.681    -0.677    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.653%)  route 2.323ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.710     1.529    <hidden>
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     1.653 f  <hidden>
                         net (fo=3, routed)           0.613     2.267    <hidden>
    SLICE_X15Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X15Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.642ns (23.801%)  route 2.055ns (76.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.103 f  <hidden>
                         net (fo=3, routed)           0.896     1.999    <hidden>
    SLICE_X14Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.505    -1.326    <hidden>
    SLICE_X14Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.668ns (27.328%)  route 1.776ns (72.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.159     0.979    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.129 f  <hidden>
                         net (fo=3, routed)           0.617     1.746    <hidden>
    SLICE_X12Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X12Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 0.635ns (30.500%)  route 1.447ns (69.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.660    -0.698    Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y53         FDRE                                         r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  Hilbert_242_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.915     0.735    <hidden>
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.117     0.852 f  <hidden>
                         net (fo=3, routed)           0.532     1.384    <hidden>
    SLICE_X13Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.511    -1.320    <hidden>
    SLICE_X13Y48         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.952%)  route 0.256ns (41.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[12]/Q
                         net (fo=4, routed)           0.256    -0.706    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X15Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.367ns (57.878%)  route 0.267ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[14]/Q
                         net (fo=4, routed)           0.267    -0.694    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X14Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.678    -0.680    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.367ns (57.216%)  route 0.274ns (42.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[13]/Q
                         net (fo=4, routed)           0.274    -0.687    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X16Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.676    -0.682    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y41         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.752%)  route 0.386ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[10]/Q
                         net (fo=5, routed)           0.386    -0.577    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X14Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.676    -0.682    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.367ns (48.647%)  route 0.387ns (51.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data1_reg[14]/Q
                         net (fo=5, routed)           0.387    -0.574    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X14Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.677    -0.681    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.367ns (48.372%)  route 0.392ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y41         FDRE                                         r  Hilbert_242_i/main_0/U0/data2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.961 r  Hilbert_242_i/main_0/U0/data2_reg[10]/Q
                         net (fo=4, routed)           0.392    -0.570    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X16Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.675    -0.683    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.869%)  route 0.400ns (52.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[12]/Q
                         net (fo=5, routed)           0.400    -0.563    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X17Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.675    -0.683    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.367ns (41.626%)  route 0.515ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[15]/Q
                         net (fo=5, routed)           0.515    -0.448    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X13Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.682    -0.676    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y39         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.337ns (37.878%)  route 0.553ns (62.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.503    -1.328    Hilbert_242_i/main_0/U0/clk
    SLICE_X14Y42         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.337    -0.991 r  Hilbert_242_i/main_0/U0/data1_reg[8]/Q
                         net (fo=5, routed)           0.553    -0.439    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X11Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.681    -0.677    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Hilbert_242_i/main_0/U0/data1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.367ns (41.200%)  route 0.524ns (58.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.502    -1.329    Hilbert_242_i/main_0/U0/clk
    SLICE_X15Y40         FDRE                                         r  Hilbert_242_i/main_0/U0/data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Hilbert_242_i/main_0/U0/data1_reg[11]/Q
                         net (fo=5, routed)           0.524    -0.439    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X12Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.681    -0.677    Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  Hilbert_242_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 1.344ns (59.954%)  route 0.898ns (40.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.670     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y31         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     3.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.898     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X12Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 1.336ns (60.126%)  route 0.886ns (39.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.670     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y31         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.886     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X12Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.561     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X18Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.128     0.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     0.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X18Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X18Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.562     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.128     0.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.119     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X18Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X18Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X20Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.148     0.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X20Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X20Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X20Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     0.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.148     0.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X28Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X28Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.454%)  route 0.167ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.561     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X11Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.128     0.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.167     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X19Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.174     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X19Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X19Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X27Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X27Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X27Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X29Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.176     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0] rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.561     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X19Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.128     0.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.176     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X19Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X19Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.778%)  route 3.113ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.664     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     2.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.113     5.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489     3.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X20Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 1.344ns (59.954%)  route 0.898ns (40.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.670     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y31         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     3.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.898     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X12Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 1.336ns (60.126%)  route 0.886ns (39.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.672    -0.686    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.267 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.736     0.468    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     0.744 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        1.670     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y31         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.886     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X12Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.561     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X18Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.128     0.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     0.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X18Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X18Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.562     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.128     0.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.119     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X18Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X18Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.557     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X20Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.148     0.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X20Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X20Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.558     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X20Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     0.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.148     0.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X28Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X28Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.454%)  route 0.167ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.561     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X11Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.128     0.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.167     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X19Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.174     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X19Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X19Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X27Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X27Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X27Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.559     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X29Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.128     0.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.176     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.562    -0.498    Hilbert_242_i/main_0/U0/your_DA2Component/clk
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  Hilbert_242_i/main_0/U0/your_DA2Component/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.100    Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -0.020 r  Hilbert_242_i/main_0/U0/your_DA2Component/Q[0]_BUFG_inst/O
                         net (fo=1548, routed)        0.561     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X19Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.128     0.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.176     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X19Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X19Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Hilbert_242_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Hilbert_242_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Hilbert_242_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    Hilbert_242_i/clk_wiz_0/inst/clkfbout_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  Hilbert_242_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    Hilbert_242_i/clk_wiz_0/inst/clkfbout_buf_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Hilbert_242_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clkfbout_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    Hilbert_242_i/clk_wiz_0/inst/clkfbout_buf_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Hilbert_242_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Hilbert_242_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Hilbert_242_clk_wiz_0_0_1 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    Hilbert_242_i/clk_wiz_0/inst/clkfbout_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  Hilbert_242_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    Hilbert_242_i/clk_wiz_0/inst/clkfbout_buf_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Hilbert_242_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clkfbout_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    Hilbert_242_i/clk_wiz_0/inst/clkfbout_buf_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.739ns  (logic 0.124ns (7.130%)  route 1.615ns (92.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.615     1.615    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.124     1.739 r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.739    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X18Y49         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.504    -1.327    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y49         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.534%)  route 0.768ns (94.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.768     0.768    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.813 r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.813    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X18Y49         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.834    -0.729    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y49         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Hilbert_242_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.739ns  (logic 0.124ns (7.130%)  route 1.615ns (92.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.615     1.615    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.124     1.739 r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.739    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X18Y49         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        1.504    -1.327    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y49         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hilbert_242_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.534%)  route 0.768ns (94.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.768     0.768    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.813 r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.813    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X18Y49         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hilbert_242_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Hilbert_242_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Hilbert_242_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Hilbert_242_i/clk_wiz_0/inst/clk_in1_Hilbert_242_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Hilbert_242_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Hilbert_242_i/clk_wiz_0/inst/clk_out1_Hilbert_242_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Hilbert_242_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1454, routed)        0.834    -0.729    Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y49         FDRE                                         r  Hilbert_242_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.372ns (6.146%)  route 5.681ns (93.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     3.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     4.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     6.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573     3.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.372ns (6.146%)  route 5.681ns (93.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     3.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     4.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     6.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573     3.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.372ns (6.146%)  route 5.681ns (93.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     3.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     4.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     6.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573     3.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.372ns (6.146%)  route 5.681ns (93.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     3.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     4.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     6.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573     3.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.372ns (6.146%)  route 5.681ns (93.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     3.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     4.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     6.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573     3.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.372ns (6.146%)  route 5.681ns (93.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.967     3.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.129     4.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     6.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573     3.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 0.248ns (5.143%)  route 4.574ns (94.857%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.175     3.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     3.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.847     4.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X29Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496     3.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.248ns (5.353%)  route 4.385ns (94.647%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.175     3.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     3.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.657     4.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496     3.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.248ns (5.353%)  route 4.385ns (94.647%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.175     3.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     3.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.657     4.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496     3.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.248ns (5.353%)  route 4.385ns (94.647%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.552     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X27Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.175     3.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.124     3.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.657     4.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496     3.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.000ns (0.000%)  route 0.604ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.604     0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.000ns (0.000%)  route 0.604ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.604     0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.000ns (0.000%)  route 0.604ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.604     0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.000ns (0.000%)  route 0.604ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.604     0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.000ns (0.000%)  route 0.622ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.622     0.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X27Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X27Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.000ns (0.000%)  route 0.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.652     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.000ns (0.000%)  route 0.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.652     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.000ns (0.000%)  route 0.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.652     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.000ns (0.000%)  route 0.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.652     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.000ns (0.000%)  route 0.659ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.659     0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C





