###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Oct 16 21:06:37 2023
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.582
= Slack Time                    6.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.835 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.629 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.410 | 
     | U0_ALU/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.835 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.835 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.835 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.582
= Slack Time                    6.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.835 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.629 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.410 | 
     | U0_ALU/\ALU_OUT_reg[13]   | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.835 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.835 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.835 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.582
= Slack Time                    6.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.835 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.629 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.410 | 
     | U0_ALU/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.835 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.835 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.835 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.582
= Slack Time                    6.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.835 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.630 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.411 | 
     | U0_ALU/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.835 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.835 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.835 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.582
= Slack Time                    6.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.835 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.630 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.411 | 
     | U0_ALU/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.835 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.835 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.835 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.582
= Slack Time                    6.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.836 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.513 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.630 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.411 | 
     | U0_ALU/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.836 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.836 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.836 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.580
= Slack Time                    6.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.838 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.515 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.952 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.632 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.413 | 
     | U0_ALU/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX2M | 1.075 | 0.005 |   2.580 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.838 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.838 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.838 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.580
= Slack Time                    6.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.838 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.515 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.952 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.632 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.413 | 
     | U0_ALU/\ALU_OUT_reg[6]    | RN ^       | SDFFRQX2M | 1.075 | 0.005 |   2.580 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.838 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.838 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.838 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.580
= Slack Time                    6.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.838 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.515 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.952 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.632 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.413 | 
     | U0_ALU/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.075 | 0.005 |   2.580 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.838 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.838 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.838 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  2.580
= Slack Time                    6.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.838 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.515 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    7.952 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    8.632 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |    9.413 | 
     | U0_ALU/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.075 | 0.004 |   2.580 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.838 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.838 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.838 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  2.492
= Slack Time                    6.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.934 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    7.611 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.114 |    8.048 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |    8.709 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.944 | 0.695 |   2.471 |    9.404 | 
     | U0_ALU/OUT_VALID_reg      | RN ^       | SDFFRQX2M | 0.944 | 0.022 |   2.492 |    9.426 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.934 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.934 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.934 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.752
- Arrival Time                  2.491
= Slack Time                    7.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |            | 0.000 |       |   0.000 |    7.261 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 1.018 | 0.677 |   0.677 |    7.938 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M     | 0.440 | 0.438 |   1.115 |    8.376 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M  | 1.005 | 0.661 |   1.775 |    9.036 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M     | 0.944 | 0.695 |   2.471 |    9.732 | 
     | U0_ALU/\ALU_OUT_reg[0]    | RN ^       | SDFFRHQX1M | 0.944 | 0.021 |   2.491 |    9.752 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -7.261 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -7.261 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -7.261 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.419
- Arrival Time                  1.837
= Slack Time                    7.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.582 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    8.259 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    8.697 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |    9.376 | 
     | U0_ALU/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.047 | 0.043 |   1.837 |    9.419 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.582 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.582 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.582 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.413
- Arrival Time                  1.825
= Slack Time                    7.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.588 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    8.265 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    8.702 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |    9.363 | 
     | U0_ALU/\ALU_OUT_reg[1]    | RN ^       | SDFFRQX1M | 1.022 | 0.050 |   1.825 |    9.413 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.588 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.588 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -7.588 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.413
- Arrival Time                  1.825
= Slack Time                    7.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.588 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    8.265 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    8.702 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |    9.363 | 
     | U0_ALU/\ALU_OUT_reg[2]    | RN ^       | SDFFRQX1M | 1.022 | 0.049 |   1.825 |    9.413 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.588 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.588 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -7.588 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.421
- Arrival Time                  1.825
= Slack Time                    7.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.596 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    8.273 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    8.711 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |    9.371 | 
     | U0_ALU/\ALU_OUT_reg[3]    | RN ^       | SDFFRQX2M | 1.022 | 0.050 |   1.825 |    9.421 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.596 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.596 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.596 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.421
- Arrival Time                  1.825
= Slack Time                    7.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.596 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |    8.273 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |    8.711 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |    9.371 | 
     | U0_ALU/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.022 | 0.050 |   1.825 |    9.421 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.596 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.596 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.596 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  0.253
= Slack Time                    9.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.213 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.287 | 0.252 |   0.252 |    9.465 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.287 | 0.001 |   0.253 |    9.466 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -9.213 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -9.213 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -9.213 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.326
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  0.253
= Slack Time                    9.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.221 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.287 | 0.252 |   0.252 |    9.473 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.287 | 0.001 |   0.253 |    9.474 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -9.221 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -9.221 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -9.221 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  0.002
= Slack Time                    9.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |            |       |       |  Time   |   Time   | 
     |------------------------+---------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v |            | 0.000 |       |   0.000 |    9.402 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v    | SDFFRHQX1M | 0.000 | 0.002 |   0.002 |    9.404 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -9.402 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -9.402 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -9.402 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.392
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.408
- Arrival Time                  2.582
= Slack Time                   96.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   96.825 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 1.018 | 0.677 |   0.677 |   97.502 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M   | 0.440 | 0.438 |   1.115 |   97.940 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | INVX6M   | 1.044 | 0.680 |   1.794 |   98.619 | 
     | FE_OFC4_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M   | 1.075 | 0.781 |   2.575 |   99.400 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | RN ^       | SDFFRX1M | 1.075 | 0.007 |   2.582 |   99.408 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |          | 0.000 |       |   0.000 |  -96.825 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |  -96.825 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |  -96.825 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.392
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.408
- Arrival Time                  2.581
= Slack Time                   96.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   96.826 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 1.018 | 0.677 |   0.677 |   97.503 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M   | 0.440 | 0.438 |   1.115 |   97.941 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | INVX6M   | 1.044 | 0.680 |   1.794 |   98.620 | 
     | FE_OFC4_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M   | 1.075 | 0.781 |   2.575 |   99.401 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | RN ^       | SDFFRX1M | 1.075 | 0.006 |   2.581 |   99.408 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |          | 0.000 |       |   0.000 |  -96.826 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |  -96.826 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |  -96.826 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.392
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.408
- Arrival Time                  2.581
= Slack Time                   96.827
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   96.827 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 1.018 | 0.677 |   0.677 |   97.504 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M   | 0.440 | 0.438 |   1.115 |   97.941 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M   | 1.044 | 0.680 |   1.794 |   98.621 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M   | 1.075 | 0.781 |   2.575 |   99.402 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | RN ^       | SDFFRX1M | 1.075 | 0.006 |   2.581 |   99.408 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |          | 0.000 |       |   0.000 |  -96.827 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |  -96.827 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |  -96.827 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.392
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.408
- Arrival Time                  2.579
= Slack Time                   96.828
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   96.828 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 1.018 | 0.677 |   0.677 |   97.505 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M   | 0.440 | 0.438 |   1.115 |   97.943 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M   | 1.044 | 0.680 |   1.794 |   98.622 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M   | 1.075 | 0.781 |   2.575 |   99.403 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | RN ^       | SDFFRX1M | 1.075 | 0.004 |   2.579 |   99.408 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |          | 0.000 |       |   0.000 |  -96.828 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |  -96.828 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |  -96.828 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.585
= Slack Time                   96.833
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.833 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.510 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.948 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.627 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.408 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | RN ^       | SDFFRQX2M | 1.075 | 0.009 |   2.585 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.833 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.833 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.585
= Slack Time                   96.833
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.833 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.510 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.948 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.627 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.408 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | RN ^       | SDFFRQX2M | 1.075 | 0.009 |   2.585 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.833 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.833 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.584
= Slack Time                   96.833
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.833 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.510 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.948 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.627 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.409 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | RN ^       | SDFFRQX2M | 1.075 | 0.009 |   2.584 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.833 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.833 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.584
= Slack Time                   96.833
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.833 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.510 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.948 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.628 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.409 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | RN ^       | SDFFRQX2M | 1.075 | 0.009 |   2.584 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.833 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.833 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.833 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.584
= Slack Time                   96.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.834 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.511 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.948 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.628 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.409 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | RN ^       | SDFFRQX2M | 1.075 | 0.009 |   2.584 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.834 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.834 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.584
= Slack Time                   96.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.834 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.511 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.948 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.628 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.409 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] | RN ^       | SDFFRQX2M | 1.075 | 0.008 |   2.584 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.834 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.834 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.584
= Slack Time                   96.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.834 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.511 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.948 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.628 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.409 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | RN ^       | SDFFRQX2M | 1.075 | 0.008 |   2.584 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.834 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.834 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.584
= Slack Time                   96.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.834 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.511 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.948 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.628 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.409 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] | RN ^       | SDFFRQX2M | 1.075 | 0.008 |   2.584 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.834 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.834 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.584
= Slack Time                   96.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.834 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.511 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.949 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.628 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.409 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | RN ^       | SDFFRQX2M | 1.075 | 0.008 |   2.584 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.834 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.834 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.583
= Slack Time                   96.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.834 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.511 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.949 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.628 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.410 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] | RN ^       | SDFFRQX2M | 1.075 | 0.008 |   2.583 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.834 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.834 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.583
= Slack Time                   96.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.834 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.511 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.949 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.629 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.410 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | RN ^       | SDFFRQX2M | 1.075 | 0.008 |   2.583 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.834 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.834 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.583
= Slack Time                   96.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.835 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.949 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.629 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.410 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.583 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.835 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.835 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.582
= Slack Time                   96.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.835 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.629 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.410 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.835 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.835 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.582
= Slack Time                   96.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.835 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.629 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.410 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.835 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.835 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.582
= Slack Time                   96.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.835 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.512 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.950 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.629 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.411 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | RN ^       | SDFFRQX2M | 1.075 | 0.007 |   2.582 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.835 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.835 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.835 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.581
= Slack Time                   96.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.837 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.514 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.951 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.631 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.412 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[6] | RN ^       | SDFFRQX2M | 1.075 | 0.006 |   2.581 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.837 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.837 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.837 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.581
= Slack Time                   96.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.837 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.514 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.951 | 
     | FE_OFC3_SYNC_REF_SCAN_RST            | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.631 | 
     | FE_OFC4_SYNC_REF_SCAN_RST            | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.412 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | RN ^       | SDFFRQX2M | 1.075 | 0.006 |   2.581 |   99.418 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.837 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.837 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.837 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.581
= Slack Time                   96.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.837 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.514 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.951 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.631 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.412 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 1.075 | 0.005 |   2.581 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.837 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.837 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.837 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.580
= Slack Time                   96.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.838 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.515 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.953 | 
     | FE_OFC3_SYNC_REF_SCAN_RST            | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.632 | 
     | FE_OFC4_SYNC_REF_SCAN_RST            | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.413 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | RN ^       | SDFFRQX2M | 1.075 | 0.004 |   2.580 |   99.418 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.838 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.838 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.838 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.579
= Slack Time                   96.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.839 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.515 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.953 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.633 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.414 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[7] | RN ^       | SDFFRQX2M | 1.075 | 0.004 |   2.579 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.839 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.839 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.839 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.579
= Slack Time                   96.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.839 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.515 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   97.953 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.044 | 0.680 |   1.794 |   98.633 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.075 | 0.781 |   2.575 |   99.414 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | RN ^       | SDFFRQX2M | 1.075 | 0.004 |   2.579 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.839 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.839 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.839 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.384
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.416
- Arrival Time                  2.492
= Slack Time                   96.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.924 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.601 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   98.039 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |   98.699 | 
     | FE_OFC5_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.944 | 0.695 |   2.471 |   99.395 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[1] | RN ^       | SDFFRX1M  | 0.944 | 0.022 |   2.492 |   99.416 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |          | 0.000 |       |   0.000 |  -96.924 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |  -96.924 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[1] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |  -96.924 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.384
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.416
- Arrival Time                  2.492
= Slack Time                   96.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.924 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.601 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   98.039 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |   98.700 | 
     | FE_OFC5_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.944 | 0.695 |   2.471 |   99.395 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | RN ^       | SDFFRX1M  | 0.944 | 0.021 |   2.492 |   99.416 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |          | 0.000 |       |   0.000 |  -96.924 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |  -96.924 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |  -96.924 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.384
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.416
- Arrival Time                  2.492
= Slack Time                   96.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   96.924 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.601 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   98.039 | 
     | FE_OFC2_SYNC_REF_SCAN_RST        | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |   98.700 | 
     | FE_OFC5_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M    | 0.944 | 0.695 |   2.471 |   99.395 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | RN ^       | SDFFRX1M  | 0.944 | 0.021 |   2.492 |   99.416 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |          | 0.000 |       |   0.000 |  -96.924 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |  -96.924 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |  -96.924 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.426
- Arrival Time                  2.492
= Slack Time                   96.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.934 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.611 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   98.048 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |   98.709 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.944 | 0.695 |   2.471 |   99.404 | 
     | U0_RegFile/\RdData_reg[3] | RN ^       | SDFFRQX2M | 0.944 | 0.022 |   2.492 |   99.426 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.934 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.934 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.934 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.426
- Arrival Time                  2.492
= Slack Time                   96.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.934 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.018 | 0.677 |   0.677 |   97.611 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.440 | 0.438 |   1.115 |   98.049 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.005 | 0.661 |   1.775 |   98.710 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.944 | 0.695 |   2.471 |   99.405 | 
     | U0_RegFile/\RdData_reg[4] | RN ^       | SDFFRQX2M | 0.944 | 0.021 |   2.492 |   99.426 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.934 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.934 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.934 | 
     +-----------------------------------------------------------------------------------------+ 

