============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Thu Sep 12 15:06:44 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  4.629439s wall, 3.463222s user + 0.468003s system = 3.931225s CPU (84.9%)

RUN-1004 : used memory is 253 MB, reserved memory is 232 MB, peak memory is 253 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.328874s wall, 3.478822s user + 0.078001s system = 3.556823s CPU (106.8%)

RUN-1004 : used memory is 237 MB, reserved memory is 203 MB, peak memory is 296 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.429883s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (99.3%)

RUN-1004 : used memory is 272 MB, reserved memory is 236 MB, peak memory is 296 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.345189s wall, 1.310408s user + 0.046800s system = 1.357209s CPU (100.9%)

RUN-1004 : used memory is 399 MB, reserved memory is 362 MB, peak memory is 399 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.915164s wall, 16.567306s user + 0.265202s system = 16.832508s CPU (99.5%)

RUN-1004 : used memory is 378 MB, reserved memory is 352 MB, peak memory is 466 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.760276s wall, 2.589617s user + 0.078001s system = 2.667617s CPU (96.6%)

RUN-1004 : used memory is 379 MB, reserved memory is 352 MB, peak memory is 466 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.221713s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 516012, overlap = 183.5
PHY-3002 : Step(2): len = 355616, overlap = 242.5
PHY-3002 : Step(3): len = 277048, overlap = 269
PHY-3002 : Step(4): len = 227271, overlap = 287
PHY-3002 : Step(5): len = 188811, overlap = 303.25
PHY-3002 : Step(6): len = 153848, overlap = 327
PHY-3002 : Step(7): len = 125151, overlap = 347.25
PHY-3002 : Step(8): len = 102475, overlap = 358.75
PHY-3002 : Step(9): len = 86366.5, overlap = 366.75
PHY-3002 : Step(10): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(11): len = 76794.8, overlap = 374.5
PHY-3002 : Step(12): len = 77060.1, overlap = 372
PHY-3002 : Step(13): len = 88963, overlap = 355.25
PHY-3002 : Step(14): len = 87297.7, overlap = 351.25
PHY-3002 : Step(15): len = 87936.9, overlap = 342.75
PHY-3002 : Step(16): len = 86265.7, overlap = 338.75
PHY-3002 : Step(17): len = 87780.6, overlap = 338.75
PHY-3002 : Step(18): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(19): len = 90459.9, overlap = 335.5
PHY-3002 : Step(20): len = 100279, overlap = 329
PHY-3002 : Step(21): len = 108943, overlap = 304.75
PHY-3002 : Step(22): len = 107787, overlap = 296.75
PHY-3002 : Step(23): len = 107419, overlap = 293.25
PHY-3002 : Step(24): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(25): len = 109942, overlap = 281.25
PHY-3002 : Step(26): len = 113102, overlap = 280.75
PHY-3002 : Step(27): len = 114547, overlap = 271.75
PHY-3002 : Step(28): len = 118667, overlap = 258.25
PHY-3002 : Step(29): len = 123999, overlap = 251.5
PHY-3002 : Step(30): len = 124634, overlap = 248.75
PHY-3002 : Step(31): len = 124684, overlap = 244.75
PHY-3002 : Step(32): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(33): len = 131824, overlap = 236
PHY-3002 : Step(34): len = 136653, overlap = 229.75
PHY-3002 : Step(35): len = 134898, overlap = 216.5
PHY-3002 : Step(36): len = 135625, overlap = 210
PHY-3002 : Step(37): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(38): len = 142832, overlap = 188
PHY-3002 : Step(39): len = 154803, overlap = 161
PHY-3002 : Step(40): len = 152020, overlap = 164.5
PHY-3002 : Step(41): len = 151657, overlap = 166
PHY-3002 : Step(42): len = 153615, overlap = 166.25
PHY-3002 : Step(43): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(44): len = 157613, overlap = 156.25
PHY-3002 : Step(45): len = 164965, overlap = 156.5
PHY-3002 : Step(46): len = 164572, overlap = 150
PHY-3002 : Step(47): len = 165916, overlap = 146.25
PHY-3002 : Step(48): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(49): len = 171149, overlap = 144.25
PHY-3002 : Step(50): len = 176572, overlap = 130.75
PHY-3002 : Step(51): len = 175859, overlap = 129.75
PHY-3002 : Step(52): len = 175342, overlap = 129.5
PHY-3002 : Step(53): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003370s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.070340s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (97.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707634s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(54): len = 176347, overlap = 143.5
PHY-3002 : Step(55): len = 175829, overlap = 138.75
PHY-3002 : Step(56): len = 173913, overlap = 145.5
PHY-3002 : Step(57): len = 171123, overlap = 151.25
PHY-3002 : Step(58): len = 166997, overlap = 160.75
PHY-3002 : Step(59): len = 162855, overlap = 160.25
PHY-3002 : Step(60): len = 158657, overlap = 166.25
PHY-3002 : Step(61): len = 155273, overlap = 173.25
PHY-3002 : Step(62): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(63): len = 161713, overlap = 168.25
PHY-3002 : Step(64): len = 168923, overlap = 155
PHY-3002 : Step(65): len = 168593, overlap = 152.75
PHY-3002 : Step(66): len = 169018, overlap = 152.25
PHY-3002 : Step(67): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(68): len = 176370, overlap = 129.25
PHY-3002 : Step(69): len = 182169, overlap = 116.25
PHY-3002 : Step(70): len = 184286, overlap = 107.5
PHY-3002 : Step(71): len = 185814, overlap = 107.25
PHY-3002 : Step(72): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(73): len = 190967, overlap = 97
PHY-3002 : Step(74): len = 193687, overlap = 94.25
PHY-3002 : Step(75): len = 196707, overlap = 96.75
PHY-3002 : Step(76): len = 197674, overlap = 96.25
PHY-3002 : Step(77): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(78): len = 202568, overlap = 98.75
PHY-3002 : Step(79): len = 205330, overlap = 96.75
PHY-3002 : Step(80): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.994259s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (100.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.712487s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(81): len = 212602, overlap = 175.75
PHY-3002 : Step(82): len = 210147, overlap = 152.75
PHY-3002 : Step(83): len = 205280, overlap = 157.5
PHY-3002 : Step(84): len = 198607, overlap = 168.25
PHY-3002 : Step(85): len = 191888, overlap = 181.25
PHY-3002 : Step(86): len = 186573, overlap = 189.25
PHY-3002 : Step(87): len = 182941, overlap = 192.25
PHY-3002 : Step(88): len = 180079, overlap = 191.25
PHY-3002 : Step(89): len = 177802, overlap = 197.25
PHY-3002 : Step(90): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(91): len = 183625, overlap = 187.75
PHY-3002 : Step(92): len = 189652, overlap = 175.5
PHY-3002 : Step(93): len = 190379, overlap = 172
PHY-3002 : Step(94): len = 190815, overlap = 170.75
PHY-3002 : Step(95): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(96): len = 199505, overlap = 159.5
PHY-3002 : Step(97): len = 202349, overlap = 158.25
PHY-3002 : Step(98): len = 203852, overlap = 147.75
PHY-3002 : Step(99): len = 205833, overlap = 147.5
PHY-3002 : Step(100): len = 207612, overlap = 150
PHY-3002 : Step(101): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(102): len = 212683, overlap = 142.5
PHY-3002 : Step(103): len = 214042, overlap = 143.75
PHY-3002 : Step(104): len = 216266, overlap = 143
PHY-3002 : Step(105): len = 217679, overlap = 142.5
PHY-3002 : Step(106): len = 218247, overlap = 139.75
PHY-3002 : Step(107): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(108): len = 221513, overlap = 134.75
PHY-3002 : Step(109): len = 222629, overlap = 134.75
PHY-3002 : Step(110): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(111): len = 225348, overlap = 132.75
PHY-3002 : Step(112): len = 226865, overlap = 133
PHY-3002 : Step(113): len = 228495, overlap = 131.5
PHY-3002 : Step(114): len = 228664, overlap = 131.5
PHY-3002 : Step(115): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(116): len = 229753, overlap = 130.75
PHY-3002 : Step(117): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(118): len = 231101, overlap = 132.25
PHY-3002 : Step(119): len = 231856, overlap = 130
PHY-3002 : Step(120): len = 232377, overlap = 130
PHY-3002 : Step(121): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.370418s wall, 0.202801s user + 0.202801s system = 0.405603s CPU (109.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.091296s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (97.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.739332s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(122): len = 226946, overlap = 88.5
PHY-3002 : Step(123): len = 224385, overlap = 99.5
PHY-3002 : Step(124): len = 221196, overlap = 114.5
PHY-3002 : Step(125): len = 218823, overlap = 127
PHY-3002 : Step(126): len = 217277, overlap = 136.5
PHY-3002 : Step(127): len = 216164, overlap = 136.5
PHY-3002 : Step(128): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(129): len = 219413, overlap = 134
PHY-3002 : Step(130): len = 220033, overlap = 127.5
PHY-3002 : Step(131): len = 221417, overlap = 125.75
PHY-3002 : Step(132): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(133): len = 224624, overlap = 118.5
PHY-3002 : Step(134): len = 225863, overlap = 118.25
PHY-3002 : Step(135): len = 227316, overlap = 117
PHY-3002 : Step(136): len = 227743, overlap = 118
PHY-3002 : Step(137): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020034s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.9%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  22.481777s wall, 30.014592s user + 1.606810s system = 31.621403s CPU (140.7%)

RUN-1004 : used memory is 426 MB, reserved memory is 387 MB, peak memory is 466 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.816518s wall, 3.728424s user + 0.000000s system = 3.728424s CPU (97.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.486980s wall, 5.304034s user + 0.062400s system = 5.366434s CPU (97.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134408s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (81.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.612201s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (96.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.127999s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (85.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 25.825165s wall, 29.842991s user + 0.109201s system = 29.952192s CPU (116.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.416091s wall, 26.223768s user + 0.031200s system = 26.254968s CPU (99.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 5.875515s wall, 5.896838s user + 0.000000s system = 5.896838s CPU (100.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.256715s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (98.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.473660s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.085017s wall, 1.092007s user + 0.015600s system = 1.107607s CPU (102.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.666202s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (98.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.009124s wall, 1.029607s user + 0.015600s system = 1.045207s CPU (103.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.947141s wall, 1.107607s user + 0.109201s system = 1.216808s CPU (128.5%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.950113s wall, 1.341609s user + 0.031200s system = 1.372809s CPU (144.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.925999s wall, 1.216808s user + 0.109201s system = 1.326008s CPU (143.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.944217s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (125.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.927589s wall, 0.982806s user + 0.015600s system = 0.998406s CPU (107.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.921059s wall, 0.920406s user + 0.015600s system = 0.936006s CPU (101.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.951892s wall, 0.982806s user + 0.031200s system = 1.014007s CPU (106.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.172859s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (99.3%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.404481s wall, 87.968964s user + 0.655204s system = 88.624168s CPU (106.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  92.847739s wall, 97.188623s user + 0.733205s system = 97.921828s CPU (105.5%)

RUN-1004 : used memory is 548 MB, reserved memory is 511 MB, peak memory is 582 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.688768s wall, 2.620817s user + 0.093601s system = 2.714417s CPU (101.0%)

RUN-1004 : used memory is 548 MB, reserved memory is 511 MB, peak memory is 582 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.340739s wall, 5.163633s user + 0.280802s system = 5.444435s CPU (125.4%)

RUN-1004 : used memory is 556 MB, reserved memory is 570 MB, peak memory is 582 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.233641s wall, 19.656126s user + 0.015600s system = 19.671726s CPU (175.1%)

RUN-1004 : used memory is 578 MB, reserved memory is 590 MB, peak memory is 586 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.412596s wall, 1.294808s user + 0.156001s system = 1.450809s CPU (102.7%)

RUN-1004 : used memory is 669 MB, reserved memory is 694 MB, peak memory is 672 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.352028s wall, 2.948419s user + 0.546003s system = 3.494422s CPU (13.3%)

RUN-1004 : used memory is 665 MB, reserved memory is 695 MB, peak memory is 673 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.801072s wall, 0.343202s user + 0.093601s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 645 MB, reserved memory is 675 MB, peak memory is 673 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.407597s wall, 5.179233s user + 0.795605s system = 5.974838s CPU (16.9%)

RUN-1004 : used memory is 634 MB, reserved memory is 665 MB, peak memory is 673 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.173239s wall, 3.151220s user + 0.015600s system = 3.166820s CPU (99.8%)

RUN-1004 : used memory is 342 MB, reserved memory is 367 MB, peak memory is 673 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.414962s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (98.1%)

RUN-1004 : used memory is 363 MB, reserved memory is 387 MB, peak memory is 673 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.780065s wall, 1.669211s user + 0.015600s system = 1.684811s CPU (94.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 481 MB, peak memory is 673 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.278422s wall, 17.082110s user + 0.218401s system = 17.300511s CPU (100.1%)

RUN-1004 : used memory is 465 MB, reserved memory is 481 MB, peak memory is 673 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.580532s wall, 2.480416s user + 0.109201s system = 2.589617s CPU (100.4%)

RUN-1004 : used memory is 468 MB, reserved memory is 484 MB, peak memory is 673 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.184125s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (101.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(138): len = 516012, overlap = 183.5
PHY-3002 : Step(139): len = 355616, overlap = 242.5
PHY-3002 : Step(140): len = 277048, overlap = 269
PHY-3002 : Step(141): len = 227271, overlap = 287
PHY-3002 : Step(142): len = 188811, overlap = 303.25
PHY-3002 : Step(143): len = 153848, overlap = 327
PHY-3002 : Step(144): len = 125151, overlap = 347.25
PHY-3002 : Step(145): len = 102475, overlap = 358.75
PHY-3002 : Step(146): len = 86366.5, overlap = 366.75
PHY-3002 : Step(147): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(148): len = 76794.8, overlap = 374.5
PHY-3002 : Step(149): len = 77060.1, overlap = 372
PHY-3002 : Step(150): len = 88963, overlap = 355.25
PHY-3002 : Step(151): len = 87297.7, overlap = 351.25
PHY-3002 : Step(152): len = 87936.9, overlap = 342.75
PHY-3002 : Step(153): len = 86265.7, overlap = 338.75
PHY-3002 : Step(154): len = 87780.6, overlap = 338.75
PHY-3002 : Step(155): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(156): len = 90459.9, overlap = 335.5
PHY-3002 : Step(157): len = 100279, overlap = 329
PHY-3002 : Step(158): len = 108943, overlap = 304.75
PHY-3002 : Step(159): len = 107787, overlap = 296.75
PHY-3002 : Step(160): len = 107419, overlap = 293.25
PHY-3002 : Step(161): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(162): len = 109942, overlap = 281.25
PHY-3002 : Step(163): len = 113102, overlap = 280.75
PHY-3002 : Step(164): len = 114547, overlap = 271.75
PHY-3002 : Step(165): len = 118667, overlap = 258.25
PHY-3002 : Step(166): len = 123999, overlap = 251.5
PHY-3002 : Step(167): len = 124634, overlap = 248.75
PHY-3002 : Step(168): len = 124684, overlap = 244.75
PHY-3002 : Step(169): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(170): len = 131824, overlap = 236
PHY-3002 : Step(171): len = 136653, overlap = 229.75
PHY-3002 : Step(172): len = 134898, overlap = 216.5
PHY-3002 : Step(173): len = 135625, overlap = 210
PHY-3002 : Step(174): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(175): len = 142832, overlap = 188
PHY-3002 : Step(176): len = 154803, overlap = 161
PHY-3002 : Step(177): len = 152020, overlap = 164.5
PHY-3002 : Step(178): len = 151657, overlap = 166
PHY-3002 : Step(179): len = 153615, overlap = 166.25
PHY-3002 : Step(180): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(181): len = 157613, overlap = 156.25
PHY-3002 : Step(182): len = 164965, overlap = 156.5
PHY-3002 : Step(183): len = 164572, overlap = 150
PHY-3002 : Step(184): len = 165916, overlap = 146.25
PHY-3002 : Step(185): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(186): len = 171149, overlap = 144.25
PHY-3002 : Step(187): len = 176572, overlap = 130.75
PHY-3002 : Step(188): len = 175859, overlap = 129.75
PHY-3002 : Step(189): len = 175342, overlap = 129.5
PHY-3002 : Step(190): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003754s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.025773s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.691179s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(191): len = 176347, overlap = 143.5
PHY-3002 : Step(192): len = 175829, overlap = 138.75
PHY-3002 : Step(193): len = 173913, overlap = 145.5
PHY-3002 : Step(194): len = 171123, overlap = 151.25
PHY-3002 : Step(195): len = 166997, overlap = 160.75
PHY-3002 : Step(196): len = 162855, overlap = 160.25
PHY-3002 : Step(197): len = 158657, overlap = 166.25
PHY-3002 : Step(198): len = 155273, overlap = 173.25
PHY-3002 : Step(199): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(200): len = 161713, overlap = 168.25
PHY-3002 : Step(201): len = 168923, overlap = 155
PHY-3002 : Step(202): len = 168593, overlap = 152.75
PHY-3002 : Step(203): len = 169018, overlap = 152.25
PHY-3002 : Step(204): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(205): len = 176370, overlap = 129.25
PHY-3002 : Step(206): len = 182169, overlap = 116.25
PHY-3002 : Step(207): len = 184286, overlap = 107.5
PHY-3002 : Step(208): len = 185814, overlap = 107.25
PHY-3002 : Step(209): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(210): len = 190967, overlap = 97
PHY-3002 : Step(211): len = 193687, overlap = 94.25
PHY-3002 : Step(212): len = 196707, overlap = 96.75
PHY-3002 : Step(213): len = 197674, overlap = 96.25
PHY-3002 : Step(214): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(215): len = 202568, overlap = 98.75
PHY-3002 : Step(216): len = 205330, overlap = 96.75
PHY-3002 : Step(217): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.981737s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.697006s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(218): len = 212602, overlap = 175.75
PHY-3002 : Step(219): len = 210147, overlap = 152.75
PHY-3002 : Step(220): len = 205280, overlap = 157.5
PHY-3002 : Step(221): len = 198607, overlap = 168.25
PHY-3002 : Step(222): len = 191888, overlap = 181.25
PHY-3002 : Step(223): len = 186573, overlap = 189.25
PHY-3002 : Step(224): len = 182941, overlap = 192.25
PHY-3002 : Step(225): len = 180079, overlap = 191.25
PHY-3002 : Step(226): len = 177802, overlap = 197.25
PHY-3002 : Step(227): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(228): len = 183625, overlap = 187.75
PHY-3002 : Step(229): len = 189652, overlap = 175.5
PHY-3002 : Step(230): len = 190379, overlap = 172
PHY-3002 : Step(231): len = 190815, overlap = 170.75
PHY-3002 : Step(232): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(233): len = 199505, overlap = 159.5
PHY-3002 : Step(234): len = 202349, overlap = 158.25
PHY-3002 : Step(235): len = 203852, overlap = 147.75
PHY-3002 : Step(236): len = 205833, overlap = 147.5
PHY-3002 : Step(237): len = 207612, overlap = 150
PHY-3002 : Step(238): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(239): len = 212683, overlap = 142.5
PHY-3002 : Step(240): len = 214042, overlap = 143.75
PHY-3002 : Step(241): len = 216266, overlap = 143
PHY-3002 : Step(242): len = 217679, overlap = 142.5
PHY-3002 : Step(243): len = 218247, overlap = 139.75
PHY-3002 : Step(244): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(245): len = 221513, overlap = 134.75
PHY-3002 : Step(246): len = 222629, overlap = 134.75
PHY-3002 : Step(247): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(248): len = 225348, overlap = 132.75
PHY-3002 : Step(249): len = 226865, overlap = 133
PHY-3002 : Step(250): len = 228495, overlap = 131.5
PHY-3002 : Step(251): len = 228664, overlap = 131.5
PHY-3002 : Step(252): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(253): len = 229753, overlap = 130.75
PHY-3002 : Step(254): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(255): len = 231101, overlap = 132.25
PHY-3002 : Step(256): len = 231856, overlap = 130
PHY-3002 : Step(257): len = 232377, overlap = 130
PHY-3002 : Step(258): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.348539s wall, 0.187201s user + 0.218401s system = 0.405603s CPU (116.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.983921s wall, 0.982806s user + 0.015600s system = 0.998406s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.706711s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(259): len = 226946, overlap = 88.5
PHY-3002 : Step(260): len = 224385, overlap = 99.5
PHY-3002 : Step(261): len = 221196, overlap = 114.5
PHY-3002 : Step(262): len = 218823, overlap = 127
PHY-3002 : Step(263): len = 217277, overlap = 136.5
PHY-3002 : Step(264): len = 216164, overlap = 136.5
PHY-3002 : Step(265): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(266): len = 219413, overlap = 134
PHY-3002 : Step(267): len = 220033, overlap = 127.5
PHY-3002 : Step(268): len = 221417, overlap = 125.75
PHY-3002 : Step(269): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(270): len = 224624, overlap = 118.5
PHY-3002 : Step(271): len = 225863, overlap = 118.25
PHY-3002 : Step(272): len = 227316, overlap = 117
PHY-3002 : Step(273): len = 227743, overlap = 118
PHY-3002 : Step(274): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020594s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (75.8%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  20.563327s wall, 29.437389s user + 1.731611s system = 31.169000s CPU (151.6%)

RUN-1004 : used memory is 506 MB, reserved memory is 518 MB, peak memory is 673 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.511604s wall, 3.494422s user + 0.015600s system = 3.510022s CPU (100.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  4.944358s wall, 4.929632s user + 0.000000s system = 4.929632s CPU (99.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.120047s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (104.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.518368s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (96.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.085098s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (91.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 25.151920s wall, 29.484189s user + 0.187201s system = 29.671390s CPU (118.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.117666s wall, 26.052167s user + 0.000000s system = 26.052167s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 5.981324s wall, 5.959238s user + 0.000000s system = 5.959238s CPU (99.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.294241s wall, 2.308815s user + 0.000000s system = 2.308815s CPU (100.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.469553s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.147957s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (101.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.659701s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (100.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.992266s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (102.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.872257s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (100.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.892916s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (97.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.884585s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (100.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.909118s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.916647s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (100.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.911378s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (97.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.935842s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (101.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.173957s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (89.7%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  78.951021s wall, 83.210933s user + 0.280802s system = 83.491735s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  87.540431s wall, 91.775388s user + 0.296402s system = 92.071790s CPU (105.2%)

RUN-1004 : used memory is 575 MB, reserved memory is 602 MB, peak memory is 673 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.665436s wall, 2.558416s user + 0.109201s system = 2.667617s CPU (100.1%)

RUN-1004 : used memory is 575 MB, reserved memory is 602 MB, peak memory is 673 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.735414s wall, 3.681624s user + 0.031200s system = 3.712824s CPU (99.4%)

RUN-1004 : used memory is 624 MB, reserved memory is 651 MB, peak memory is 673 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.965789s wall, 23.025748s user + 0.000000s system = 23.025748s CPU (192.4%)

RUN-1004 : used memory is 649 MB, reserved memory is 675 MB, peak memory is 673 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.339909s wall, 1.216808s user + 0.093601s system = 1.310408s CPU (97.8%)

RUN-1004 : used memory is 756 MB, reserved memory is 781 MB, peak memory is 759 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.654458s wall, 2.964019s user + 0.795605s system = 3.759624s CPU (14.1%)

RUN-1004 : used memory is 757 MB, reserved memory is 782 MB, peak memory is 760 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.800565s wall, 0.483603s user + 0.093601s system = 0.577204s CPU (8.5%)

RUN-1004 : used memory is 748 MB, reserved memory is 774 MB, peak memory is 762 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.566109s wall, 5.179233s user + 1.029607s system = 6.208840s CPU (17.5%)

RUN-1004 : used memory is 738 MB, reserved memory is 763 MB, peak memory is 762 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.383245s wall, 3.291621s user + 0.046800s system = 3.338421s CPU (98.7%)

RUN-1004 : used memory is 435 MB, reserved memory is 481 MB, peak memory is 762 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.508244s wall, 1.404009s user + 0.124801s system = 1.528810s CPU (101.4%)

RUN-1004 : used memory is 447 MB, reserved memory is 484 MB, peak memory is 762 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.294779s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (98.8%)

RUN-1004 : used memory is 504 MB, reserved memory is 538 MB, peak memory is 762 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.218864s wall, 17.113310s user + 0.109201s system = 17.222510s CPU (100.0%)

RUN-1004 : used memory is 486 MB, reserved memory is 503 MB, peak memory is 762 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.646758s wall, 2.589617s user + 0.062400s system = 2.652017s CPU (100.2%)

RUN-1004 : used memory is 492 MB, reserved memory is 507 MB, peak memory is 762 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.160092s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(275): len = 516012, overlap = 183.5
PHY-3002 : Step(276): len = 355616, overlap = 242.5
PHY-3002 : Step(277): len = 277048, overlap = 269
PHY-3002 : Step(278): len = 227271, overlap = 287
PHY-3002 : Step(279): len = 188811, overlap = 303.25
PHY-3002 : Step(280): len = 153848, overlap = 327
PHY-3002 : Step(281): len = 125151, overlap = 347.25
PHY-3002 : Step(282): len = 102475, overlap = 358.75
PHY-3002 : Step(283): len = 86366.5, overlap = 366.75
PHY-3002 : Step(284): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(285): len = 76794.8, overlap = 374.5
PHY-3002 : Step(286): len = 77060.1, overlap = 372
PHY-3002 : Step(287): len = 88963, overlap = 355.25
PHY-3002 : Step(288): len = 87297.7, overlap = 351.25
PHY-3002 : Step(289): len = 87936.9, overlap = 342.75
PHY-3002 : Step(290): len = 86265.7, overlap = 338.75
PHY-3002 : Step(291): len = 87780.6, overlap = 338.75
PHY-3002 : Step(292): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(293): len = 90459.9, overlap = 335.5
PHY-3002 : Step(294): len = 100279, overlap = 329
PHY-3002 : Step(295): len = 108943, overlap = 304.75
PHY-3002 : Step(296): len = 107787, overlap = 296.75
PHY-3002 : Step(297): len = 107419, overlap = 293.25
PHY-3002 : Step(298): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(299): len = 109942, overlap = 281.25
PHY-3002 : Step(300): len = 113102, overlap = 280.75
PHY-3002 : Step(301): len = 114547, overlap = 271.75
PHY-3002 : Step(302): len = 118667, overlap = 258.25
PHY-3002 : Step(303): len = 123999, overlap = 251.5
PHY-3002 : Step(304): len = 124634, overlap = 248.75
PHY-3002 : Step(305): len = 124684, overlap = 244.75
PHY-3002 : Step(306): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(307): len = 131824, overlap = 236
PHY-3002 : Step(308): len = 136653, overlap = 229.75
PHY-3002 : Step(309): len = 134898, overlap = 216.5
PHY-3002 : Step(310): len = 135625, overlap = 210
PHY-3002 : Step(311): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(312): len = 142832, overlap = 188
PHY-3002 : Step(313): len = 154803, overlap = 161
PHY-3002 : Step(314): len = 152020, overlap = 164.5
PHY-3002 : Step(315): len = 151657, overlap = 166
PHY-3002 : Step(316): len = 153615, overlap = 166.25
PHY-3002 : Step(317): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(318): len = 157613, overlap = 156.25
PHY-3002 : Step(319): len = 164965, overlap = 156.5
PHY-3002 : Step(320): len = 164572, overlap = 150
PHY-3002 : Step(321): len = 165916, overlap = 146.25
PHY-3002 : Step(322): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(323): len = 171149, overlap = 144.25
PHY-3002 : Step(324): len = 176572, overlap = 130.75
PHY-3002 : Step(325): len = 175859, overlap = 129.75
PHY-3002 : Step(326): len = 175342, overlap = 129.5
PHY-3002 : Step(327): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002884s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1081.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.138595s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.711211s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(328): len = 176347, overlap = 143.5
PHY-3002 : Step(329): len = 175829, overlap = 138.75
PHY-3002 : Step(330): len = 173913, overlap = 145.5
PHY-3002 : Step(331): len = 171123, overlap = 151.25
PHY-3002 : Step(332): len = 166997, overlap = 160.75
PHY-3002 : Step(333): len = 162855, overlap = 160.25
PHY-3002 : Step(334): len = 158657, overlap = 166.25
PHY-3002 : Step(335): len = 155273, overlap = 173.25
PHY-3002 : Step(336): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(337): len = 161713, overlap = 168.25
PHY-3002 : Step(338): len = 168923, overlap = 155
PHY-3002 : Step(339): len = 168593, overlap = 152.75
PHY-3002 : Step(340): len = 169018, overlap = 152.25
PHY-3002 : Step(341): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(342): len = 176370, overlap = 129.25
PHY-3002 : Step(343): len = 182169, overlap = 116.25
PHY-3002 : Step(344): len = 184286, overlap = 107.5
PHY-3002 : Step(345): len = 185814, overlap = 107.25
PHY-3002 : Step(346): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(347): len = 190967, overlap = 97
PHY-3002 : Step(348): len = 193687, overlap = 94.25
PHY-3002 : Step(349): len = 196707, overlap = 96.75
PHY-3002 : Step(350): len = 197674, overlap = 96.25
PHY-3002 : Step(351): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(352): len = 202568, overlap = 98.75
PHY-3002 : Step(353): len = 205330, overlap = 96.75
PHY-3002 : Step(354): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.092735s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (101.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.802715s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(355): len = 212602, overlap = 175.75
PHY-3002 : Step(356): len = 210147, overlap = 152.75
PHY-3002 : Step(357): len = 205280, overlap = 157.5
PHY-3002 : Step(358): len = 198607, overlap = 168.25
PHY-3002 : Step(359): len = 191888, overlap = 181.25
PHY-3002 : Step(360): len = 186573, overlap = 189.25
PHY-3002 : Step(361): len = 182941, overlap = 192.25
PHY-3002 : Step(362): len = 180079, overlap = 191.25
PHY-3002 : Step(363): len = 177802, overlap = 197.25
PHY-3002 : Step(364): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(365): len = 183625, overlap = 187.75
PHY-3002 : Step(366): len = 189652, overlap = 175.5
PHY-3002 : Step(367): len = 190379, overlap = 172
PHY-3002 : Step(368): len = 190815, overlap = 170.75
PHY-3002 : Step(369): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(370): len = 199505, overlap = 159.5
PHY-3002 : Step(371): len = 202349, overlap = 158.25
PHY-3002 : Step(372): len = 203852, overlap = 147.75
PHY-3002 : Step(373): len = 205833, overlap = 147.5
PHY-3002 : Step(374): len = 207612, overlap = 150
PHY-3002 : Step(375): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(376): len = 212683, overlap = 142.5
PHY-3002 : Step(377): len = 214042, overlap = 143.75
PHY-3002 : Step(378): len = 216266, overlap = 143
PHY-3002 : Step(379): len = 217679, overlap = 142.5
PHY-3002 : Step(380): len = 218247, overlap = 139.75
PHY-3002 : Step(381): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(382): len = 221513, overlap = 134.75
PHY-3002 : Step(383): len = 222629, overlap = 134.75
PHY-3002 : Step(384): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(385): len = 225348, overlap = 132.75
PHY-3002 : Step(386): len = 226865, overlap = 133
PHY-3002 : Step(387): len = 228495, overlap = 131.5
PHY-3002 : Step(388): len = 228664, overlap = 131.5
PHY-3002 : Step(389): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(390): len = 229753, overlap = 130.75
PHY-3002 : Step(391): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(392): len = 231101, overlap = 132.25
PHY-3002 : Step(393): len = 231856, overlap = 130
PHY-3002 : Step(394): len = 232377, overlap = 130
PHY-3002 : Step(395): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.377456s wall, 0.296402s user + 0.202801s system = 0.499203s CPU (132.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.089010s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.838600s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (93.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(396): len = 226946, overlap = 88.5
PHY-3002 : Step(397): len = 224385, overlap = 99.5
PHY-3002 : Step(398): len = 221196, overlap = 114.5
PHY-3002 : Step(399): len = 218823, overlap = 127
PHY-3002 : Step(400): len = 217277, overlap = 136.5
PHY-3002 : Step(401): len = 216164, overlap = 136.5
PHY-3002 : Step(402): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(403): len = 219413, overlap = 134
PHY-3002 : Step(404): len = 220033, overlap = 127.5
PHY-3002 : Step(405): len = 221417, overlap = 125.75
PHY-3002 : Step(406): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(407): len = 224624, overlap = 118.5
PHY-3002 : Step(408): len = 225863, overlap = 118.25
PHY-3002 : Step(409): len = 227316, overlap = 117
PHY-3002 : Step(410): len = 227743, overlap = 118
PHY-3002 : Step(411): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021492s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (217.8%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  22.640863s wall, 31.309401s user + 1.544410s system = 32.853811s CPU (145.1%)

RUN-1004 : used memory is 514 MB, reserved memory is 527 MB, peak memory is 762 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.724983s wall, 3.666024s user + 0.000000s system = 3.666024s CPU (98.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.370995s wall, 5.444435s user + 0.015600s system = 5.460035s CPU (101.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.117074s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (106.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.522921s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.090181s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (103.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 25.690534s wall, 29.718190s user + 0.171601s system = 29.889792s CPU (116.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.846317s wall, 26.847772s user + 0.156001s system = 27.003773s CPU (100.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.146142s wall, 6.099639s user + 0.015600s system = 6.115239s CPU (99.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.251533s wall, 2.277615s user + 0.000000s system = 2.277615s CPU (101.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.495336s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (101.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.090105s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.660681s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (101.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.001613s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (98.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.892603s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (101.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.893967s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (103.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.959501s wall, 0.951606s user + 0.015600s system = 0.967206s CPU (100.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.910850s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (101.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.908814s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.906374s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (98.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.914080s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (104.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.175963s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (97.5%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  80.555426s wall, 84.505742s user + 0.421203s system = 84.926944s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  89.788580s wall, 93.756601s user + 0.436803s system = 94.193404s CPU (104.9%)

RUN-1004 : used memory is 592 MB, reserved memory is 602 MB, peak memory is 762 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.758741s wall, 2.667617s user + 0.078001s system = 2.745618s CPU (99.5%)

RUN-1004 : used memory is 592 MB, reserved memory is 602 MB, peak memory is 762 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.794305s wall, 3.775224s user + 0.015600s system = 3.790824s CPU (99.9%)

RUN-1004 : used memory is 646 MB, reserved memory is 656 MB, peak memory is 762 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.453252s wall, 19.765327s user + 0.015600s system = 19.780927s CPU (189.2%)

RUN-1004 : used memory is 671 MB, reserved memory is 681 MB, peak memory is 762 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.491709s wall, 1.310408s user + 0.171601s system = 1.482009s CPU (99.3%)

RUN-1004 : used memory is 775 MB, reserved memory is 783 MB, peak memory is 778 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.652081s wall, 3.010819s user + 0.452403s system = 3.463222s CPU (13.0%)

RUN-1004 : used memory is 777 MB, reserved memory is 785 MB, peak memory is 779 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.808429s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (7.8%)

RUN-1004 : used memory is 767 MB, reserved memory is 775 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.729992s wall, 5.366434s user + 0.733205s system = 6.099639s CPU (17.1%)

RUN-1004 : used memory is 756 MB, reserved memory is 764 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.286761s wall, 3.354021s user + 0.046800s system = 3.400822s CPU (103.5%)

RUN-1004 : used memory is 504 MB, reserved memory is 531 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.483032s wall, 1.497610s user + 0.031200s system = 1.528810s CPU (103.1%)

RUN-1004 : used memory is 509 MB, reserved memory is 535 MB, peak memory is 781 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.310520s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (102.4%)

RUN-1004 : used memory is 538 MB, reserved memory is 563 MB, peak memory is 781 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.228984s wall, 17.238111s user + 0.124801s system = 17.362911s CPU (100.8%)

RUN-1004 : used memory is 527 MB, reserved memory is 534 MB, peak memory is 781 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.692226s wall, 2.636417s user + 0.046800s system = 2.683217s CPU (99.7%)

RUN-1004 : used memory is 534 MB, reserved memory is 541 MB, peak memory is 781 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.173767s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(412): len = 516012, overlap = 183.5
PHY-3002 : Step(413): len = 355616, overlap = 242.5
PHY-3002 : Step(414): len = 277048, overlap = 269
PHY-3002 : Step(415): len = 227271, overlap = 287
PHY-3002 : Step(416): len = 188811, overlap = 303.25
PHY-3002 : Step(417): len = 153848, overlap = 327
PHY-3002 : Step(418): len = 125151, overlap = 347.25
PHY-3002 : Step(419): len = 102475, overlap = 358.75
PHY-3002 : Step(420): len = 86366.5, overlap = 366.75
PHY-3002 : Step(421): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(422): len = 76794.8, overlap = 374.5
PHY-3002 : Step(423): len = 77060.1, overlap = 372
PHY-3002 : Step(424): len = 88963, overlap = 355.25
PHY-3002 : Step(425): len = 87297.7, overlap = 351.25
PHY-3002 : Step(426): len = 87936.9, overlap = 342.75
PHY-3002 : Step(427): len = 86265.7, overlap = 338.75
PHY-3002 : Step(428): len = 87780.6, overlap = 338.75
PHY-3002 : Step(429): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(430): len = 90459.9, overlap = 335.5
PHY-3002 : Step(431): len = 100279, overlap = 329
PHY-3002 : Step(432): len = 108943, overlap = 304.75
PHY-3002 : Step(433): len = 107787, overlap = 296.75
PHY-3002 : Step(434): len = 107419, overlap = 293.25
PHY-3002 : Step(435): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(436): len = 109942, overlap = 281.25
PHY-3002 : Step(437): len = 113102, overlap = 280.75
PHY-3002 : Step(438): len = 114547, overlap = 271.75
PHY-3002 : Step(439): len = 118667, overlap = 258.25
PHY-3002 : Step(440): len = 123999, overlap = 251.5
PHY-3002 : Step(441): len = 124634, overlap = 248.75
PHY-3002 : Step(442): len = 124684, overlap = 244.75
PHY-3002 : Step(443): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(444): len = 131824, overlap = 236
PHY-3002 : Step(445): len = 136653, overlap = 229.75
PHY-3002 : Step(446): len = 134898, overlap = 216.5
PHY-3002 : Step(447): len = 135625, overlap = 210
PHY-3002 : Step(448): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(449): len = 142832, overlap = 188
PHY-3002 : Step(450): len = 154803, overlap = 161
PHY-3002 : Step(451): len = 152020, overlap = 164.5
PHY-3002 : Step(452): len = 151657, overlap = 166
PHY-3002 : Step(453): len = 153615, overlap = 166.25
PHY-3002 : Step(454): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(455): len = 157613, overlap = 156.25
PHY-3002 : Step(456): len = 164965, overlap = 156.5
PHY-3002 : Step(457): len = 164572, overlap = 150
PHY-3002 : Step(458): len = 165916, overlap = 146.25
PHY-3002 : Step(459): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(460): len = 171149, overlap = 144.25
PHY-3002 : Step(461): len = 176572, overlap = 130.75
PHY-3002 : Step(462): len = 175859, overlap = 129.75
PHY-3002 : Step(463): len = 175342, overlap = 129.5
PHY-3002 : Step(464): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002807s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.152572s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707278s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(465): len = 176347, overlap = 143.5
PHY-3002 : Step(466): len = 175829, overlap = 138.75
PHY-3002 : Step(467): len = 173913, overlap = 145.5
PHY-3002 : Step(468): len = 171123, overlap = 151.25
PHY-3002 : Step(469): len = 166997, overlap = 160.75
PHY-3002 : Step(470): len = 162855, overlap = 160.25
PHY-3002 : Step(471): len = 158657, overlap = 166.25
PHY-3002 : Step(472): len = 155273, overlap = 173.25
PHY-3002 : Step(473): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(474): len = 161713, overlap = 168.25
PHY-3002 : Step(475): len = 168923, overlap = 155
PHY-3002 : Step(476): len = 168593, overlap = 152.75
PHY-3002 : Step(477): len = 169018, overlap = 152.25
PHY-3002 : Step(478): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(479): len = 176370, overlap = 129.25
PHY-3002 : Step(480): len = 182169, overlap = 116.25
PHY-3002 : Step(481): len = 184286, overlap = 107.5
PHY-3002 : Step(482): len = 185814, overlap = 107.25
PHY-3002 : Step(483): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(484): len = 190967, overlap = 97
PHY-3002 : Step(485): len = 193687, overlap = 94.25
PHY-3002 : Step(486): len = 196707, overlap = 96.75
PHY-3002 : Step(487): len = 197674, overlap = 96.25
PHY-3002 : Step(488): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(489): len = 202568, overlap = 98.75
PHY-3002 : Step(490): len = 205330, overlap = 96.75
PHY-3002 : Step(491): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.135280s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.726109s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(492): len = 212602, overlap = 175.75
PHY-3002 : Step(493): len = 210147, overlap = 152.75
PHY-3002 : Step(494): len = 205280, overlap = 157.5
PHY-3002 : Step(495): len = 198607, overlap = 168.25
PHY-3002 : Step(496): len = 191888, overlap = 181.25
PHY-3002 : Step(497): len = 186573, overlap = 189.25
PHY-3002 : Step(498): len = 182941, overlap = 192.25
PHY-3002 : Step(499): len = 180079, overlap = 191.25
PHY-3002 : Step(500): len = 177802, overlap = 197.25
PHY-3002 : Step(501): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(502): len = 183625, overlap = 187.75
PHY-3002 : Step(503): len = 189652, overlap = 175.5
PHY-3002 : Step(504): len = 190379, overlap = 172
PHY-3002 : Step(505): len = 190815, overlap = 170.75
PHY-3002 : Step(506): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(507): len = 199505, overlap = 159.5
PHY-3002 : Step(508): len = 202349, overlap = 158.25
PHY-3002 : Step(509): len = 203852, overlap = 147.75
PHY-3002 : Step(510): len = 205833, overlap = 147.5
PHY-3002 : Step(511): len = 207612, overlap = 150
PHY-3002 : Step(512): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(513): len = 212683, overlap = 142.5
PHY-3002 : Step(514): len = 214042, overlap = 143.75
PHY-3002 : Step(515): len = 216266, overlap = 143
PHY-3002 : Step(516): len = 217679, overlap = 142.5
PHY-3002 : Step(517): len = 218247, overlap = 139.75
PHY-3002 : Step(518): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(519): len = 221513, overlap = 134.75
PHY-3002 : Step(520): len = 222629, overlap = 134.75
PHY-3002 : Step(521): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(522): len = 225348, overlap = 132.75
PHY-3002 : Step(523): len = 226865, overlap = 133
PHY-3002 : Step(524): len = 228495, overlap = 131.5
PHY-3002 : Step(525): len = 228664, overlap = 131.5
PHY-3002 : Step(526): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(527): len = 229753, overlap = 130.75
PHY-3002 : Step(528): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(529): len = 231101, overlap = 132.25
PHY-3002 : Step(530): len = 231856, overlap = 130
PHY-3002 : Step(531): len = 232377, overlap = 130
PHY-3002 : Step(532): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.361244s wall, 0.218401s user + 0.202801s system = 0.421203s CPU (116.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.181939s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (103.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.752124s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(533): len = 226946, overlap = 88.5
PHY-3002 : Step(534): len = 224385, overlap = 99.5
PHY-3002 : Step(535): len = 221196, overlap = 114.5
PHY-3002 : Step(536): len = 218823, overlap = 127
PHY-3002 : Step(537): len = 217277, overlap = 136.5
PHY-3002 : Step(538): len = 216164, overlap = 136.5
PHY-3002 : Step(539): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(540): len = 219413, overlap = 134
PHY-3002 : Step(541): len = 220033, overlap = 127.5
PHY-3002 : Step(542): len = 221417, overlap = 125.75
PHY-3002 : Step(543): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(544): len = 224624, overlap = 118.5
PHY-3002 : Step(545): len = 225863, overlap = 118.25
PHY-3002 : Step(546): len = 227316, overlap = 117
PHY-3002 : Step(547): len = 227743, overlap = 118
PHY-3002 : Step(548): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022380s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.7%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  22.535909s wall, 33.009812s user + 1.357209s system = 34.367020s CPU (152.5%)

RUN-1004 : used memory is 562 MB, reserved memory is 572 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.761311s wall, 3.775224s user + 0.015600s system = 3.790824s CPU (100.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.281789s wall, 5.272834s user + 0.015600s system = 5.288434s CPU (100.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.119648s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (104.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.518414s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.087485s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (107.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 24.950056s wall, 29.593390s user + 0.109201s system = 29.702590s CPU (119.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.304207s wall, 26.208168s user + 0.062400s system = 26.270568s CPU (99.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 5.881650s wall, 5.881238s user + 0.000000s system = 5.881238s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.244030s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (99.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.477326s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (100.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.084759s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.664105s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (100.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.991915s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (102.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.864627s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (99.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.898732s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (100.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.892501s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (101.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.921861s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (98.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.913379s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.911186s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.914772s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (100.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.171131s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (100.3%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  78.906876s wall, 83.444935s user + 0.249602s system = 83.694536s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  88.085888s wall, 92.633394s user + 0.280802s system = 92.914196s CPU (105.5%)

RUN-1004 : used memory is 639 MB, reserved memory is 648 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.752827s wall, 2.636417s user + 0.093601s system = 2.730018s CPU (99.2%)

RUN-1004 : used memory is 639 MB, reserved memory is 648 MB, peak memory is 781 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.783246s wall, 3.759624s user + 0.015600s system = 3.775224s CPU (99.8%)

RUN-1004 : used memory is 688 MB, reserved memory is 698 MB, peak memory is 781 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.840553s wall, 20.966534s user + 0.015600s system = 20.982135s CPU (193.6%)

RUN-1004 : used memory is 712 MB, reserved memory is 719 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.492288s wall, 1.326008s user + 0.109201s system = 1.435209s CPU (96.2%)

RUN-1004 : used memory is 798 MB, reserved memory is 823 MB, peak memory is 800 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.513739s wall, 2.246414s user + 0.249602s system = 2.496016s CPU (9.4%)

RUN-1004 : used memory is 797 MB, reserved memory is 824 MB, peak memory is 801 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.839321s wall, 0.390002s user + 0.124801s system = 0.514803s CPU (7.5%)

RUN-1004 : used memory is 794 MB, reserved memory is 821 MB, peak memory is 808 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.631487s wall, 4.555229s user + 0.530403s system = 5.085633s CPU (14.3%)

RUN-1004 : used memory is 784 MB, reserved memory is 811 MB, peak memory is 808 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.248050s wall, 3.276021s user + 0.046800s system = 3.322821s CPU (102.3%)

RUN-1004 : used memory is 503 MB, reserved memory is 551 MB, peak memory is 808 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.492322s wall, 1.450809s user + 0.062400s system = 1.513210s CPU (101.4%)

RUN-1004 : used memory is 518 MB, reserved memory is 557 MB, peak memory is 808 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.317738s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (98.3%)

RUN-1004 : used memory is 580 MB, reserved memory is 615 MB, peak memory is 808 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.897084s wall, 16.707707s user + 0.202801s system = 16.910508s CPU (100.1%)

RUN-1004 : used memory is 662 MB, reserved memory is 701 MB, peak memory is 808 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.628675s wall, 2.558416s user + 0.093601s system = 2.652017s CPU (100.9%)

RUN-1004 : used memory is 663 MB, reserved memory is 701 MB, peak memory is 808 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.183754s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (97.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(549): len = 516012, overlap = 183.5
PHY-3002 : Step(550): len = 355616, overlap = 242.5
PHY-3002 : Step(551): len = 277048, overlap = 269
PHY-3002 : Step(552): len = 227271, overlap = 287
PHY-3002 : Step(553): len = 188811, overlap = 303.25
PHY-3002 : Step(554): len = 153848, overlap = 327
PHY-3002 : Step(555): len = 125151, overlap = 347.25
PHY-3002 : Step(556): len = 102475, overlap = 358.75
PHY-3002 : Step(557): len = 86366.5, overlap = 366.75
PHY-3002 : Step(558): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(559): len = 76794.8, overlap = 374.5
PHY-3002 : Step(560): len = 77060.1, overlap = 372
PHY-3002 : Step(561): len = 88963, overlap = 355.25
PHY-3002 : Step(562): len = 87297.7, overlap = 351.25
PHY-3002 : Step(563): len = 87936.9, overlap = 342.75
PHY-3002 : Step(564): len = 86265.7, overlap = 338.75
PHY-3002 : Step(565): len = 87780.6, overlap = 338.75
PHY-3002 : Step(566): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(567): len = 90459.9, overlap = 335.5
PHY-3002 : Step(568): len = 100279, overlap = 329
PHY-3002 : Step(569): len = 108943, overlap = 304.75
PHY-3002 : Step(570): len = 107787, overlap = 296.75
PHY-3002 : Step(571): len = 107419, overlap = 293.25
PHY-3002 : Step(572): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(573): len = 109942, overlap = 281.25
PHY-3002 : Step(574): len = 113102, overlap = 280.75
PHY-3002 : Step(575): len = 114547, overlap = 271.75
PHY-3002 : Step(576): len = 118667, overlap = 258.25
PHY-3002 : Step(577): len = 123999, overlap = 251.5
PHY-3002 : Step(578): len = 124634, overlap = 248.75
PHY-3002 : Step(579): len = 124684, overlap = 244.75
PHY-3002 : Step(580): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(581): len = 131824, overlap = 236
PHY-3002 : Step(582): len = 136653, overlap = 229.75
PHY-3002 : Step(583): len = 134898, overlap = 216.5
PHY-3002 : Step(584): len = 135625, overlap = 210
PHY-3002 : Step(585): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(586): len = 142832, overlap = 188
PHY-3002 : Step(587): len = 154803, overlap = 161
PHY-3002 : Step(588): len = 152020, overlap = 164.5
PHY-3002 : Step(589): len = 151657, overlap = 166
PHY-3002 : Step(590): len = 153615, overlap = 166.25
PHY-3002 : Step(591): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(592): len = 157613, overlap = 156.25
PHY-3002 : Step(593): len = 164965, overlap = 156.5
PHY-3002 : Step(594): len = 164572, overlap = 150
PHY-3002 : Step(595): len = 165916, overlap = 146.25
PHY-3002 : Step(596): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(597): len = 171149, overlap = 144.25
PHY-3002 : Step(598): len = 176572, overlap = 130.75
PHY-3002 : Step(599): len = 175859, overlap = 129.75
PHY-3002 : Step(600): len = 175342, overlap = 129.5
PHY-3002 : Step(601): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002774s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.176192s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720944s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(602): len = 176347, overlap = 143.5
PHY-3002 : Step(603): len = 175829, overlap = 138.75
PHY-3002 : Step(604): len = 173913, overlap = 145.5
PHY-3002 : Step(605): len = 171123, overlap = 151.25
PHY-3002 : Step(606): len = 166997, overlap = 160.75
PHY-3002 : Step(607): len = 162855, overlap = 160.25
PHY-3002 : Step(608): len = 158657, overlap = 166.25
PHY-3002 : Step(609): len = 155273, overlap = 173.25
PHY-3002 : Step(610): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(611): len = 161713, overlap = 168.25
PHY-3002 : Step(612): len = 168923, overlap = 155
PHY-3002 : Step(613): len = 168593, overlap = 152.75
PHY-3002 : Step(614): len = 169018, overlap = 152.25
PHY-3002 : Step(615): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(616): len = 176370, overlap = 129.25
PHY-3002 : Step(617): len = 182169, overlap = 116.25
PHY-3002 : Step(618): len = 184286, overlap = 107.5
PHY-3002 : Step(619): len = 185814, overlap = 107.25
PHY-3002 : Step(620): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(621): len = 190967, overlap = 97
PHY-3002 : Step(622): len = 193687, overlap = 94.25
PHY-3002 : Step(623): len = 196707, overlap = 96.75
PHY-3002 : Step(624): len = 197674, overlap = 96.25
PHY-3002 : Step(625): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(626): len = 202568, overlap = 98.75
PHY-3002 : Step(627): len = 205330, overlap = 96.75
PHY-3002 : Step(628): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.116003s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (103.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.761398s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(629): len = 212602, overlap = 175.75
PHY-3002 : Step(630): len = 210147, overlap = 152.75
PHY-3002 : Step(631): len = 205280, overlap = 157.5
PHY-3002 : Step(632): len = 198607, overlap = 168.25
PHY-3002 : Step(633): len = 191888, overlap = 181.25
PHY-3002 : Step(634): len = 186573, overlap = 189.25
PHY-3002 : Step(635): len = 182941, overlap = 192.25
PHY-3002 : Step(636): len = 180079, overlap = 191.25
PHY-3002 : Step(637): len = 177802, overlap = 197.25
PHY-3002 : Step(638): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(639): len = 183625, overlap = 187.75
PHY-3002 : Step(640): len = 189652, overlap = 175.5
PHY-3002 : Step(641): len = 190379, overlap = 172
PHY-3002 : Step(642): len = 190815, overlap = 170.75
PHY-3002 : Step(643): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(644): len = 199505, overlap = 159.5
PHY-3002 : Step(645): len = 202349, overlap = 158.25
PHY-3002 : Step(646): len = 203852, overlap = 147.75
PHY-3002 : Step(647): len = 205833, overlap = 147.5
PHY-3002 : Step(648): len = 207612, overlap = 150
PHY-3002 : Step(649): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(650): len = 212683, overlap = 142.5
PHY-3002 : Step(651): len = 214042, overlap = 143.75
PHY-3002 : Step(652): len = 216266, overlap = 143
PHY-3002 : Step(653): len = 217679, overlap = 142.5
PHY-3002 : Step(654): len = 218247, overlap = 139.75
PHY-3002 : Step(655): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(656): len = 221513, overlap = 134.75
PHY-3002 : Step(657): len = 222629, overlap = 134.75
PHY-3002 : Step(658): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(659): len = 225348, overlap = 132.75
PHY-3002 : Step(660): len = 226865, overlap = 133
PHY-3002 : Step(661): len = 228495, overlap = 131.5
PHY-3002 : Step(662): len = 228664, overlap = 131.5
PHY-3002 : Step(663): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(664): len = 229753, overlap = 130.75
PHY-3002 : Step(665): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(666): len = 231101, overlap = 132.25
PHY-3002 : Step(667): len = 231856, overlap = 130
PHY-3002 : Step(668): len = 232377, overlap = 130
PHY-3002 : Step(669): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.385870s wall, 0.249602s user + 0.218401s system = 0.468003s CPU (121.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.082614s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.749935s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(670): len = 226946, overlap = 88.5
PHY-3002 : Step(671): len = 224385, overlap = 99.5
PHY-3002 : Step(672): len = 221196, overlap = 114.5
PHY-3002 : Step(673): len = 218823, overlap = 127
PHY-3002 : Step(674): len = 217277, overlap = 136.5
PHY-3002 : Step(675): len = 216164, overlap = 136.5
PHY-3002 : Step(676): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(677): len = 219413, overlap = 134
PHY-3002 : Step(678): len = 220033, overlap = 127.5
PHY-3002 : Step(679): len = 221417, overlap = 125.75
PHY-3002 : Step(680): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(681): len = 224624, overlap = 118.5
PHY-3002 : Step(682): len = 225863, overlap = 118.25
PHY-3002 : Step(683): len = 227316, overlap = 117
PHY-3002 : Step(684): len = 227743, overlap = 118
PHY-3002 : Step(685): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020386s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (76.5%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  21.947079s wall, 31.527802s user + 1.591210s system = 33.119012s CPU (150.9%)

RUN-1004 : used memory is 664 MB, reserved memory is 702 MB, peak memory is 808 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.719807s wall, 3.681624s user + 0.000000s system = 3.681624s CPU (99.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.325034s wall, 5.319634s user + 0.031200s system = 5.350834s CPU (100.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122070s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (115.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.548384s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.085865s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (90.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 25.885563s wall, 30.295394s user + 0.078001s system = 30.373395s CPU (117.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.848407s wall, 26.769772s user + 0.000000s system = 26.769772s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 5.984623s wall, 6.006038s user + 0.000000s system = 6.006038s CPU (100.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.304780s wall, 2.324415s user + 0.000000s system = 2.324415s CPU (100.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.523094s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (98.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.136305s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (103.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.716503s wall, 1.716011s user + 0.000000s system = 1.716011s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.010322s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (98.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.886532s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (100.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.911355s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (101.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.912539s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (97.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.963309s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (98.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.929219s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.929152s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (100.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.932238s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (100.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.172486s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (108.5%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  80.923714s wall, 85.192146s user + 0.140401s system = 85.332547s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  90.104986s wall, 94.349405s user + 0.171601s system = 94.521006s CPU (104.9%)

RUN-1004 : used memory is 702 MB, reserved memory is 733 MB, peak memory is 808 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.718855s wall, 2.574016s user + 0.156001s system = 2.730018s CPU (100.4%)

RUN-1004 : used memory is 702 MB, reserved memory is 733 MB, peak memory is 808 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.858940s wall, 3.915625s user + 0.015600s system = 3.931225s CPU (101.9%)

RUN-1004 : used memory is 743 MB, reserved memory is 785 MB, peak memory is 808 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.742723s wall, 20.280130s user + 0.046800s system = 20.326930s CPU (189.2%)

RUN-1004 : used memory is 763 MB, reserved memory is 805 MB, peak memory is 808 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.547997s wall, 1.341609s user + 0.202801s system = 1.544410s CPU (99.8%)

RUN-1004 : used memory is 846 MB, reserved memory is 879 MB, peak memory is 849 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.221237s wall, 1.638011s user + 0.156001s system = 1.794012s CPU (6.6%)

RUN-1004 : used memory is 814 MB, reserved memory is 881 MB, peak memory is 850 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.945480s wall, 0.249602s user + 0.093601s system = 0.343202s CPU (4.3%)

RUN-1004 : used memory is 812 MB, reserved memory is 883 MB, peak memory is 850 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  37.591877s wall, 3.759624s user + 0.561604s system = 4.321228s CPU (11.5%)

RUN-1004 : used memory is 802 MB, reserved memory is 872 MB, peak memory is 850 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.238268s wall, 3.307221s user + 0.031200s system = 3.338421s CPU (103.1%)

RUN-1004 : used memory is 569 MB, reserved memory is 662 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.504247s wall, 1.513210s user + 0.046800s system = 1.560010s CPU (103.7%)

RUN-1004 : used memory is 576 MB, reserved memory is 665 MB, peak memory is 850 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.275812s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (100.3%)

RUN-1004 : used memory is 589 MB, reserved memory is 676 MB, peak memory is 850 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.879792s wall, 16.676507s user + 0.234002s system = 16.910508s CPU (100.2%)

RUN-1004 : used memory is 664 MB, reserved memory is 742 MB, peak memory is 850 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.714167s wall, 2.652017s user + 0.078001s system = 2.730018s CPU (100.6%)

RUN-1004 : used memory is 664 MB, reserved memory is 742 MB, peak memory is 850 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.158127s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (102.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(686): len = 516012, overlap = 183.5
PHY-3002 : Step(687): len = 355616, overlap = 242.5
PHY-3002 : Step(688): len = 277048, overlap = 269
PHY-3002 : Step(689): len = 227271, overlap = 287
PHY-3002 : Step(690): len = 188811, overlap = 303.25
PHY-3002 : Step(691): len = 153848, overlap = 327
PHY-3002 : Step(692): len = 125151, overlap = 347.25
PHY-3002 : Step(693): len = 102475, overlap = 358.75
PHY-3002 : Step(694): len = 86366.5, overlap = 366.75
PHY-3002 : Step(695): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(696): len = 76794.8, overlap = 374.5
PHY-3002 : Step(697): len = 77060.1, overlap = 372
PHY-3002 : Step(698): len = 88963, overlap = 355.25
PHY-3002 : Step(699): len = 87297.7, overlap = 351.25
PHY-3002 : Step(700): len = 87936.9, overlap = 342.75
PHY-3002 : Step(701): len = 86265.7, overlap = 338.75
PHY-3002 : Step(702): len = 87780.6, overlap = 338.75
PHY-3002 : Step(703): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(704): len = 90459.9, overlap = 335.5
PHY-3002 : Step(705): len = 100279, overlap = 329
PHY-3002 : Step(706): len = 108943, overlap = 304.75
PHY-3002 : Step(707): len = 107787, overlap = 296.75
PHY-3002 : Step(708): len = 107419, overlap = 293.25
PHY-3002 : Step(709): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(710): len = 109942, overlap = 281.25
PHY-3002 : Step(711): len = 113102, overlap = 280.75
PHY-3002 : Step(712): len = 114547, overlap = 271.75
PHY-3002 : Step(713): len = 118667, overlap = 258.25
PHY-3002 : Step(714): len = 123999, overlap = 251.5
PHY-3002 : Step(715): len = 124634, overlap = 248.75
PHY-3002 : Step(716): len = 124684, overlap = 244.75
PHY-3002 : Step(717): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(718): len = 131824, overlap = 236
PHY-3002 : Step(719): len = 136653, overlap = 229.75
PHY-3002 : Step(720): len = 134898, overlap = 216.5
PHY-3002 : Step(721): len = 135625, overlap = 210
PHY-3002 : Step(722): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(723): len = 142832, overlap = 188
PHY-3002 : Step(724): len = 154803, overlap = 161
PHY-3002 : Step(725): len = 152020, overlap = 164.5
PHY-3002 : Step(726): len = 151657, overlap = 166
PHY-3002 : Step(727): len = 153615, overlap = 166.25
PHY-3002 : Step(728): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(729): len = 157613, overlap = 156.25
PHY-3002 : Step(730): len = 164965, overlap = 156.5
PHY-3002 : Step(731): len = 164572, overlap = 150
PHY-3002 : Step(732): len = 165916, overlap = 146.25
PHY-3002 : Step(733): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(734): len = 171149, overlap = 144.25
PHY-3002 : Step(735): len = 176572, overlap = 130.75
PHY-3002 : Step(736): len = 175859, overlap = 129.75
PHY-3002 : Step(737): len = 175342, overlap = 129.5
PHY-3002 : Step(738): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002951s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (528.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.182891s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.719385s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(739): len = 176347, overlap = 143.5
PHY-3002 : Step(740): len = 175829, overlap = 138.75
PHY-3002 : Step(741): len = 173913, overlap = 145.5
PHY-3002 : Step(742): len = 171123, overlap = 151.25
PHY-3002 : Step(743): len = 166997, overlap = 160.75
PHY-3002 : Step(744): len = 162855, overlap = 160.25
PHY-3002 : Step(745): len = 158657, overlap = 166.25
PHY-3002 : Step(746): len = 155273, overlap = 173.25
PHY-3002 : Step(747): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(748): len = 161713, overlap = 168.25
PHY-3002 : Step(749): len = 168923, overlap = 155
PHY-3002 : Step(750): len = 168593, overlap = 152.75
PHY-3002 : Step(751): len = 169018, overlap = 152.25
PHY-3002 : Step(752): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(753): len = 176370, overlap = 129.25
PHY-3002 : Step(754): len = 182169, overlap = 116.25
PHY-3002 : Step(755): len = 184286, overlap = 107.5
PHY-3002 : Step(756): len = 185814, overlap = 107.25
PHY-3002 : Step(757): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(758): len = 190967, overlap = 97
PHY-3002 : Step(759): len = 193687, overlap = 94.25
PHY-3002 : Step(760): len = 196707, overlap = 96.75
PHY-3002 : Step(761): len = 197674, overlap = 96.25
PHY-3002 : Step(762): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(763): len = 202568, overlap = 98.75
PHY-3002 : Step(764): len = 205330, overlap = 96.75
PHY-3002 : Step(765): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.123420s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.730122s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(766): len = 212602, overlap = 175.75
PHY-3002 : Step(767): len = 210147, overlap = 152.75
PHY-3002 : Step(768): len = 205280, overlap = 157.5
PHY-3002 : Step(769): len = 198607, overlap = 168.25
PHY-3002 : Step(770): len = 191888, overlap = 181.25
PHY-3002 : Step(771): len = 186573, overlap = 189.25
PHY-3002 : Step(772): len = 182941, overlap = 192.25
PHY-3002 : Step(773): len = 180079, overlap = 191.25
PHY-3002 : Step(774): len = 177802, overlap = 197.25
PHY-3002 : Step(775): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(776): len = 183625, overlap = 187.75
PHY-3002 : Step(777): len = 189652, overlap = 175.5
PHY-3002 : Step(778): len = 190379, overlap = 172
PHY-3002 : Step(779): len = 190815, overlap = 170.75
PHY-3002 : Step(780): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(781): len = 199505, overlap = 159.5
PHY-3002 : Step(782): len = 202349, overlap = 158.25
PHY-3002 : Step(783): len = 203852, overlap = 147.75
PHY-3002 : Step(784): len = 205833, overlap = 147.5
PHY-3002 : Step(785): len = 207612, overlap = 150
PHY-3002 : Step(786): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(787): len = 212683, overlap = 142.5
PHY-3002 : Step(788): len = 214042, overlap = 143.75
PHY-3002 : Step(789): len = 216266, overlap = 143
PHY-3002 : Step(790): len = 217679, overlap = 142.5
PHY-3002 : Step(791): len = 218247, overlap = 139.75
PHY-3002 : Step(792): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(793): len = 221513, overlap = 134.75
PHY-3002 : Step(794): len = 222629, overlap = 134.75
PHY-3002 : Step(795): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(796): len = 225348, overlap = 132.75
PHY-3002 : Step(797): len = 226865, overlap = 133
PHY-3002 : Step(798): len = 228495, overlap = 131.5
PHY-3002 : Step(799): len = 228664, overlap = 131.5
PHY-3002 : Step(800): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(801): len = 229753, overlap = 130.75
PHY-3002 : Step(802): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(803): len = 231101, overlap = 132.25
PHY-3002 : Step(804): len = 231856, overlap = 130
PHY-3002 : Step(805): len = 232377, overlap = 130
PHY-3002 : Step(806): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.344553s wall, 0.202801s user + 0.234002s system = 0.436803s CPU (126.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.075720s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.752328s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(807): len = 226946, overlap = 88.5
PHY-3002 : Step(808): len = 224385, overlap = 99.5
PHY-3002 : Step(809): len = 221196, overlap = 114.5
PHY-3002 : Step(810): len = 218823, overlap = 127
PHY-3002 : Step(811): len = 217277, overlap = 136.5
PHY-3002 : Step(812): len = 216164, overlap = 136.5
PHY-3002 : Step(813): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(814): len = 219413, overlap = 134
PHY-3002 : Step(815): len = 220033, overlap = 127.5
PHY-3002 : Step(816): len = 221417, overlap = 125.75
PHY-3002 : Step(817): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(818): len = 224624, overlap = 118.5
PHY-3002 : Step(819): len = 225863, overlap = 118.25
PHY-3002 : Step(820): len = 227316, overlap = 117
PHY-3002 : Step(821): len = 227743, overlap = 118
PHY-3002 : Step(822): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020845s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.8%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  21.509541s wall, 30.622996s user + 1.435209s system = 32.058205s CPU (149.0%)

RUN-1004 : used memory is 666 MB, reserved memory is 742 MB, peak memory is 850 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.666779s wall, 3.681624s user + 0.015600s system = 3.697224s CPU (100.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.320476s wall, 5.335234s user + 0.015600s system = 5.350834s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.128978s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (96.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.531305s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (99.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.088308s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (106.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 25.079342s wall, 29.437389s user + 0.234002s system = 29.671390s CPU (118.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 25.863545s wall, 25.786965s user + 0.000000s system = 25.786965s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 5.863000s wall, 5.881238s user + 0.000000s system = 5.881238s CPU (100.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.339003s wall, 2.324415s user + 0.000000s system = 2.324415s CPU (99.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.535149s wall, 1.544410s user + 0.015600s system = 1.560010s CPU (101.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.130288s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (100.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.681198s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (98.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.986494s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (99.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.864763s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (99.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.892686s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (103.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.880700s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (99.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.909547s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (101.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.903564s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (101.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.908810s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.911338s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.170822s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (100.5%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  78.707081s wall, 83.101733s user + 0.280802s system = 83.382535s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  87.830828s wall, 92.258991s user + 0.312002s system = 92.570993s CPU (105.4%)

RUN-1004 : used memory is 670 MB, reserved memory is 745 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.737405s wall, 2.589617s user + 0.124801s system = 2.714417s CPU (99.2%)

RUN-1004 : used memory is 670 MB, reserved memory is 745 MB, peak memory is 850 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.788478s wall, 3.728424s user + 0.031200s system = 3.759624s CPU (99.2%)

RUN-1004 : used memory is 720 MB, reserved memory is 794 MB, peak memory is 850 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.519202s wall, 20.124129s user + 0.031200s system = 20.155329s CPU (191.6%)

RUN-1004 : used memory is 741 MB, reserved memory is 814 MB, peak memory is 850 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.322031s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (100.3%)

RUN-1004 : used memory is 814 MB, reserved memory is 900 MB, peak memory is 850 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.649843s wall, 2.964019s user + 0.546003s system = 3.510022s CPU (13.2%)

RUN-1004 : used memory is 815 MB, reserved memory is 901 MB, peak memory is 850 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.800462s wall, 0.343202s user + 0.078001s system = 0.421203s CPU (6.2%)

RUN-1004 : used memory is 819 MB, reserved memory is 905 MB, peak memory is 850 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.521542s wall, 5.038832s user + 0.748805s system = 5.787637s CPU (16.3%)

RUN-1004 : used memory is 808 MB, reserved memory is 894 MB, peak memory is 850 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.967954s wall, 3.525623s user + 0.062400s system = 3.588023s CPU (90.4%)

RUN-1004 : used memory is 381 MB, reserved memory is 678 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.326918s wall, 1.560010s user + 0.187201s system = 1.747211s CPU (75.1%)

RUN-1004 : used memory is 443 MB, reserved memory is 683 MB, peak memory is 850 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  3.015902s wall, 1.466409s user + 0.062400s system = 1.528810s CPU (50.7%)

RUN-1004 : used memory is 450 MB, reserved memory is 693 MB, peak memory is 850 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   1.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  1308.441945s wall, 19.359724s user + 0.686404s system = 20.046128s CPU (1.5%)

RUN-1004 : used memory is 446 MB, reserved memory is 777 MB, peak memory is 850 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  6.681855s wall, 2.917219s user + 0.249602s system = 3.166820s CPU (47.4%)

RUN-1004 : used memory is 479 MB, reserved memory is 777 MB, peak memory is 850 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.141760s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (60.1%)

RUN-1004 : used memory is 492 MB, reserved memory is 777 MB, peak memory is 850 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.829198s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (72.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(823): len = 516012, overlap = 183.5
PHY-3002 : Step(824): len = 355616, overlap = 242.5
PHY-3002 : Step(825): len = 277048, overlap = 269
PHY-3002 : Step(826): len = 227271, overlap = 287
PHY-3002 : Step(827): len = 188811, overlap = 303.25
PHY-3002 : Step(828): len = 153848, overlap = 327
PHY-3002 : Step(829): len = 125151, overlap = 347.25
PHY-3002 : Step(830): len = 102475, overlap = 358.75
PHY-3002 : Step(831): len = 86366.5, overlap = 366.75
PHY-3002 : Step(832): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(833): len = 76794.8, overlap = 374.5
PHY-3002 : Step(834): len = 77060.1, overlap = 372
PHY-3002 : Step(835): len = 88963, overlap = 355.25
PHY-3002 : Step(836): len = 87297.7, overlap = 351.25
PHY-3002 : Step(837): len = 87936.9, overlap = 342.75
PHY-3002 : Step(838): len = 86265.7, overlap = 338.75
PHY-3002 : Step(839): len = 87780.6, overlap = 338.75
PHY-3002 : Step(840): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(841): len = 90459.9, overlap = 335.5
PHY-3002 : Step(842): len = 100279, overlap = 329
PHY-3002 : Step(843): len = 108943, overlap = 304.75
PHY-3002 : Step(844): len = 107787, overlap = 296.75
PHY-3002 : Step(845): len = 107419, overlap = 293.25
PHY-3002 : Step(846): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(847): len = 109942, overlap = 281.25
PHY-3002 : Step(848): len = 113102, overlap = 280.75
PHY-3002 : Step(849): len = 114547, overlap = 271.75
PHY-3002 : Step(850): len = 118667, overlap = 258.25
PHY-3002 : Step(851): len = 123999, overlap = 251.5
PHY-3002 : Step(852): len = 124634, overlap = 248.75
PHY-3002 : Step(853): len = 124684, overlap = 244.75
PHY-3002 : Step(854): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(855): len = 131824, overlap = 236
PHY-3002 : Step(856): len = 136653, overlap = 229.75
PHY-3002 : Step(857): len = 134898, overlap = 216.5
PHY-3002 : Step(858): len = 135625, overlap = 210
PHY-3002 : Step(859): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(860): len = 142832, overlap = 188
PHY-3002 : Step(861): len = 154803, overlap = 161
PHY-3002 : Step(862): len = 152020, overlap = 164.5
PHY-3002 : Step(863): len = 151657, overlap = 166
PHY-3002 : Step(864): len = 153615, overlap = 166.25
PHY-3002 : Step(865): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(866): len = 157613, overlap = 156.25
PHY-3002 : Step(867): len = 164965, overlap = 156.5
PHY-3002 : Step(868): len = 164572, overlap = 150
PHY-3002 : Step(869): len = 165916, overlap = 146.25
PHY-3002 : Step(870): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(871): len = 171149, overlap = 144.25
PHY-3002 : Step(872): len = 176572, overlap = 130.75
PHY-3002 : Step(873): len = 175859, overlap = 129.75
PHY-3002 : Step(874): len = 175342, overlap = 129.5
PHY-3002 : Step(875): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003122s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.220057s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.873597s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(876): len = 176347, overlap = 143.5
PHY-3002 : Step(877): len = 175829, overlap = 138.75
PHY-3002 : Step(878): len = 173913, overlap = 145.5
PHY-3002 : Step(879): len = 171123, overlap = 151.25
PHY-3002 : Step(880): len = 166997, overlap = 160.75
PHY-3002 : Step(881): len = 162855, overlap = 160.25
PHY-3002 : Step(882): len = 158657, overlap = 166.25
PHY-3002 : Step(883): len = 155273, overlap = 173.25
PHY-3002 : Step(884): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(885): len = 161713, overlap = 168.25
PHY-3002 : Step(886): len = 168923, overlap = 155
PHY-3002 : Step(887): len = 168593, overlap = 152.75
PHY-3002 : Step(888): len = 169018, overlap = 152.25
PHY-3002 : Step(889): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(890): len = 176370, overlap = 129.25
PHY-3002 : Step(891): len = 182169, overlap = 116.25
PHY-3002 : Step(892): len = 184286, overlap = 107.5
PHY-3002 : Step(893): len = 185814, overlap = 107.25
PHY-3002 : Step(894): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(895): len = 190967, overlap = 97
PHY-3002 : Step(896): len = 193687, overlap = 94.25
PHY-3002 : Step(897): len = 196707, overlap = 96.75
PHY-3002 : Step(898): len = 197674, overlap = 96.25
PHY-3002 : Step(899): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(900): len = 202568, overlap = 98.75
PHY-3002 : Step(901): len = 205330, overlap = 96.75
PHY-3002 : Step(902): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.051227s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.767361s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(903): len = 212602, overlap = 175.75
PHY-3002 : Step(904): len = 210147, overlap = 152.75
PHY-3002 : Step(905): len = 205280, overlap = 157.5
PHY-3002 : Step(906): len = 198607, overlap = 168.25
PHY-3002 : Step(907): len = 191888, overlap = 181.25
PHY-3002 : Step(908): len = 186573, overlap = 189.25
PHY-3002 : Step(909): len = 182941, overlap = 192.25
PHY-3002 : Step(910): len = 180079, overlap = 191.25
PHY-3002 : Step(911): len = 177802, overlap = 197.25
PHY-3002 : Step(912): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(913): len = 183625, overlap = 187.75
PHY-3002 : Step(914): len = 189652, overlap = 175.5
PHY-3002 : Step(915): len = 190379, overlap = 172
PHY-3002 : Step(916): len = 190815, overlap = 170.75
PHY-3002 : Step(917): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(918): len = 199505, overlap = 159.5
PHY-3002 : Step(919): len = 202349, overlap = 158.25
PHY-3002 : Step(920): len = 203852, overlap = 147.75
PHY-3002 : Step(921): len = 205833, overlap = 147.5
PHY-3002 : Step(922): len = 207612, overlap = 150
PHY-3002 : Step(923): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(924): len = 212683, overlap = 142.5
PHY-3002 : Step(925): len = 214042, overlap = 143.75
PHY-3002 : Step(926): len = 216266, overlap = 143
PHY-3002 : Step(927): len = 217679, overlap = 142.5
PHY-3002 : Step(928): len = 218247, overlap = 139.75
PHY-3002 : Step(929): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(930): len = 221513, overlap = 134.75
PHY-3002 : Step(931): len = 222629, overlap = 134.75
PHY-3002 : Step(932): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(933): len = 225348, overlap = 132.75
PHY-3002 : Step(934): len = 226865, overlap = 133
PHY-3002 : Step(935): len = 228495, overlap = 131.5
PHY-3002 : Step(936): len = 228664, overlap = 131.5
PHY-3002 : Step(937): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(938): len = 229753, overlap = 130.75
PHY-3002 : Step(939): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(940): len = 231101, overlap = 132.25
PHY-3002 : Step(941): len = 231856, overlap = 130
PHY-3002 : Step(942): len = 232377, overlap = 130
PHY-3002 : Step(943): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.406177s wall, 0.312002s user + 0.296402s system = 0.608404s CPU (149.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.029951s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.752397s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(944): len = 226946, overlap = 88.5
PHY-3002 : Step(945): len = 224385, overlap = 99.5
PHY-3002 : Step(946): len = 221196, overlap = 114.5
PHY-3002 : Step(947): len = 218823, overlap = 127
PHY-3002 : Step(948): len = 217277, overlap = 136.5
PHY-3002 : Step(949): len = 216164, overlap = 136.5
PHY-3002 : Step(950): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(951): len = 219413, overlap = 134
PHY-3002 : Step(952): len = 220033, overlap = 127.5
PHY-3002 : Step(953): len = 221417, overlap = 125.75
PHY-3002 : Step(954): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(955): len = 224624, overlap = 118.5
PHY-3002 : Step(956): len = 225863, overlap = 118.25
PHY-3002 : Step(957): len = 227316, overlap = 117
PHY-3002 : Step(958): len = 227743, overlap = 118
PHY-3002 : Step(959): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022429s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (139.1%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  25.621058s wall, 33.384214s user + 1.872012s system = 35.256226s CPU (137.6%)

RUN-1004 : used memory is 511 MB, reserved memory is 779 MB, peak memory is 850 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.776254s wall, 3.759624s user + 0.015600s system = 3.775224s CPU (100.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.464984s wall, 5.506835s user + 0.031200s system = 5.538036s CPU (101.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.119492s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.527862s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (100.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.088995s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 26.058613s wall, 30.560596s user + 0.202801s system = 30.763397s CPU (118.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.955281s wall, 26.878972s user + 0.062400s system = 26.941373s CPU (99.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.015482s wall, 6.006038s user + 0.015600s system = 6.021639s CPU (100.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.388402s wall, 2.355615s user + 0.031200s system = 2.386815s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.509914s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (98.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.108733s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (102.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.701454s wall, 1.716011s user + 0.000000s system = 1.716011s CPU (100.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.014360s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.880134s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (101.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.915289s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.918393s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (100.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.943943s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (97.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.928232s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (100.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.924546s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (97.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.921666s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.176764s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (97.1%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  82.696303s wall, 85.706949s user + 0.514803s system = 86.221753s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  92.081537s wall, 95.129410s user + 0.561604s system = 95.691013s CPU (103.9%)

RUN-1004 : used memory is 585 MB, reserved memory is 783 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.903137s wall, 2.745618s user + 0.156001s system = 2.901619s CPU (99.9%)

RUN-1004 : used memory is 586 MB, reserved memory is 783 MB, peak memory is 850 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.000001s wall, 3.822024s user + 0.046800s system = 3.868825s CPU (96.7%)

RUN-1004 : used memory is 616 MB, reserved memory is 842 MB, peak memory is 850 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.439918s wall, 22.682545s user + 0.156001s system = 22.838546s CPU (183.6%)

RUN-1004 : used memory is 650 MB, reserved memory is 862 MB, peak memory is 850 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.659340s wall, 1.419609s user + 0.015600s system = 1.435209s CPU (86.5%)

RUN-1004 : used memory is 759 MB, reserved memory is 934 MB, peak memory is 850 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.818125s wall, 5.241634s user + 0.374402s system = 5.616036s CPU (20.9%)

RUN-1004 : used memory is 745 MB, reserved memory is 936 MB, peak memory is 850 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.794788s wall, 0.296402s user + 0.124801s system = 0.421203s CPU (6.2%)

RUN-1004 : used memory is 756 MB, reserved memory is 946 MB, peak memory is 850 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.167899s wall, 7.519248s user + 0.577204s system = 8.096452s CPU (22.4%)

RUN-1004 : used memory is 745 MB, reserved memory is 936 MB, peak memory is 850 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.601773s wall, 3.400822s user + 0.078001s system = 3.478822s CPU (96.6%)

RUN-1004 : used memory is 515 MB, reserved memory is 706 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.600201s wall, 1.575610s user + 0.046800s system = 1.622410s CPU (101.4%)

RUN-1004 : used memory is 535 MB, reserved memory is 711 MB, peak memory is 850 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.590715s wall, 1.216808s user + 0.046800s system = 1.263608s CPU (79.4%)

RUN-1004 : used memory is 587 MB, reserved memory is 723 MB, peak memory is 850 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.514847s wall, 17.706114s user + 0.280802s system = 17.986915s CPU (97.1%)

RUN-1004 : used memory is 696 MB, reserved memory is 819 MB, peak memory is 850 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.021276s wall, 2.808018s user + 0.109201s system = 2.917219s CPU (96.6%)

RUN-1004 : used memory is 707 MB, reserved memory is 821 MB, peak memory is 850 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.190731s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(960): len = 516012, overlap = 183.5
PHY-3002 : Step(961): len = 355616, overlap = 242.5
PHY-3002 : Step(962): len = 277048, overlap = 269
PHY-3002 : Step(963): len = 227271, overlap = 287
PHY-3002 : Step(964): len = 188811, overlap = 303.25
PHY-3002 : Step(965): len = 153848, overlap = 327
PHY-3002 : Step(966): len = 125151, overlap = 347.25
PHY-3002 : Step(967): len = 102475, overlap = 358.75
PHY-3002 : Step(968): len = 86366.5, overlap = 366.75
PHY-3002 : Step(969): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(970): len = 76794.8, overlap = 374.5
PHY-3002 : Step(971): len = 77060.1, overlap = 372
PHY-3002 : Step(972): len = 88963, overlap = 355.25
PHY-3002 : Step(973): len = 87297.7, overlap = 351.25
PHY-3002 : Step(974): len = 87936.9, overlap = 342.75
PHY-3002 : Step(975): len = 86265.7, overlap = 338.75
PHY-3002 : Step(976): len = 87780.6, overlap = 338.75
PHY-3002 : Step(977): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(978): len = 90459.9, overlap = 335.5
PHY-3002 : Step(979): len = 100279, overlap = 329
PHY-3002 : Step(980): len = 108943, overlap = 304.75
PHY-3002 : Step(981): len = 107787, overlap = 296.75
PHY-3002 : Step(982): len = 107419, overlap = 293.25
PHY-3002 : Step(983): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(984): len = 109942, overlap = 281.25
PHY-3002 : Step(985): len = 113102, overlap = 280.75
PHY-3002 : Step(986): len = 114547, overlap = 271.75
PHY-3002 : Step(987): len = 118667, overlap = 258.25
PHY-3002 : Step(988): len = 123999, overlap = 251.5
PHY-3002 : Step(989): len = 124634, overlap = 248.75
PHY-3002 : Step(990): len = 124684, overlap = 244.75
PHY-3002 : Step(991): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(992): len = 131824, overlap = 236
PHY-3002 : Step(993): len = 136653, overlap = 229.75
PHY-3002 : Step(994): len = 134898, overlap = 216.5
PHY-3002 : Step(995): len = 135625, overlap = 210
PHY-3002 : Step(996): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(997): len = 142832, overlap = 188
PHY-3002 : Step(998): len = 154803, overlap = 161
PHY-3002 : Step(999): len = 152020, overlap = 164.5
PHY-3002 : Step(1000): len = 151657, overlap = 166
PHY-3002 : Step(1001): len = 153615, overlap = 166.25
PHY-3002 : Step(1002): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(1003): len = 157613, overlap = 156.25
PHY-3002 : Step(1004): len = 164965, overlap = 156.5
PHY-3002 : Step(1005): len = 164572, overlap = 150
PHY-3002 : Step(1006): len = 165916, overlap = 146.25
PHY-3002 : Step(1007): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(1008): len = 171149, overlap = 144.25
PHY-3002 : Step(1009): len = 176572, overlap = 130.75
PHY-3002 : Step(1010): len = 175859, overlap = 129.75
PHY-3002 : Step(1011): len = 175342, overlap = 129.5
PHY-3002 : Step(1012): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002780s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.257365s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.799357s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (93.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(1013): len = 176347, overlap = 143.5
PHY-3002 : Step(1014): len = 175829, overlap = 138.75
PHY-3002 : Step(1015): len = 173913, overlap = 145.5
PHY-3002 : Step(1016): len = 171123, overlap = 151.25
PHY-3002 : Step(1017): len = 166997, overlap = 160.75
PHY-3002 : Step(1018): len = 162855, overlap = 160.25
PHY-3002 : Step(1019): len = 158657, overlap = 166.25
PHY-3002 : Step(1020): len = 155273, overlap = 173.25
PHY-3002 : Step(1021): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(1022): len = 161713, overlap = 168.25
PHY-3002 : Step(1023): len = 168923, overlap = 155
PHY-3002 : Step(1024): len = 168593, overlap = 152.75
PHY-3002 : Step(1025): len = 169018, overlap = 152.25
PHY-3002 : Step(1026): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(1027): len = 176370, overlap = 129.25
PHY-3002 : Step(1028): len = 182169, overlap = 116.25
PHY-3002 : Step(1029): len = 184286, overlap = 107.5
PHY-3002 : Step(1030): len = 185814, overlap = 107.25
PHY-3002 : Step(1031): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(1032): len = 190967, overlap = 97
PHY-3002 : Step(1033): len = 193687, overlap = 94.25
PHY-3002 : Step(1034): len = 196707, overlap = 96.75
PHY-3002 : Step(1035): len = 197674, overlap = 96.25
PHY-3002 : Step(1036): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(1037): len = 202568, overlap = 98.75
PHY-3002 : Step(1038): len = 205330, overlap = 96.75
PHY-3002 : Step(1039): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.338647s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (96.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.795212s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(1040): len = 212602, overlap = 175.75
PHY-3002 : Step(1041): len = 210147, overlap = 152.75
PHY-3002 : Step(1042): len = 205280, overlap = 157.5
PHY-3002 : Step(1043): len = 198607, overlap = 168.25
PHY-3002 : Step(1044): len = 191888, overlap = 181.25
PHY-3002 : Step(1045): len = 186573, overlap = 189.25
PHY-3002 : Step(1046): len = 182941, overlap = 192.25
PHY-3002 : Step(1047): len = 180079, overlap = 191.25
PHY-3002 : Step(1048): len = 177802, overlap = 197.25
PHY-3002 : Step(1049): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(1050): len = 183625, overlap = 187.75
PHY-3002 : Step(1051): len = 189652, overlap = 175.5
PHY-3002 : Step(1052): len = 190379, overlap = 172
PHY-3002 : Step(1053): len = 190815, overlap = 170.75
PHY-3002 : Step(1054): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(1055): len = 199505, overlap = 159.5
PHY-3002 : Step(1056): len = 202349, overlap = 158.25
PHY-3002 : Step(1057): len = 203852, overlap = 147.75
PHY-3002 : Step(1058): len = 205833, overlap = 147.5
PHY-3002 : Step(1059): len = 207612, overlap = 150
PHY-3002 : Step(1060): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(1061): len = 212683, overlap = 142.5
PHY-3002 : Step(1062): len = 214042, overlap = 143.75
PHY-3002 : Step(1063): len = 216266, overlap = 143
PHY-3002 : Step(1064): len = 217679, overlap = 142.5
PHY-3002 : Step(1065): len = 218247, overlap = 139.75
PHY-3002 : Step(1066): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(1067): len = 221513, overlap = 134.75
PHY-3002 : Step(1068): len = 222629, overlap = 134.75
PHY-3002 : Step(1069): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(1070): len = 225348, overlap = 132.75
PHY-3002 : Step(1071): len = 226865, overlap = 133
PHY-3002 : Step(1072): len = 228495, overlap = 131.5
PHY-3002 : Step(1073): len = 228664, overlap = 131.5
PHY-3002 : Step(1074): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(1075): len = 229753, overlap = 130.75
PHY-3002 : Step(1076): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(1077): len = 231101, overlap = 132.25
PHY-3002 : Step(1078): len = 231856, overlap = 130
PHY-3002 : Step(1079): len = 232377, overlap = 130
PHY-3002 : Step(1080): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.446396s wall, 0.374402s user + 0.187201s system = 0.561604s CPU (125.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.128513s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.806664s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(1081): len = 226946, overlap = 88.5
PHY-3002 : Step(1082): len = 224385, overlap = 99.5
PHY-3002 : Step(1083): len = 221196, overlap = 114.5
PHY-3002 : Step(1084): len = 218823, overlap = 127
PHY-3002 : Step(1085): len = 217277, overlap = 136.5
PHY-3002 : Step(1086): len = 216164, overlap = 136.5
PHY-3002 : Step(1087): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(1088): len = 219413, overlap = 134
PHY-3002 : Step(1089): len = 220033, overlap = 127.5
PHY-3002 : Step(1090): len = 221417, overlap = 125.75
PHY-3002 : Step(1091): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(1092): len = 224624, overlap = 118.5
PHY-3002 : Step(1093): len = 225863, overlap = 118.25
PHY-3002 : Step(1094): len = 227316, overlap = 117
PHY-3002 : Step(1095): len = 227743, overlap = 118
PHY-3002 : Step(1096): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023250s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (134.2%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  24.650109s wall, 32.978611s user + 1.638011s system = 34.616622s CPU (140.4%)

RUN-1004 : used memory is 712 MB, reserved memory is 822 MB, peak memory is 850 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  4.015328s wall, 4.056026s user + 0.000000s system = 4.056026s CPU (101.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.827616s wall, 5.740837s user + 0.062400s system = 5.803237s CPU (99.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.143208s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.553950s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (98.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.094534s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 27.499902s wall, 31.496602s user + 0.156001s system = 31.652603s CPU (115.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 27.905388s wall, 27.534177s user + 0.015600s system = 27.549777s CPU (98.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.332667s wall, 6.271240s user + 0.031200s system = 6.302440s CPU (99.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.358198s wall, 2.355615s user + 0.015600s system = 2.371215s CPU (100.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.566344s wall, 1.560010s user + 0.015600s system = 1.575610s CPU (100.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.150064s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (100.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.955118s wall, 1.747211s user + 0.015600s system = 1.762811s CPU (90.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.039429s wall, 1.045207s user + 0.015600s system = 1.060807s CPU (102.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.913817s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.949860s wall, 0.951606s user + 0.015600s system = 0.967206s CPU (101.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.928619s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.950715s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (96.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.948645s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (100.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.964137s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (98.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.958350s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (97.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.186862s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (100.2%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  86.156650s wall, 88.265366s user + 0.390002s system = 88.655368s CPU (102.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  96.143144s wall, 98.233830s user + 0.452403s system = 98.686233s CPU (102.6%)

RUN-1004 : used memory is 727 MB, reserved memory is 826 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.908651s wall, 2.839218s user + 0.078001s system = 2.917219s CPU (100.3%)

RUN-1004 : used memory is 727 MB, reserved memory is 826 MB, peak memory is 850 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.303996s wall, 4.024826s user + 0.046800s system = 4.071626s CPU (94.6%)

RUN-1004 : used memory is 706 MB, reserved memory is 870 MB, peak memory is 850 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.710598s wall, 23.540551s user + 0.124801s system = 23.665352s CPU (186.2%)

RUN-1004 : used memory is 705 MB, reserved memory is 892 MB, peak memory is 850 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.608587s wall, 1.248008s user + 0.078001s system = 1.326008s CPU (82.4%)

RUN-1004 : used memory is 770 MB, reserved memory is 960 MB, peak memory is 850 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.590218s wall, 2.730018s user + 0.452403s system = 3.182420s CPU (12.0%)

RUN-1004 : used memory is 760 MB, reserved memory is 962 MB, peak memory is 850 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.785011s wall, 0.514803s user + 0.093601s system = 0.608404s CPU (9.0%)

RUN-1004 : used memory is 747 MB, reserved memory is 973 MB, peak memory is 850 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.811535s wall, 5.070032s user + 0.686404s system = 5.756437s CPU (16.1%)

RUN-1004 : used memory is 736 MB, reserved memory is 962 MB, peak memory is 850 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.567608s wall, 3.400822s user + 0.078001s system = 3.478822s CPU (97.5%)

RUN-1004 : used memory is 587 MB, reserved memory is 813 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.787821s wall, 1.435209s user + 0.062400s system = 1.497610s CPU (83.8%)

RUN-1004 : used memory is 608 MB, reserved memory is 814 MB, peak memory is 850 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.660398s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (85.5%)

RUN-1004 : used memory is 635 MB, reserved memory is 816 MB, peak memory is 850 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.091068s wall, 17.690513s user + 0.249602s system = 17.940115s CPU (99.2%)

RUN-1004 : used memory is 695 MB, reserved memory is 868 MB, peak memory is 850 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.821881s wall, 2.698817s user + 0.124801s system = 2.823618s CPU (100.1%)

RUN-1004 : used memory is 695 MB, reserved memory is 868 MB, peak memory is 850 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.217466s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1097): len = 516012, overlap = 183.5
PHY-3002 : Step(1098): len = 355616, overlap = 242.5
PHY-3002 : Step(1099): len = 277048, overlap = 269
PHY-3002 : Step(1100): len = 227271, overlap = 287
PHY-3002 : Step(1101): len = 188811, overlap = 303.25
PHY-3002 : Step(1102): len = 153848, overlap = 327
PHY-3002 : Step(1103): len = 125151, overlap = 347.25
PHY-3002 : Step(1104): len = 102475, overlap = 358.75
PHY-3002 : Step(1105): len = 86366.5, overlap = 366.75
PHY-3002 : Step(1106): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(1107): len = 76794.8, overlap = 374.5
PHY-3002 : Step(1108): len = 77060.1, overlap = 372
PHY-3002 : Step(1109): len = 88963, overlap = 355.25
PHY-3002 : Step(1110): len = 87297.7, overlap = 351.25
PHY-3002 : Step(1111): len = 87936.9, overlap = 342.75
PHY-3002 : Step(1112): len = 86265.7, overlap = 338.75
PHY-3002 : Step(1113): len = 87780.6, overlap = 338.75
PHY-3002 : Step(1114): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(1115): len = 90459.9, overlap = 335.5
PHY-3002 : Step(1116): len = 100279, overlap = 329
PHY-3002 : Step(1117): len = 108943, overlap = 304.75
PHY-3002 : Step(1118): len = 107787, overlap = 296.75
PHY-3002 : Step(1119): len = 107419, overlap = 293.25
PHY-3002 : Step(1120): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(1121): len = 109942, overlap = 281.25
PHY-3002 : Step(1122): len = 113102, overlap = 280.75
PHY-3002 : Step(1123): len = 114547, overlap = 271.75
PHY-3002 : Step(1124): len = 118667, overlap = 258.25
PHY-3002 : Step(1125): len = 123999, overlap = 251.5
PHY-3002 : Step(1126): len = 124634, overlap = 248.75
PHY-3002 : Step(1127): len = 124684, overlap = 244.75
PHY-3002 : Step(1128): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(1129): len = 131824, overlap = 236
PHY-3002 : Step(1130): len = 136653, overlap = 229.75
PHY-3002 : Step(1131): len = 134898, overlap = 216.5
PHY-3002 : Step(1132): len = 135625, overlap = 210
PHY-3002 : Step(1133): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(1134): len = 142832, overlap = 188
PHY-3002 : Step(1135): len = 154803, overlap = 161
PHY-3002 : Step(1136): len = 152020, overlap = 164.5
PHY-3002 : Step(1137): len = 151657, overlap = 166
PHY-3002 : Step(1138): len = 153615, overlap = 166.25
PHY-3002 : Step(1139): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(1140): len = 157613, overlap = 156.25
PHY-3002 : Step(1141): len = 164965, overlap = 156.5
PHY-3002 : Step(1142): len = 164572, overlap = 150
PHY-3002 : Step(1143): len = 165916, overlap = 146.25
PHY-3002 : Step(1144): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(1145): len = 171149, overlap = 144.25
PHY-3002 : Step(1146): len = 176572, overlap = 130.75
PHY-3002 : Step(1147): len = 175859, overlap = 129.75
PHY-3002 : Step(1148): len = 175342, overlap = 129.5
PHY-3002 : Step(1149): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005292s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (589.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.254322s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (97.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.805444s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (96.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(1150): len = 176347, overlap = 143.5
PHY-3002 : Step(1151): len = 175829, overlap = 138.75
PHY-3002 : Step(1152): len = 173913, overlap = 145.5
PHY-3002 : Step(1153): len = 171123, overlap = 151.25
PHY-3002 : Step(1154): len = 166997, overlap = 160.75
PHY-3002 : Step(1155): len = 162855, overlap = 160.25
PHY-3002 : Step(1156): len = 158657, overlap = 166.25
PHY-3002 : Step(1157): len = 155273, overlap = 173.25
PHY-3002 : Step(1158): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(1159): len = 161713, overlap = 168.25
PHY-3002 : Step(1160): len = 168923, overlap = 155
PHY-3002 : Step(1161): len = 168593, overlap = 152.75
PHY-3002 : Step(1162): len = 169018, overlap = 152.25
PHY-3002 : Step(1163): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(1164): len = 176370, overlap = 129.25
PHY-3002 : Step(1165): len = 182169, overlap = 116.25
PHY-3002 : Step(1166): len = 184286, overlap = 107.5
PHY-3002 : Step(1167): len = 185814, overlap = 107.25
PHY-3002 : Step(1168): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(1169): len = 190967, overlap = 97
PHY-3002 : Step(1170): len = 193687, overlap = 94.25
PHY-3002 : Step(1171): len = 196707, overlap = 96.75
PHY-3002 : Step(1172): len = 197674, overlap = 96.25
PHY-3002 : Step(1173): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(1174): len = 202568, overlap = 98.75
PHY-3002 : Step(1175): len = 205330, overlap = 96.75
PHY-3002 : Step(1176): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.561130s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (90.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.961526s wall, 0.889206s user + 0.015600s system = 0.904806s CPU (94.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(1177): len = 212602, overlap = 175.75
PHY-3002 : Step(1178): len = 210147, overlap = 152.75
PHY-3002 : Step(1179): len = 205280, overlap = 157.5
PHY-3002 : Step(1180): len = 198607, overlap = 168.25
PHY-3002 : Step(1181): len = 191888, overlap = 181.25
PHY-3002 : Step(1182): len = 186573, overlap = 189.25
PHY-3002 : Step(1183): len = 182941, overlap = 192.25
PHY-3002 : Step(1184): len = 180079, overlap = 191.25
PHY-3002 : Step(1185): len = 177802, overlap = 197.25
PHY-3002 : Step(1186): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(1187): len = 183625, overlap = 187.75
PHY-3002 : Step(1188): len = 189652, overlap = 175.5
PHY-3002 : Step(1189): len = 190379, overlap = 172
PHY-3002 : Step(1190): len = 190815, overlap = 170.75
PHY-3002 : Step(1191): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(1192): len = 199505, overlap = 159.5
PHY-3002 : Step(1193): len = 202349, overlap = 158.25
PHY-3002 : Step(1194): len = 203852, overlap = 147.75
PHY-3002 : Step(1195): len = 205833, overlap = 147.5
PHY-3002 : Step(1196): len = 207612, overlap = 150
PHY-3002 : Step(1197): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(1198): len = 212683, overlap = 142.5
PHY-3002 : Step(1199): len = 214042, overlap = 143.75
PHY-3002 : Step(1200): len = 216266, overlap = 143
PHY-3002 : Step(1201): len = 217679, overlap = 142.5
PHY-3002 : Step(1202): len = 218247, overlap = 139.75
PHY-3002 : Step(1203): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(1204): len = 221513, overlap = 134.75
PHY-3002 : Step(1205): len = 222629, overlap = 134.75
PHY-3002 : Step(1206): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(1207): len = 225348, overlap = 132.75
PHY-3002 : Step(1208): len = 226865, overlap = 133
PHY-3002 : Step(1209): len = 228495, overlap = 131.5
PHY-3002 : Step(1210): len = 228664, overlap = 131.5
PHY-3002 : Step(1211): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(1212): len = 229753, overlap = 130.75
PHY-3002 : Step(1213): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(1214): len = 231101, overlap = 132.25
PHY-3002 : Step(1215): len = 231856, overlap = 130
PHY-3002 : Step(1216): len = 232377, overlap = 130
PHY-3002 : Step(1217): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.419002s wall, 0.249602s user + 0.296402s system = 0.546003s CPU (130.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.385638s wall, 1.310408s user + 0.093601s system = 1.404009s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.039460s wall, 0.811205s user + 0.062400s system = 0.873606s CPU (84.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(1218): len = 226946, overlap = 88.5
PHY-3002 : Step(1219): len = 224385, overlap = 99.5
PHY-3002 : Step(1220): len = 221196, overlap = 114.5
PHY-3002 : Step(1221): len = 218823, overlap = 127
PHY-3002 : Step(1222): len = 217277, overlap = 136.5
PHY-3002 : Step(1223): len = 216164, overlap = 136.5
PHY-3002 : Step(1224): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(1225): len = 219413, overlap = 134
PHY-3002 : Step(1226): len = 220033, overlap = 127.5
PHY-3002 : Step(1227): len = 221417, overlap = 125.75
PHY-3002 : Step(1228): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(1229): len = 224624, overlap = 118.5
PHY-3002 : Step(1230): len = 225863, overlap = 118.25
PHY-3002 : Step(1231): len = 227316, overlap = 117
PHY-3002 : Step(1232): len = 227743, overlap = 118
PHY-3002 : Step(1233): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025789s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (121.0%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  28.804605s wall, 35.927030s user + 2.854818s system = 38.781849s CPU (134.6%)

RUN-1004 : used memory is 699 MB, reserved memory is 872 MB, peak memory is 850 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.359921s wall, 3.416422s user + 0.062400s system = 3.478822s CPU (103.5%)

RUN-1004 : used memory is 592 MB, reserved memory is 771 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.550429s wall, 1.513210s user + 0.031200s system = 1.544410s CPU (99.6%)

RUN-1004 : used memory is 596 MB, reserved memory is 774 MB, peak memory is 850 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.340042s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (101.3%)

RUN-1004 : used memory is 604 MB, reserved memory is 781 MB, peak memory is 850 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.531924s wall, 17.503312s user + 0.109201s system = 17.612513s CPU (100.5%)

RUN-1004 : used memory is 684 MB, reserved memory is 851 MB, peak memory is 850 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 21 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.811983s wall, 2.730018s user + 0.078001s system = 2.808018s CPU (99.9%)

RUN-1004 : used memory is 685 MB, reserved memory is 852 MB, peak memory is 850 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.195164s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (104.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1234): len = 516012, overlap = 183.5
PHY-3002 : Step(1235): len = 355616, overlap = 242.5
PHY-3002 : Step(1236): len = 277048, overlap = 269
PHY-3002 : Step(1237): len = 227271, overlap = 287
PHY-3002 : Step(1238): len = 188811, overlap = 303.25
PHY-3002 : Step(1239): len = 153848, overlap = 327
PHY-3002 : Step(1240): len = 125151, overlap = 347.25
PHY-3002 : Step(1241): len = 102475, overlap = 358.75
PHY-3002 : Step(1242): len = 86366.5, overlap = 366.75
PHY-3002 : Step(1243): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(1244): len = 76794.8, overlap = 374.5
PHY-3002 : Step(1245): len = 77060.1, overlap = 372
PHY-3002 : Step(1246): len = 88963, overlap = 355.25
PHY-3002 : Step(1247): len = 87297.7, overlap = 351.25
PHY-3002 : Step(1248): len = 87936.9, overlap = 342.75
PHY-3002 : Step(1249): len = 86265.7, overlap = 338.75
PHY-3002 : Step(1250): len = 87780.6, overlap = 338.75
PHY-3002 : Step(1251): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(1252): len = 90459.9, overlap = 335.5
PHY-3002 : Step(1253): len = 100279, overlap = 329
PHY-3002 : Step(1254): len = 108943, overlap = 304.75
PHY-3002 : Step(1255): len = 107787, overlap = 296.75
PHY-3002 : Step(1256): len = 107419, overlap = 293.25
PHY-3002 : Step(1257): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(1258): len = 109942, overlap = 281.25
PHY-3002 : Step(1259): len = 113102, overlap = 280.75
PHY-3002 : Step(1260): len = 114547, overlap = 271.75
PHY-3002 : Step(1261): len = 118667, overlap = 258.25
PHY-3002 : Step(1262): len = 123999, overlap = 251.5
PHY-3002 : Step(1263): len = 124634, overlap = 248.75
PHY-3002 : Step(1264): len = 124684, overlap = 244.75
PHY-3002 : Step(1265): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(1266): len = 131824, overlap = 236
PHY-3002 : Step(1267): len = 136653, overlap = 229.75
PHY-3002 : Step(1268): len = 134898, overlap = 216.5
PHY-3002 : Step(1269): len = 135625, overlap = 210
PHY-3002 : Step(1270): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(1271): len = 142832, overlap = 188
PHY-3002 : Step(1272): len = 154803, overlap = 161
PHY-3002 : Step(1273): len = 152020, overlap = 164.5
PHY-3002 : Step(1274): len = 151657, overlap = 166
PHY-3002 : Step(1275): len = 153615, overlap = 166.25
PHY-3002 : Step(1276): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(1277): len = 157613, overlap = 156.25
PHY-3002 : Step(1278): len = 164965, overlap = 156.5
PHY-3002 : Step(1279): len = 164572, overlap = 150
PHY-3002 : Step(1280): len = 165916, overlap = 146.25
PHY-3002 : Step(1281): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(1282): len = 171149, overlap = 144.25
PHY-3002 : Step(1283): len = 176572, overlap = 130.75
PHY-3002 : Step(1284): len = 175859, overlap = 129.75
PHY-3002 : Step(1285): len = 175342, overlap = 129.5
PHY-3002 : Step(1286): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002922s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.289476s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (101.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.750087s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(1287): len = 176347, overlap = 143.5
PHY-3002 : Step(1288): len = 175829, overlap = 138.75
PHY-3002 : Step(1289): len = 173913, overlap = 145.5
PHY-3002 : Step(1290): len = 171123, overlap = 151.25
PHY-3002 : Step(1291): len = 166997, overlap = 160.75
PHY-3002 : Step(1292): len = 162855, overlap = 160.25
PHY-3002 : Step(1293): len = 158657, overlap = 166.25
PHY-3002 : Step(1294): len = 155273, overlap = 173.25
PHY-3002 : Step(1295): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(1296): len = 161713, overlap = 168.25
PHY-3002 : Step(1297): len = 168923, overlap = 155
PHY-3002 : Step(1298): len = 168593, overlap = 152.75
PHY-3002 : Step(1299): len = 169018, overlap = 152.25
PHY-3002 : Step(1300): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(1301): len = 176370, overlap = 129.25
PHY-3002 : Step(1302): len = 182169, overlap = 116.25
PHY-3002 : Step(1303): len = 184286, overlap = 107.5
PHY-3002 : Step(1304): len = 185814, overlap = 107.25
PHY-3002 : Step(1305): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(1306): len = 190967, overlap = 97
PHY-3002 : Step(1307): len = 193687, overlap = 94.25
PHY-3002 : Step(1308): len = 196707, overlap = 96.75
PHY-3002 : Step(1309): len = 197674, overlap = 96.25
PHY-3002 : Step(1310): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(1311): len = 202568, overlap = 98.75
PHY-3002 : Step(1312): len = 205330, overlap = 96.75
PHY-3002 : Step(1313): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.213111s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.771760s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(1314): len = 212602, overlap = 175.75
PHY-3002 : Step(1315): len = 210147, overlap = 152.75
PHY-3002 : Step(1316): len = 205280, overlap = 157.5
PHY-3002 : Step(1317): len = 198607, overlap = 168.25
PHY-3002 : Step(1318): len = 191888, overlap = 181.25
PHY-3002 : Step(1319): len = 186573, overlap = 189.25
PHY-3002 : Step(1320): len = 182941, overlap = 192.25
PHY-3002 : Step(1321): len = 180079, overlap = 191.25
PHY-3002 : Step(1322): len = 177802, overlap = 197.25
PHY-3002 : Step(1323): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(1324): len = 183625, overlap = 187.75
PHY-3002 : Step(1325): len = 189652, overlap = 175.5
PHY-3002 : Step(1326): len = 190379, overlap = 172
PHY-3002 : Step(1327): len = 190815, overlap = 170.75
PHY-3002 : Step(1328): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(1329): len = 199505, overlap = 159.5
PHY-3002 : Step(1330): len = 202349, overlap = 158.25
PHY-3002 : Step(1331): len = 203852, overlap = 147.75
PHY-3002 : Step(1332): len = 205833, overlap = 147.5
PHY-3002 : Step(1333): len = 207612, overlap = 150
PHY-3002 : Step(1334): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(1335): len = 212683, overlap = 142.5
PHY-3002 : Step(1336): len = 214042, overlap = 143.75
PHY-3002 : Step(1337): len = 216266, overlap = 143
PHY-3002 : Step(1338): len = 217679, overlap = 142.5
PHY-3002 : Step(1339): len = 218247, overlap = 139.75
PHY-3002 : Step(1340): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(1341): len = 221513, overlap = 134.75
PHY-3002 : Step(1342): len = 222629, overlap = 134.75
PHY-3002 : Step(1343): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(1344): len = 225348, overlap = 132.75
PHY-3002 : Step(1345): len = 226865, overlap = 133
PHY-3002 : Step(1346): len = 228495, overlap = 131.5
PHY-3002 : Step(1347): len = 228664, overlap = 131.5
PHY-3002 : Step(1348): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(1349): len = 229753, overlap = 130.75
PHY-3002 : Step(1350): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(1351): len = 231101, overlap = 132.25
PHY-3002 : Step(1352): len = 231856, overlap = 130
PHY-3002 : Step(1353): len = 232377, overlap = 130
PHY-3002 : Step(1354): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.388140s wall, 0.358802s user + 0.202801s system = 0.561604s CPU (144.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.150421s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (101.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.787348s wall, 0.826805s user + 0.031200s system = 0.858005s CPU (109.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(1355): len = 226946, overlap = 88.5
PHY-3002 : Step(1356): len = 224385, overlap = 99.5
PHY-3002 : Step(1357): len = 221196, overlap = 114.5
PHY-3002 : Step(1358): len = 218823, overlap = 127
PHY-3002 : Step(1359): len = 217277, overlap = 136.5
PHY-3002 : Step(1360): len = 216164, overlap = 136.5
PHY-3002 : Step(1361): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(1362): len = 219413, overlap = 134
PHY-3002 : Step(1363): len = 220033, overlap = 127.5
PHY-3002 : Step(1364): len = 221417, overlap = 125.75
PHY-3002 : Step(1365): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(1366): len = 224624, overlap = 118.5
PHY-3002 : Step(1367): len = 225863, overlap = 118.25
PHY-3002 : Step(1368): len = 227316, overlap = 117
PHY-3002 : Step(1369): len = 227743, overlap = 118
PHY-3002 : Step(1370): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022518s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (138.6%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  23.441948s wall, 32.557409s user + 1.965613s system = 34.523021s CPU (147.3%)

RUN-1004 : used memory is 687 MB, reserved memory is 852 MB, peak memory is 850 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.821529s wall, 3.806424s user + 0.015600s system = 3.822024s CPU (100.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.089153s wall, 5.647236s user + 0.062400s system = 5.709637s CPU (93.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.203701s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.535035s wall, 0.530403s user + 0.015600s system = 0.546003s CPU (102.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.089587s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (87.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 26.192105s wall, 30.856998s user + 0.171601s system = 31.028599s CPU (118.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 27.015251s wall, 26.847772s user + 0.046800s system = 26.894572s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.135457s wall, 6.068439s user + 0.062400s system = 6.130839s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.286714s wall, 2.277615s user + 0.031200s system = 2.308815s CPU (101.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.565146s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (99.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.120850s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.814875s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.019135s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (99.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.880121s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (99.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.919498s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (101.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.909655s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.924713s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.952360s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (98.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.943650s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (97.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.961506s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (100.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.191580s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (105.9%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.155081s wall, 86.315353s user + 0.592804s system = 86.908157s CPU (104.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  93.209093s wall, 95.909415s user + 0.670804s system = 96.580219s CPU (103.6%)

RUN-1004 : used memory is 769 MB, reserved memory is 851 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.854881s wall, 2.714417s user + 0.124801s system = 2.839218s CPU (99.5%)

RUN-1004 : used memory is 771 MB, reserved memory is 851 MB, peak memory is 850 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.022693s wall, 3.978026s user + 0.000000s system = 3.978026s CPU (98.9%)

RUN-1004 : used memory is 789 MB, reserved memory is 885 MB, peak memory is 850 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.855274s wall, 20.124129s user + 0.000000s system = 20.124129s CPU (185.4%)

RUN-1004 : used memory is 783 MB, reserved memory is 893 MB, peak memory is 850 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.646550s wall, 1.482009s user + 0.140401s system = 1.622410s CPU (98.5%)

RUN-1004 : used memory is 838 MB, reserved memory is 969 MB, peak memory is 853 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.438975s wall, 2.589617s user + 0.421203s system = 3.010819s CPU (11.4%)

RUN-1004 : used memory is 806 MB, reserved memory is 971 MB, peak memory is 853 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.775643s wall, 0.327602s user + 0.109201s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 783 MB, reserved memory is 981 MB, peak memory is 853 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.772383s wall, 4.914032s user + 0.733205s system = 5.647236s CPU (15.8%)

RUN-1004 : used memory is 773 MB, reserved memory is 971 MB, peak memory is 853 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.536024s wall, 3.463222s user + 0.062400s system = 3.525623s CPU (99.7%)

RUN-1004 : used memory is 623 MB, reserved memory is 821 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.628050s wall, 1.513210s user + 0.062400s system = 1.575610s CPU (96.8%)

RUN-1004 : used memory is 629 MB, reserved memory is 823 MB, peak memory is 853 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.802312s wall, 1.560010s user + 0.093601s system = 1.653611s CPU (91.7%)

RUN-1004 : used memory is 642 MB, reserved memory is 825 MB, peak memory is 853 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.864817s wall, 18.392518s user + 0.499203s system = 18.891721s CPU (100.1%)

RUN-1004 : used memory is 649 MB, reserved memory is 872 MB, peak memory is 853 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 23 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.868042s wall, 2.698817s user + 0.187201s system = 2.886019s CPU (100.6%)

RUN-1004 : used memory is 652 MB, reserved memory is 872 MB, peak memory is 853 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.186112s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1371): len = 516012, overlap = 183.5
PHY-3002 : Step(1372): len = 355616, overlap = 242.5
PHY-3002 : Step(1373): len = 277048, overlap = 269
PHY-3002 : Step(1374): len = 227271, overlap = 287
PHY-3002 : Step(1375): len = 188811, overlap = 303.25
PHY-3002 : Step(1376): len = 153848, overlap = 327
PHY-3002 : Step(1377): len = 125151, overlap = 347.25
PHY-3002 : Step(1378): len = 102475, overlap = 358.75
PHY-3002 : Step(1379): len = 86366.5, overlap = 366.75
PHY-3002 : Step(1380): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(1381): len = 76794.8, overlap = 374.5
PHY-3002 : Step(1382): len = 77060.1, overlap = 372
PHY-3002 : Step(1383): len = 88963, overlap = 355.25
PHY-3002 : Step(1384): len = 87297.7, overlap = 351.25
PHY-3002 : Step(1385): len = 87936.9, overlap = 342.75
PHY-3002 : Step(1386): len = 86265.7, overlap = 338.75
PHY-3002 : Step(1387): len = 87780.6, overlap = 338.75
PHY-3002 : Step(1388): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(1389): len = 90459.9, overlap = 335.5
PHY-3002 : Step(1390): len = 100279, overlap = 329
PHY-3002 : Step(1391): len = 108943, overlap = 304.75
PHY-3002 : Step(1392): len = 107787, overlap = 296.75
PHY-3002 : Step(1393): len = 107419, overlap = 293.25
PHY-3002 : Step(1394): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(1395): len = 109942, overlap = 281.25
PHY-3002 : Step(1396): len = 113102, overlap = 280.75
PHY-3002 : Step(1397): len = 114547, overlap = 271.75
PHY-3002 : Step(1398): len = 118667, overlap = 258.25
PHY-3002 : Step(1399): len = 123999, overlap = 251.5
PHY-3002 : Step(1400): len = 124634, overlap = 248.75
PHY-3002 : Step(1401): len = 124684, overlap = 244.75
PHY-3002 : Step(1402): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(1403): len = 131824, overlap = 236
PHY-3002 : Step(1404): len = 136653, overlap = 229.75
PHY-3002 : Step(1405): len = 134898, overlap = 216.5
PHY-3002 : Step(1406): len = 135625, overlap = 210
PHY-3002 : Step(1407): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(1408): len = 142832, overlap = 188
PHY-3002 : Step(1409): len = 154803, overlap = 161
PHY-3002 : Step(1410): len = 152020, overlap = 164.5
PHY-3002 : Step(1411): len = 151657, overlap = 166
PHY-3002 : Step(1412): len = 153615, overlap = 166.25
PHY-3002 : Step(1413): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(1414): len = 157613, overlap = 156.25
PHY-3002 : Step(1415): len = 164965, overlap = 156.5
PHY-3002 : Step(1416): len = 164572, overlap = 150
PHY-3002 : Step(1417): len = 165916, overlap = 146.25
PHY-3002 : Step(1418): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(1419): len = 171149, overlap = 144.25
PHY-3002 : Step(1420): len = 176572, overlap = 130.75
PHY-3002 : Step(1421): len = 175859, overlap = 129.75
PHY-3002 : Step(1422): len = 175342, overlap = 129.5
PHY-3002 : Step(1423): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.321738s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.905965s wall, 0.764405s user + 0.031200s system = 0.795605s CPU (87.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(1424): len = 176347, overlap = 143.5
PHY-3002 : Step(1425): len = 175829, overlap = 138.75
PHY-3002 : Step(1426): len = 173913, overlap = 145.5
PHY-3002 : Step(1427): len = 171123, overlap = 151.25
PHY-3002 : Step(1428): len = 166997, overlap = 160.75
PHY-3002 : Step(1429): len = 162855, overlap = 160.25
PHY-3002 : Step(1430): len = 158657, overlap = 166.25
PHY-3002 : Step(1431): len = 155273, overlap = 173.25
PHY-3002 : Step(1432): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(1433): len = 161713, overlap = 168.25
PHY-3002 : Step(1434): len = 168923, overlap = 155
PHY-3002 : Step(1435): len = 168593, overlap = 152.75
PHY-3002 : Step(1436): len = 169018, overlap = 152.25
PHY-3002 : Step(1437): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(1438): len = 176370, overlap = 129.25
PHY-3002 : Step(1439): len = 182169, overlap = 116.25
PHY-3002 : Step(1440): len = 184286, overlap = 107.5
PHY-3002 : Step(1441): len = 185814, overlap = 107.25
PHY-3002 : Step(1442): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(1443): len = 190967, overlap = 97
PHY-3002 : Step(1444): len = 193687, overlap = 94.25
PHY-3002 : Step(1445): len = 196707, overlap = 96.75
PHY-3002 : Step(1446): len = 197674, overlap = 96.25
PHY-3002 : Step(1447): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(1448): len = 202568, overlap = 98.75
PHY-3002 : Step(1449): len = 205330, overlap = 96.75
PHY-3002 : Step(1450): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.233096s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.771305s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(1451): len = 212602, overlap = 175.75
PHY-3002 : Step(1452): len = 210147, overlap = 152.75
PHY-3002 : Step(1453): len = 205280, overlap = 157.5
PHY-3002 : Step(1454): len = 198607, overlap = 168.25
PHY-3002 : Step(1455): len = 191888, overlap = 181.25
PHY-3002 : Step(1456): len = 186573, overlap = 189.25
PHY-3002 : Step(1457): len = 182941, overlap = 192.25
PHY-3002 : Step(1458): len = 180079, overlap = 191.25
PHY-3002 : Step(1459): len = 177802, overlap = 197.25
PHY-3002 : Step(1460): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(1461): len = 183625, overlap = 187.75
PHY-3002 : Step(1462): len = 189652, overlap = 175.5
PHY-3002 : Step(1463): len = 190379, overlap = 172
PHY-3002 : Step(1464): len = 190815, overlap = 170.75
PHY-3002 : Step(1465): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(1466): len = 199505, overlap = 159.5
PHY-3002 : Step(1467): len = 202349, overlap = 158.25
PHY-3002 : Step(1468): len = 203852, overlap = 147.75
PHY-3002 : Step(1469): len = 205833, overlap = 147.5
PHY-3002 : Step(1470): len = 207612, overlap = 150
PHY-3002 : Step(1471): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(1472): len = 212683, overlap = 142.5
PHY-3002 : Step(1473): len = 214042, overlap = 143.75
PHY-3002 : Step(1474): len = 216266, overlap = 143
PHY-3002 : Step(1475): len = 217679, overlap = 142.5
PHY-3002 : Step(1476): len = 218247, overlap = 139.75
PHY-3002 : Step(1477): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(1478): len = 221513, overlap = 134.75
PHY-3002 : Step(1479): len = 222629, overlap = 134.75
PHY-3002 : Step(1480): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(1481): len = 225348, overlap = 132.75
PHY-3002 : Step(1482): len = 226865, overlap = 133
PHY-3002 : Step(1483): len = 228495, overlap = 131.5
PHY-3002 : Step(1484): len = 228664, overlap = 131.5
PHY-3002 : Step(1485): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(1486): len = 229753, overlap = 130.75
PHY-3002 : Step(1487): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(1488): len = 231101, overlap = 132.25
PHY-3002 : Step(1489): len = 231856, overlap = 130
PHY-3002 : Step(1490): len = 232377, overlap = 130
PHY-3002 : Step(1491): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.407186s wall, 0.343202s user + 0.234002s system = 0.577204s CPU (141.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.190811s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.782147s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(1492): len = 226946, overlap = 88.5
PHY-3002 : Step(1493): len = 224385, overlap = 99.5
PHY-3002 : Step(1494): len = 221196, overlap = 114.5
PHY-3002 : Step(1495): len = 218823, overlap = 127
PHY-3002 : Step(1496): len = 217277, overlap = 136.5
PHY-3002 : Step(1497): len = 216164, overlap = 136.5
PHY-3002 : Step(1498): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(1499): len = 219413, overlap = 134
PHY-3002 : Step(1500): len = 220033, overlap = 127.5
PHY-3002 : Step(1501): len = 221417, overlap = 125.75
PHY-3002 : Step(1502): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(1503): len = 224624, overlap = 118.5
PHY-3002 : Step(1504): len = 225863, overlap = 118.25
PHY-3002 : Step(1505): len = 227316, overlap = 117
PHY-3002 : Step(1506): len = 227743, overlap = 118
PHY-3002 : Step(1507): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020973s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.4%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  23.677682s wall, 32.822610s user + 2.059213s system = 34.881824s CPU (147.3%)

RUN-1004 : used memory is 679 MB, reserved memory is 873 MB, peak memory is 853 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.926973s wall, 3.837625s user + 0.078001s system = 3.915625s CPU (99.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.194743s wall, 5.912438s user + 0.078001s system = 5.990438s CPU (96.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.141479s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.548681s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.089423s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (87.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 27.031976s wall, 31.590203s user + 0.156001s system = 31.746204s CPU (117.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 27.304456s wall, 26.847772s user + 0.046800s system = 26.894572s CPU (98.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.063757s wall, 6.052839s user + 0.000000s system = 6.052839s CPU (99.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.349900s wall, 2.324415s user + 0.000000s system = 2.324415s CPU (98.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.536152s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (98.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.142458s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (102.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.716566s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (98.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.003424s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (102.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.889518s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (100.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.923710s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.908910s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.954330s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (101.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 1.011064s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (97.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.995394s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (100.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.983744s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (99.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.177584s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (96.6%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.796712s wall, 87.251359s user + 0.374402s system = 87.625762s CPU (104.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  94.064304s wall, 97.173023s user + 0.530403s system = 97.703426s CPU (103.9%)

RUN-1004 : used memory is 740 MB, reserved memory is 876 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.884638s wall, 2.761218s user + 0.078001s system = 2.839218s CPU (98.4%)

RUN-1004 : used memory is 740 MB, reserved memory is 876 MB, peak memory is 853 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.998284s wall, 3.915625s user + 0.015600s system = 3.931225s CPU (98.3%)

RUN-1004 : used memory is 764 MB, reserved memory is 912 MB, peak memory is 853 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.170606s wall, 22.838546s user + 0.046800s system = 22.885347s CPU (188.0%)

RUN-1004 : used memory is 777 MB, reserved memory is 933 MB, peak memory is 853 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.790122s wall, 1.450809s user + 0.156001s system = 1.606810s CPU (89.8%)

RUN-1004 : used memory is 795 MB, reserved memory is 1002 MB, peak memory is 853 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.395239s wall, 2.558416s user + 0.296402s system = 2.854818s CPU (10.8%)

RUN-1004 : used memory is 763 MB, reserved memory is 1003 MB, peak memory is 853 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.783360s wall, 0.312002s user + 0.124801s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 746 MB, reserved memory is 1014 MB, peak memory is 853 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.750028s wall, 4.867231s user + 0.608404s system = 5.475635s CPU (15.3%)

RUN-1004 : used memory is 736 MB, reserved memory is 1003 MB, peak memory is 853 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.684482s wall, 3.494422s user + 0.046800s system = 3.541223s CPU (96.1%)

RUN-1004 : used memory is 596 MB, reserved memory is 850 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 24 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.808572s wall, 1.591210s user + 0.031200s system = 1.622410s CPU (89.7%)

RUN-1004 : used memory is 631 MB, reserved memory is 852 MB, peak memory is 853 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.579023s wall, 1.310408s user + 0.031200s system = 1.341609s CPU (85.0%)

RUN-1004 : used memory is 656 MB, reserved memory is 853 MB, peak memory is 853 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.58 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.739752s wall, 18.174117s user + 0.140401s system = 18.314517s CPU (97.7%)

RUN-1004 : used memory is 705 MB, reserved memory is 897 MB, peak memory is 853 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 25 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.937858s wall, 2.776818s user + 0.140401s system = 2.917219s CPU (99.3%)

RUN-1004 : used memory is 709 MB, reserved memory is 897 MB, peak memory is 853 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.269043s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (97.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1508): len = 516012, overlap = 183.5
PHY-3002 : Step(1509): len = 355616, overlap = 242.5
PHY-3002 : Step(1510): len = 277048, overlap = 269
PHY-3002 : Step(1511): len = 227271, overlap = 287
PHY-3002 : Step(1512): len = 188811, overlap = 303.25
PHY-3002 : Step(1513): len = 153848, overlap = 327
PHY-3002 : Step(1514): len = 125151, overlap = 347.25
PHY-3002 : Step(1515): len = 102475, overlap = 358.75
PHY-3002 : Step(1516): len = 86366.5, overlap = 366.75
PHY-3002 : Step(1517): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(1518): len = 76794.8, overlap = 374.5
PHY-3002 : Step(1519): len = 77060.1, overlap = 372
PHY-3002 : Step(1520): len = 88963, overlap = 355.25
PHY-3002 : Step(1521): len = 87297.7, overlap = 351.25
PHY-3002 : Step(1522): len = 87936.9, overlap = 342.75
PHY-3002 : Step(1523): len = 86265.7, overlap = 338.75
PHY-3002 : Step(1524): len = 87780.6, overlap = 338.75
PHY-3002 : Step(1525): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(1526): len = 90459.9, overlap = 335.5
PHY-3002 : Step(1527): len = 100279, overlap = 329
PHY-3002 : Step(1528): len = 108943, overlap = 304.75
PHY-3002 : Step(1529): len = 107787, overlap = 296.75
PHY-3002 : Step(1530): len = 107419, overlap = 293.25
PHY-3002 : Step(1531): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(1532): len = 109942, overlap = 281.25
PHY-3002 : Step(1533): len = 113102, overlap = 280.75
PHY-3002 : Step(1534): len = 114547, overlap = 271.75
PHY-3002 : Step(1535): len = 118667, overlap = 258.25
PHY-3002 : Step(1536): len = 123999, overlap = 251.5
PHY-3002 : Step(1537): len = 124634, overlap = 248.75
PHY-3002 : Step(1538): len = 124684, overlap = 244.75
PHY-3002 : Step(1539): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(1540): len = 131824, overlap = 236
PHY-3002 : Step(1541): len = 136653, overlap = 229.75
PHY-3002 : Step(1542): len = 134898, overlap = 216.5
PHY-3002 : Step(1543): len = 135625, overlap = 210
PHY-3002 : Step(1544): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(1545): len = 142832, overlap = 188
PHY-3002 : Step(1546): len = 154803, overlap = 161
PHY-3002 : Step(1547): len = 152020, overlap = 164.5
PHY-3002 : Step(1548): len = 151657, overlap = 166
PHY-3002 : Step(1549): len = 153615, overlap = 166.25
PHY-3002 : Step(1550): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(1551): len = 157613, overlap = 156.25
PHY-3002 : Step(1552): len = 164965, overlap = 156.5
PHY-3002 : Step(1553): len = 164572, overlap = 150
PHY-3002 : Step(1554): len = 165916, overlap = 146.25
PHY-3002 : Step(1555): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(1556): len = 171149, overlap = 144.25
PHY-3002 : Step(1557): len = 176572, overlap = 130.75
PHY-3002 : Step(1558): len = 175859, overlap = 129.75
PHY-3002 : Step(1559): len = 175342, overlap = 129.5
PHY-3002 : Step(1560): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002618s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.311712s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.798740s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(1561): len = 176347, overlap = 143.5
PHY-3002 : Step(1562): len = 175829, overlap = 138.75
PHY-3002 : Step(1563): len = 173913, overlap = 145.5
PHY-3002 : Step(1564): len = 171123, overlap = 151.25
PHY-3002 : Step(1565): len = 166997, overlap = 160.75
PHY-3002 : Step(1566): len = 162855, overlap = 160.25
PHY-3002 : Step(1567): len = 158657, overlap = 166.25
PHY-3002 : Step(1568): len = 155273, overlap = 173.25
PHY-3002 : Step(1569): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(1570): len = 161713, overlap = 168.25
PHY-3002 : Step(1571): len = 168923, overlap = 155
PHY-3002 : Step(1572): len = 168593, overlap = 152.75
PHY-3002 : Step(1573): len = 169018, overlap = 152.25
PHY-3002 : Step(1574): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(1575): len = 176370, overlap = 129.25
PHY-3002 : Step(1576): len = 182169, overlap = 116.25
PHY-3002 : Step(1577): len = 184286, overlap = 107.5
PHY-3002 : Step(1578): len = 185814, overlap = 107.25
PHY-3002 : Step(1579): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(1580): len = 190967, overlap = 97
PHY-3002 : Step(1581): len = 193687, overlap = 94.25
PHY-3002 : Step(1582): len = 196707, overlap = 96.75
PHY-3002 : Step(1583): len = 197674, overlap = 96.25
PHY-3002 : Step(1584): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(1585): len = 202568, overlap = 98.75
PHY-3002 : Step(1586): len = 205330, overlap = 96.75
PHY-3002 : Step(1587): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.443119s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (97.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.827836s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(1588): len = 212602, overlap = 175.75
PHY-3002 : Step(1589): len = 210147, overlap = 152.75
PHY-3002 : Step(1590): len = 205280, overlap = 157.5
PHY-3002 : Step(1591): len = 198607, overlap = 168.25
PHY-3002 : Step(1592): len = 191888, overlap = 181.25
PHY-3002 : Step(1593): len = 186573, overlap = 189.25
PHY-3002 : Step(1594): len = 182941, overlap = 192.25
PHY-3002 : Step(1595): len = 180079, overlap = 191.25
PHY-3002 : Step(1596): len = 177802, overlap = 197.25
PHY-3002 : Step(1597): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(1598): len = 183625, overlap = 187.75
PHY-3002 : Step(1599): len = 189652, overlap = 175.5
PHY-3002 : Step(1600): len = 190379, overlap = 172
PHY-3002 : Step(1601): len = 190815, overlap = 170.75
PHY-3002 : Step(1602): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(1603): len = 199505, overlap = 159.5
PHY-3002 : Step(1604): len = 202349, overlap = 158.25
PHY-3002 : Step(1605): len = 203852, overlap = 147.75
PHY-3002 : Step(1606): len = 205833, overlap = 147.5
PHY-3002 : Step(1607): len = 207612, overlap = 150
PHY-3002 : Step(1608): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(1609): len = 212683, overlap = 142.5
PHY-3002 : Step(1610): len = 214042, overlap = 143.75
PHY-3002 : Step(1611): len = 216266, overlap = 143
PHY-3002 : Step(1612): len = 217679, overlap = 142.5
PHY-3002 : Step(1613): len = 218247, overlap = 139.75
PHY-3002 : Step(1614): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(1615): len = 221513, overlap = 134.75
PHY-3002 : Step(1616): len = 222629, overlap = 134.75
PHY-3002 : Step(1617): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(1618): len = 225348, overlap = 132.75
PHY-3002 : Step(1619): len = 226865, overlap = 133
PHY-3002 : Step(1620): len = 228495, overlap = 131.5
PHY-3002 : Step(1621): len = 228664, overlap = 131.5
PHY-3002 : Step(1622): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(1623): len = 229753, overlap = 130.75
PHY-3002 : Step(1624): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(1625): len = 231101, overlap = 132.25
PHY-3002 : Step(1626): len = 231856, overlap = 130
PHY-3002 : Step(1627): len = 232377, overlap = 130
PHY-3002 : Step(1628): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.461689s wall, 0.296402s user + 0.218401s system = 0.514803s CPU (111.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.145801s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.799002s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(1629): len = 226946, overlap = 88.5
PHY-3002 : Step(1630): len = 224385, overlap = 99.5
PHY-3002 : Step(1631): len = 221196, overlap = 114.5
PHY-3002 : Step(1632): len = 218823, overlap = 127
PHY-3002 : Step(1633): len = 217277, overlap = 136.5
PHY-3002 : Step(1634): len = 216164, overlap = 136.5
PHY-3002 : Step(1635): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(1636): len = 219413, overlap = 134
PHY-3002 : Step(1637): len = 220033, overlap = 127.5
PHY-3002 : Step(1638): len = 221417, overlap = 125.75
PHY-3002 : Step(1639): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(1640): len = 224624, overlap = 118.5
PHY-3002 : Step(1641): len = 225863, overlap = 118.25
PHY-3002 : Step(1642): len = 227316, overlap = 117
PHY-3002 : Step(1643): len = 227743, overlap = 118
PHY-3002 : Step(1644): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020903s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.6%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  26.117177s wall, 36.207832s user + 1.622410s system = 37.830242s CPU (144.8%)

RUN-1004 : used memory is 717 MB, reserved memory is 898 MB, peak memory is 853 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.874577s wall, 3.822024s user + 0.031200s system = 3.853225s CPU (99.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.820706s wall, 5.631636s user + 0.031200s system = 5.662836s CPU (97.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124579s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.523800s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (98.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.090729s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (86.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 27.344435s wall, 31.247000s user + 0.280802s system = 31.527802s CPU (115.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 27.517647s wall, 27.222175s user + 0.015600s system = 27.237775s CPU (99.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.285099s wall, 6.193240s user + 0.000000s system = 6.193240s CPU (98.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.276494s wall, 2.262014s user + 0.000000s system = 2.262014s CPU (99.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.513312s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (97.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.190961s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (95.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.927802s wall, 1.778411s user + 0.015600s system = 1.794012s CPU (93.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.016612s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (101.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.939238s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (99.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.931836s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (98.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.961619s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (99.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.962551s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (102.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.944275s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (99.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.943984s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (102.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.961172s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (99.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.194689s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (96.2%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  84.241537s wall, 87.360560s user + 0.405603s system = 87.766163s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  94.081148s wall, 96.970222s user + 0.468003s system = 97.438225s CPU (103.6%)

RUN-1004 : used memory is 723 MB, reserved memory is 903 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.029307s wall, 2.901619s user + 0.109201s system = 3.010819s CPU (99.4%)

RUN-1004 : used memory is 723 MB, reserved memory is 903 MB, peak memory is 853 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.082160s wall, 4.040426s user + 0.031200s system = 4.071626s CPU (99.7%)

RUN-1004 : used memory is 763 MB, reserved memory is 941 MB, peak memory is 853 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.218043s wall, 21.886940s user + 0.078001s system = 21.964941s CPU (179.8%)

RUN-1004 : used memory is 774 MB, reserved memory is 950 MB, peak memory is 853 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.990092s wall, 1.388409s user + 0.093601s system = 1.482009s CPU (74.5%)

RUN-1004 : used memory is 800 MB, reserved memory is 1024 MB, peak memory is 853 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.410193s wall, 2.215214s user + 0.842405s system = 3.057620s CPU (11.6%)

RUN-1004 : used memory is 797 MB, reserved memory is 1026 MB, peak memory is 853 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.776092s wall, 0.312002s user + 0.031200s system = 0.343202s CPU (5.1%)

RUN-1004 : used memory is 775 MB, reserved memory is 1036 MB, peak memory is 853 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.052112s wall, 4.492829s user + 1.014007s system = 5.506835s CPU (15.3%)

RUN-1004 : used memory is 764 MB, reserved memory is 1026 MB, peak memory is 853 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.815267s wall, 3.744024s user + 0.000000s system = 3.744024s CPU (98.1%)

RUN-1004 : used memory is 622 MB, reserved memory is 876 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 26 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.745649s wall, 1.560010s user + 0.109201s system = 1.669211s CPU (95.6%)

RUN-1004 : used memory is 636 MB, reserved memory is 879 MB, peak memory is 853 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.725940s wall, 1.372809s user + 0.031200s system = 1.404009s CPU (81.3%)

RUN-1004 : used memory is 657 MB, reserved memory is 881 MB, peak memory is 853 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.577277s wall, 17.986915s user + 0.187201s system = 18.174117s CPU (97.8%)

RUN-1004 : used memory is 697 MB, reserved memory is 922 MB, peak memory is 853 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 27 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.854650s wall, 2.808018s user + 0.062400s system = 2.870418s CPU (100.6%)

RUN-1004 : used memory is 698 MB, reserved memory is 922 MB, peak memory is 853 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.221309s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (102.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1645): len = 516012, overlap = 183.5
PHY-3002 : Step(1646): len = 355616, overlap = 242.5
PHY-3002 : Step(1647): len = 277048, overlap = 269
PHY-3002 : Step(1648): len = 227271, overlap = 287
PHY-3002 : Step(1649): len = 188811, overlap = 303.25
PHY-3002 : Step(1650): len = 153848, overlap = 327
PHY-3002 : Step(1651): len = 125151, overlap = 347.25
PHY-3002 : Step(1652): len = 102475, overlap = 358.75
PHY-3002 : Step(1653): len = 86366.5, overlap = 366.75
PHY-3002 : Step(1654): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(1655): len = 76794.8, overlap = 374.5
PHY-3002 : Step(1656): len = 77060.1, overlap = 372
PHY-3002 : Step(1657): len = 88963, overlap = 355.25
PHY-3002 : Step(1658): len = 87297.7, overlap = 351.25
PHY-3002 : Step(1659): len = 87936.9, overlap = 342.75
PHY-3002 : Step(1660): len = 86265.7, overlap = 338.75
PHY-3002 : Step(1661): len = 87780.6, overlap = 338.75
PHY-3002 : Step(1662): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(1663): len = 90459.9, overlap = 335.5
PHY-3002 : Step(1664): len = 100279, overlap = 329
PHY-3002 : Step(1665): len = 108943, overlap = 304.75
PHY-3002 : Step(1666): len = 107787, overlap = 296.75
PHY-3002 : Step(1667): len = 107419, overlap = 293.25
PHY-3002 : Step(1668): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(1669): len = 109942, overlap = 281.25
PHY-3002 : Step(1670): len = 113102, overlap = 280.75
PHY-3002 : Step(1671): len = 114547, overlap = 271.75
PHY-3002 : Step(1672): len = 118667, overlap = 258.25
PHY-3002 : Step(1673): len = 123999, overlap = 251.5
PHY-3002 : Step(1674): len = 124634, overlap = 248.75
PHY-3002 : Step(1675): len = 124684, overlap = 244.75
PHY-3002 : Step(1676): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(1677): len = 131824, overlap = 236
PHY-3002 : Step(1678): len = 136653, overlap = 229.75
PHY-3002 : Step(1679): len = 134898, overlap = 216.5
PHY-3002 : Step(1680): len = 135625, overlap = 210
PHY-3002 : Step(1681): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(1682): len = 142832, overlap = 188
PHY-3002 : Step(1683): len = 154803, overlap = 161
PHY-3002 : Step(1684): len = 152020, overlap = 164.5
PHY-3002 : Step(1685): len = 151657, overlap = 166
PHY-3002 : Step(1686): len = 153615, overlap = 166.25
PHY-3002 : Step(1687): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(1688): len = 157613, overlap = 156.25
PHY-3002 : Step(1689): len = 164965, overlap = 156.5
PHY-3002 : Step(1690): len = 164572, overlap = 150
PHY-3002 : Step(1691): len = 165916, overlap = 146.25
PHY-3002 : Step(1692): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(1693): len = 171149, overlap = 144.25
PHY-3002 : Step(1694): len = 176572, overlap = 130.75
PHY-3002 : Step(1695): len = 175859, overlap = 129.75
PHY-3002 : Step(1696): len = 175342, overlap = 129.5
PHY-3002 : Step(1697): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003602s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (433.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.233063s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.766378s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(1698): len = 176347, overlap = 143.5
PHY-3002 : Step(1699): len = 175829, overlap = 138.75
PHY-3002 : Step(1700): len = 173913, overlap = 145.5
PHY-3002 : Step(1701): len = 171123, overlap = 151.25
PHY-3002 : Step(1702): len = 166997, overlap = 160.75
PHY-3002 : Step(1703): len = 162855, overlap = 160.25
PHY-3002 : Step(1704): len = 158657, overlap = 166.25
PHY-3002 : Step(1705): len = 155273, overlap = 173.25
PHY-3002 : Step(1706): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(1707): len = 161713, overlap = 168.25
PHY-3002 : Step(1708): len = 168923, overlap = 155
PHY-3002 : Step(1709): len = 168593, overlap = 152.75
PHY-3002 : Step(1710): len = 169018, overlap = 152.25
PHY-3002 : Step(1711): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(1712): len = 176370, overlap = 129.25
PHY-3002 : Step(1713): len = 182169, overlap = 116.25
PHY-3002 : Step(1714): len = 184286, overlap = 107.5
PHY-3002 : Step(1715): len = 185814, overlap = 107.25
PHY-3002 : Step(1716): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(1717): len = 190967, overlap = 97
PHY-3002 : Step(1718): len = 193687, overlap = 94.25
PHY-3002 : Step(1719): len = 196707, overlap = 96.75
PHY-3002 : Step(1720): len = 197674, overlap = 96.25
PHY-3002 : Step(1721): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(1722): len = 202568, overlap = 98.75
PHY-3002 : Step(1723): len = 205330, overlap = 96.75
PHY-3002 : Step(1724): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.356144s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (93.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.062660s wall, 0.748805s user + 0.046800s system = 0.795605s CPU (74.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(1725): len = 212602, overlap = 175.75
PHY-3002 : Step(1726): len = 210147, overlap = 152.75
PHY-3002 : Step(1727): len = 205280, overlap = 157.5
PHY-3002 : Step(1728): len = 198607, overlap = 168.25
PHY-3002 : Step(1729): len = 191888, overlap = 181.25
PHY-3002 : Step(1730): len = 186573, overlap = 189.25
PHY-3002 : Step(1731): len = 182941, overlap = 192.25
PHY-3002 : Step(1732): len = 180079, overlap = 191.25
PHY-3002 : Step(1733): len = 177802, overlap = 197.25
PHY-3002 : Step(1734): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(1735): len = 183625, overlap = 187.75
PHY-3002 : Step(1736): len = 189652, overlap = 175.5
PHY-3002 : Step(1737): len = 190379, overlap = 172
PHY-3002 : Step(1738): len = 190815, overlap = 170.75
PHY-3002 : Step(1739): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(1740): len = 199505, overlap = 159.5
PHY-3002 : Step(1741): len = 202349, overlap = 158.25
PHY-3002 : Step(1742): len = 203852, overlap = 147.75
PHY-3002 : Step(1743): len = 205833, overlap = 147.5
PHY-3002 : Step(1744): len = 207612, overlap = 150
PHY-3002 : Step(1745): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(1746): len = 212683, overlap = 142.5
PHY-3002 : Step(1747): len = 214042, overlap = 143.75
PHY-3002 : Step(1748): len = 216266, overlap = 143
PHY-3002 : Step(1749): len = 217679, overlap = 142.5
PHY-3002 : Step(1750): len = 218247, overlap = 139.75
PHY-3002 : Step(1751): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(1752): len = 221513, overlap = 134.75
PHY-3002 : Step(1753): len = 222629, overlap = 134.75
PHY-3002 : Step(1754): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(1755): len = 225348, overlap = 132.75
PHY-3002 : Step(1756): len = 226865, overlap = 133
PHY-3002 : Step(1757): len = 228495, overlap = 131.5
PHY-3002 : Step(1758): len = 228664, overlap = 131.5
PHY-3002 : Step(1759): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(1760): len = 229753, overlap = 130.75
PHY-3002 : Step(1761): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(1762): len = 231101, overlap = 132.25
PHY-3002 : Step(1763): len = 231856, overlap = 130
PHY-3002 : Step(1764): len = 232377, overlap = 130
PHY-3002 : Step(1765): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.421385s wall, 0.390002s user + 0.234002s system = 0.624004s CPU (148.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.237839s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (97.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.823557s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(1766): len = 226946, overlap = 88.5
PHY-3002 : Step(1767): len = 224385, overlap = 99.5
PHY-3002 : Step(1768): len = 221196, overlap = 114.5
PHY-3002 : Step(1769): len = 218823, overlap = 127
PHY-3002 : Step(1770): len = 217277, overlap = 136.5
PHY-3002 : Step(1771): len = 216164, overlap = 136.5
PHY-3002 : Step(1772): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(1773): len = 219413, overlap = 134
PHY-3002 : Step(1774): len = 220033, overlap = 127.5
PHY-3002 : Step(1775): len = 221417, overlap = 125.75
PHY-3002 : Step(1776): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(1777): len = 224624, overlap = 118.5
PHY-3002 : Step(1778): len = 225863, overlap = 118.25
PHY-3002 : Step(1779): len = 227316, overlap = 117
PHY-3002 : Step(1780): len = 227743, overlap = 118
PHY-3002 : Step(1781): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022977s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (135.8%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  26.902184s wall, 38.672648s user + 1.544410s system = 40.217058s CPU (149.5%)

RUN-1004 : used memory is 688 MB, reserved memory is 922 MB, peak memory is 853 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  4.052010s wall, 4.040426s user + 0.000000s system = 4.040426s CPU (99.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.062783s wall, 0.655204s user + 0.078001s system = 0.733205s CPU (69.0%)

RUN-1004 : used memory is 721 MB, reserved memory is 922 MB, peak memory is 853 MB
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.551423s wall, 5.818837s user + 0.202801s system = 6.021639s CPU (91.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.132458s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (94.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.737106s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (82.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.133721s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (93.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 39.958024s wall, 37.409040s user + 0.296402s system = 37.705442s CPU (94.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 37.182886s wall, 33.431014s user + 0.156001s system = 33.587015s CPU (90.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 8.483987s wall, 7.316447s user + 0.046800s system = 7.363247s CPU (86.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 4.199045s wall, 2.964019s user + 0.046800s system = 3.010819s CPU (71.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 2.092256s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (86.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.649770s wall, 1.419609s user + 0.031200s system = 1.450809s CPU (87.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 2.285764s wall, 2.012413s user + 0.015600s system = 2.028013s CPU (88.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.303752s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (96.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 1.116846s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (90.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 1.138427s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (89.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 1.114984s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (88.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 1.375667s wall, 1.076407s user + 0.031200s system = 1.107607s CPU (80.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 1.163484s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (91.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 1.226167s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (92.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 1.137471s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (94.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.268320s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (69.8%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  118.203617s wall, 104.271068s user + 1.185608s system = 105.456676s CPU (89.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  129.008537s wall, 114.301933s user + 1.404009s system = 115.705942s CPU (89.7%)

RUN-1004 : used memory is 558 MB, reserved memory is 926 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  6.103073s wall, 3.151220s user + 0.374402s system = 3.525623s CPU (57.8%)

RUN-1004 : used memory is 619 MB, reserved memory is 926 MB, peak memory is 853 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.005647s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (94.6%)

RUN-1004 : used memory is 620 MB, reserved memory is 926 MB, peak memory is 853 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.267137s wall, 4.461629s user + 0.046800s system = 4.508429s CPU (85.6%)

RUN-1004 : used memory is 643 MB, reserved memory is 973 MB, peak memory is 853 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  16.429424s wall, 21.824540s user + 0.156001s system = 21.980541s CPU (133.8%)

RUN-1004 : used memory is 674 MB, reserved memory is 977 MB, peak memory is 853 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.252960s wall, 1.341609s user + 0.202801s system = 1.544410s CPU (68.6%)

RUN-1004 : used memory is 767 MB, reserved memory is 1023 MB, peak memory is 853 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.888218s wall, 2.106013s user + 0.265202s system = 2.371215s CPU (8.5%)

RUN-1004 : used memory is 760 MB, reserved memory is 1025 MB, peak memory is 853 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.959729s wall, 0.202801s user + 0.046800s system = 0.249602s CPU (3.6%)

RUN-1004 : used memory is 775 MB, reserved memory is 1035 MB, peak memory is 853 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.173488s wall, 4.180827s user + 0.592804s system = 4.773631s CPU (12.5%)

RUN-1004 : used memory is 765 MB, reserved memory is 1025 MB, peak memory is 853 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.356924s wall, 3.806424s user + 0.062400s system = 3.868825s CPU (88.8%)

RUN-1004 : used memory is 561 MB, reserved memory is 863 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 28 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.194329s wall, 1.669211s user + 0.124801s system = 1.794012s CPU (81.8%)

RUN-1004 : used memory is 592 MB, reserved memory is 866 MB, peak memory is 853 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  2.291804s wall, 1.684811s user + 0.078001s system = 1.762811s CPU (76.9%)

RUN-1004 : used memory is 630 MB, reserved memory is 868 MB, peak memory is 853 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.72 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  22.620280s wall, 20.342530s user + 0.234002s system = 20.576532s CPU (91.0%)

RUN-1004 : used memory is 668 MB, reserved memory is 915 MB, peak memory is 853 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 29 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.427676s wall, 2.917219s user + 0.202801s system = 3.120020s CPU (91.0%)

RUN-1004 : used memory is 672 MB, reserved memory is 915 MB, peak memory is 853 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.608040s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (88.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1782): len = 516012, overlap = 183.5
PHY-3002 : Step(1783): len = 355616, overlap = 242.5
PHY-3002 : Step(1784): len = 277048, overlap = 269
PHY-3002 : Step(1785): len = 227271, overlap = 287
PHY-3002 : Step(1786): len = 188811, overlap = 303.25
PHY-3002 : Step(1787): len = 153848, overlap = 327
PHY-3002 : Step(1788): len = 125151, overlap = 347.25
PHY-3002 : Step(1789): len = 102475, overlap = 358.75
PHY-3002 : Step(1790): len = 86366.5, overlap = 366.75
PHY-3002 : Step(1791): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(1792): len = 76794.8, overlap = 374.5
PHY-3002 : Step(1793): len = 77060.1, overlap = 372
PHY-3002 : Step(1794): len = 88963, overlap = 355.25
PHY-3002 : Step(1795): len = 87297.7, overlap = 351.25
PHY-3002 : Step(1796): len = 87936.9, overlap = 342.75
PHY-3002 : Step(1797): len = 86265.7, overlap = 338.75
PHY-3002 : Step(1798): len = 87780.6, overlap = 338.75
PHY-3002 : Step(1799): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(1800): len = 90459.9, overlap = 335.5
PHY-3002 : Step(1801): len = 100279, overlap = 329
PHY-3002 : Step(1802): len = 108943, overlap = 304.75
PHY-3002 : Step(1803): len = 107787, overlap = 296.75
PHY-3002 : Step(1804): len = 107419, overlap = 293.25
PHY-3002 : Step(1805): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(1806): len = 109942, overlap = 281.25
PHY-3002 : Step(1807): len = 113102, overlap = 280.75
PHY-3002 : Step(1808): len = 114547, overlap = 271.75
PHY-3002 : Step(1809): len = 118667, overlap = 258.25
PHY-3002 : Step(1810): len = 123999, overlap = 251.5
PHY-3002 : Step(1811): len = 124634, overlap = 248.75
PHY-3002 : Step(1812): len = 124684, overlap = 244.75
PHY-3002 : Step(1813): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(1814): len = 131824, overlap = 236
PHY-3002 : Step(1815): len = 136653, overlap = 229.75
PHY-3002 : Step(1816): len = 134898, overlap = 216.5
PHY-3002 : Step(1817): len = 135625, overlap = 210
PHY-3002 : Step(1818): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(1819): len = 142832, overlap = 188
PHY-3002 : Step(1820): len = 154803, overlap = 161
PHY-3002 : Step(1821): len = 152020, overlap = 164.5
PHY-3002 : Step(1822): len = 151657, overlap = 166
PHY-3002 : Step(1823): len = 153615, overlap = 166.25
PHY-3002 : Step(1824): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(1825): len = 157613, overlap = 156.25
PHY-3002 : Step(1826): len = 164965, overlap = 156.5
PHY-3002 : Step(1827): len = 164572, overlap = 150
PHY-3002 : Step(1828): len = 165916, overlap = 146.25
PHY-3002 : Step(1829): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(1830): len = 171149, overlap = 144.25
PHY-3002 : Step(1831): len = 176572, overlap = 130.75
PHY-3002 : Step(1832): len = 175859, overlap = 129.75
PHY-3002 : Step(1833): len = 175342, overlap = 129.5
PHY-3002 : Step(1834): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003584s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.610061s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (93.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.884260s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(1835): len = 176347, overlap = 143.5
PHY-3002 : Step(1836): len = 175829, overlap = 138.75
PHY-3002 : Step(1837): len = 173913, overlap = 145.5
PHY-3002 : Step(1838): len = 171123, overlap = 151.25
PHY-3002 : Step(1839): len = 166997, overlap = 160.75
PHY-3002 : Step(1840): len = 162855, overlap = 160.25
PHY-3002 : Step(1841): len = 158657, overlap = 166.25
PHY-3002 : Step(1842): len = 155273, overlap = 173.25
PHY-3002 : Step(1843): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(1844): len = 161713, overlap = 168.25
PHY-3002 : Step(1845): len = 168923, overlap = 155
PHY-3002 : Step(1846): len = 168593, overlap = 152.75
PHY-3002 : Step(1847): len = 169018, overlap = 152.25
PHY-3002 : Step(1848): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(1849): len = 176370, overlap = 129.25
PHY-3002 : Step(1850): len = 182169, overlap = 116.25
PHY-3002 : Step(1851): len = 184286, overlap = 107.5
PHY-3002 : Step(1852): len = 185814, overlap = 107.25
PHY-3002 : Step(1853): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(1854): len = 190967, overlap = 97
PHY-3002 : Step(1855): len = 193687, overlap = 94.25
PHY-3002 : Step(1856): len = 196707, overlap = 96.75
PHY-3002 : Step(1857): len = 197674, overlap = 96.25
PHY-3002 : Step(1858): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(1859): len = 202568, overlap = 98.75
PHY-3002 : Step(1860): len = 205330, overlap = 96.75
PHY-3002 : Step(1861): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.415444s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (94.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.887266s wall, 0.858005s user + 0.015600s system = 0.873606s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(1862): len = 212602, overlap = 175.75
PHY-3002 : Step(1863): len = 210147, overlap = 152.75
PHY-3002 : Step(1864): len = 205280, overlap = 157.5
PHY-3002 : Step(1865): len = 198607, overlap = 168.25
PHY-3002 : Step(1866): len = 191888, overlap = 181.25
PHY-3002 : Step(1867): len = 186573, overlap = 189.25
PHY-3002 : Step(1868): len = 182941, overlap = 192.25
PHY-3002 : Step(1869): len = 180079, overlap = 191.25
PHY-3002 : Step(1870): len = 177802, overlap = 197.25
PHY-3002 : Step(1871): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(1872): len = 183625, overlap = 187.75
PHY-3002 : Step(1873): len = 189652, overlap = 175.5
PHY-3002 : Step(1874): len = 190379, overlap = 172
PHY-3002 : Step(1875): len = 190815, overlap = 170.75
PHY-3002 : Step(1876): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(1877): len = 199505, overlap = 159.5
PHY-3002 : Step(1878): len = 202349, overlap = 158.25
PHY-3002 : Step(1879): len = 203852, overlap = 147.75
PHY-3002 : Step(1880): len = 205833, overlap = 147.5
PHY-3002 : Step(1881): len = 207612, overlap = 150
PHY-3002 : Step(1882): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(1883): len = 212683, overlap = 142.5
PHY-3002 : Step(1884): len = 214042, overlap = 143.75
PHY-3002 : Step(1885): len = 216266, overlap = 143
PHY-3002 : Step(1886): len = 217679, overlap = 142.5
PHY-3002 : Step(1887): len = 218247, overlap = 139.75
PHY-3002 : Step(1888): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(1889): len = 221513, overlap = 134.75
PHY-3002 : Step(1890): len = 222629, overlap = 134.75
PHY-3002 : Step(1891): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(1892): len = 225348, overlap = 132.75
PHY-3002 : Step(1893): len = 226865, overlap = 133
PHY-3002 : Step(1894): len = 228495, overlap = 131.5
PHY-3002 : Step(1895): len = 228664, overlap = 131.5
PHY-3002 : Step(1896): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(1897): len = 229753, overlap = 130.75
PHY-3002 : Step(1898): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(1899): len = 231101, overlap = 132.25
PHY-3002 : Step(1900): len = 231856, overlap = 130
PHY-3002 : Step(1901): len = 232377, overlap = 130
PHY-3002 : Step(1902): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.584531s wall, 0.358802s user + 0.234002s system = 0.592804s CPU (101.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.631527s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (90.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.892930s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (96.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(1903): len = 226946, overlap = 88.5
PHY-3002 : Step(1904): len = 224385, overlap = 99.5
PHY-3002 : Step(1905): len = 221196, overlap = 114.5
PHY-3002 : Step(1906): len = 218823, overlap = 127
PHY-3002 : Step(1907): len = 217277, overlap = 136.5
PHY-3002 : Step(1908): len = 216164, overlap = 136.5
PHY-3002 : Step(1909): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(1910): len = 219413, overlap = 134
PHY-3002 : Step(1911): len = 220033, overlap = 127.5
PHY-3002 : Step(1912): len = 221417, overlap = 125.75
PHY-3002 : Step(1913): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(1914): len = 224624, overlap = 118.5
PHY-3002 : Step(1915): len = 225863, overlap = 118.25
PHY-3002 : Step(1916): len = 227316, overlap = 117
PHY-3002 : Step(1917): len = 227743, overlap = 118
PHY-3002 : Step(1918): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030468s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (102.4%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  35.964299s wall, 39.905056s user + 2.074813s system = 41.979869s CPU (116.7%)

RUN-1004 : used memory is 650 MB, reserved memory is 917 MB, peak memory is 853 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  4.280664s wall, 4.149627s user + 0.015600s system = 4.165227s CPU (97.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.793705s wall, 6.240040s user + 0.000000s system = 6.240040s CPU (91.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.139772s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.743423s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (83.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.146210s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (85.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 33.857969s wall, 35.225026s user + 0.234002s system = 35.459027s CPU (104.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 33.805745s wall, 31.465402s user + 0.062400s system = 31.527802s CPU (93.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 7.473788s wall, 6.926444s user + 0.015600s system = 6.942044s CPU (92.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.794431s wall, 2.542816s user + 0.000000s system = 2.542816s CPU (91.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.808438s wall, 1.762811s user + 0.000000s system = 1.762811s CPU (97.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.350597s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (90.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 2.063758s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (94.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.201692s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (96.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 1.042542s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (97.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 1.144051s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (92.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 1.073600s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (90.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 1.244782s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (85.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 1.270051s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (92.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 1.232530s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (83.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 1.241724s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (76.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.231028s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (81.0%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  106.397497s wall, 99.091835s user + 0.717605s system = 99.809440s CPU (93.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  117.701446s wall, 109.621903s user + 0.733205s system = 110.355107s CPU (93.8%)

RUN-1004 : used memory is 697 MB, reserved memory is 926 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  5.065741s wall, 3.198021s user + 0.390002s system = 3.588023s CPU (70.8%)

RUN-1004 : used memory is 703 MB, reserved memory is 926 MB, peak memory is 853 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.357782s wall, 4.118426s user + 0.093601s system = 4.212027s CPU (96.7%)

RUN-1004 : used memory is 728 MB, reserved memory is 976 MB, peak memory is 853 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  15.058023s wall, 23.181749s user + 0.249602s system = 23.431350s CPU (155.6%)

RUN-1004 : used memory is 727 MB, reserved memory is 980 MB, peak memory is 853 MB
