/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DelSig_1 */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* Battery_interlock */
.set Battery_interlock__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Battery_interlock__0__MASK, 0x80
.set Battery_interlock__0__PC, CYREG_PRT0_PC7
.set Battery_interlock__0__PORT, 0
.set Battery_interlock__0__SHIFT, 7
.set Battery_interlock__AG, CYREG_PRT0_AG
.set Battery_interlock__AMUX, CYREG_PRT0_AMUX
.set Battery_interlock__BIE, CYREG_PRT0_BIE
.set Battery_interlock__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Battery_interlock__BYP, CYREG_PRT0_BYP
.set Battery_interlock__CTL, CYREG_PRT0_CTL
.set Battery_interlock__DM0, CYREG_PRT0_DM0
.set Battery_interlock__DM1, CYREG_PRT0_DM1
.set Battery_interlock__DM2, CYREG_PRT0_DM2
.set Battery_interlock__DR, CYREG_PRT0_DR
.set Battery_interlock__INP_DIS, CYREG_PRT0_INP_DIS
.set Battery_interlock__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Battery_interlock__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Battery_interlock__LCD_EN, CYREG_PRT0_LCD_EN
.set Battery_interlock__MASK, 0x80
.set Battery_interlock__PORT, 0
.set Battery_interlock__PRT, CYREG_PRT0_PRT
.set Battery_interlock__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Battery_interlock__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Battery_interlock__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Battery_interlock__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Battery_interlock__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Battery_interlock__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Battery_interlock__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Battery_interlock__PS, CYREG_PRT0_PS
.set Battery_interlock__SHIFT, 7
.set Battery_interlock__SLW, CYREG_PRT0_SLW

/* Cam_Output */
.set Cam_Output__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Cam_Output__0__MASK, 0x80
.set Cam_Output__0__PC, CYREG_PRT3_PC7
.set Cam_Output__0__PORT, 3
.set Cam_Output__0__SHIFT, 7
.set Cam_Output__AG, CYREG_PRT3_AG
.set Cam_Output__AMUX, CYREG_PRT3_AMUX
.set Cam_Output__BIE, CYREG_PRT3_BIE
.set Cam_Output__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Cam_Output__BYP, CYREG_PRT3_BYP
.set Cam_Output__CTL, CYREG_PRT3_CTL
.set Cam_Output__DM0, CYREG_PRT3_DM0
.set Cam_Output__DM1, CYREG_PRT3_DM1
.set Cam_Output__DM2, CYREG_PRT3_DM2
.set Cam_Output__DR, CYREG_PRT3_DR
.set Cam_Output__INP_DIS, CYREG_PRT3_INP_DIS
.set Cam_Output__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Cam_Output__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Cam_Output__LCD_EN, CYREG_PRT3_LCD_EN
.set Cam_Output__MASK, 0x80
.set Cam_Output__PORT, 3
.set Cam_Output__PRT, CYREG_PRT3_PRT
.set Cam_Output__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Cam_Output__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Cam_Output__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Cam_Output__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Cam_Output__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Cam_Output__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Cam_Output__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Cam_Output__PS, CYREG_PRT3_PS
.set Cam_Output__SHIFT, 7
.set Cam_Output__SLW, CYREG_PRT3_SLW

/* Cam_signal_BuffAmp_ABuf */
.set Cam_signal_BuffAmp_ABuf__CR, CYREG_OPAMP3_CR
.set Cam_signal_BuffAmp_ABuf__MX, CYREG_OPAMP3_MX
.set Cam_signal_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Cam_signal_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Cam_signal_BuffAmp_ABuf__PM_ACT_MSK, 0x08
.set Cam_signal_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Cam_signal_BuffAmp_ABuf__PM_STBY_MSK, 0x08
.set Cam_signal_BuffAmp_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Cam_signal_BuffAmp_ABuf__SW, CYREG_OPAMP3_SW
.set Cam_signal_BuffAmp_ABuf__TR0, CYREG_OPAMP3_TR0
.set Cam_signal_BuffAmp_ABuf__TR1, CYREG_OPAMP3_TR1

/* Cam_signal_VDAC8 */
.set Cam_signal_VDAC8_viDAC8__CR0, CYREG_DAC1_CR0
.set Cam_signal_VDAC8_viDAC8__CR1, CYREG_DAC1_CR1
.set Cam_signal_VDAC8_viDAC8__D, CYREG_DAC1_D
.set Cam_signal_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Cam_signal_VDAC8_viDAC8__PM_ACT_MSK, 0x02
.set Cam_signal_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Cam_signal_VDAC8_viDAC8__PM_STBY_MSK, 0x02
.set Cam_signal_VDAC8_viDAC8__STROBE, CYREG_DAC1_STROBE
.set Cam_signal_VDAC8_viDAC8__SW0, CYREG_DAC1_SW0
.set Cam_signal_VDAC8_viDAC8__SW2, CYREG_DAC1_SW2
.set Cam_signal_VDAC8_viDAC8__SW3, CYREG_DAC1_SW3
.set Cam_signal_VDAC8_viDAC8__SW4, CYREG_DAC1_SW4
.set Cam_signal_VDAC8_viDAC8__TR, CYREG_DAC1_TR
.set Cam_signal_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set Cam_signal_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set Cam_signal_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set Cam_signal_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set Cam_signal_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set Cam_signal_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set Cam_signal_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set Cam_signal_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set Cam_signal_VDAC8_viDAC8__TST, CYREG_DAC1_TST

/* Cam_signal_Wave1_DMA */
.set Cam_signal_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Cam_signal_Wave1_DMA__DRQ_NUMBER, 0
.set Cam_signal_Wave1_DMA__NUMBEROF_TDS, 0
.set Cam_signal_Wave1_DMA__PRIORITY, 2
.set Cam_signal_Wave1_DMA__TERMIN_EN, 0
.set Cam_signal_Wave1_DMA__TERMIN_SEL, 0
.set Cam_signal_Wave1_DMA__TERMOUT0_EN, 0
.set Cam_signal_Wave1_DMA__TERMOUT0_SEL, 0
.set Cam_signal_Wave1_DMA__TERMOUT1_EN, 0
.set Cam_signal_Wave1_DMA__TERMOUT1_SEL, 0

/* Cam_signal_Wave2_DMA */
.set Cam_signal_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Cam_signal_Wave2_DMA__DRQ_NUMBER, 1
.set Cam_signal_Wave2_DMA__NUMBEROF_TDS, 0
.set Cam_signal_Wave2_DMA__PRIORITY, 2
.set Cam_signal_Wave2_DMA__TERMIN_EN, 0
.set Cam_signal_Wave2_DMA__TERMIN_SEL, 0
.set Cam_signal_Wave2_DMA__TERMOUT0_EN, 0
.set Cam_signal_Wave2_DMA__TERMOUT0_SEL, 0
.set Cam_signal_Wave2_DMA__TERMOUT1_EN, 0
.set Cam_signal_Wave2_DMA__TERMOUT1_SEL, 0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x04
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x10
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x10

/* Cold_Advance */
.set Cold_Advance__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Cold_Advance__0__MASK, 0x40
.set Cold_Advance__0__PC, CYREG_PRT1_PC6
.set Cold_Advance__0__PORT, 1
.set Cold_Advance__0__SHIFT, 6
.set Cold_Advance__AG, CYREG_PRT1_AG
.set Cold_Advance__AMUX, CYREG_PRT1_AMUX
.set Cold_Advance__BIE, CYREG_PRT1_BIE
.set Cold_Advance__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Cold_Advance__BYP, CYREG_PRT1_BYP
.set Cold_Advance__CTL, CYREG_PRT1_CTL
.set Cold_Advance__DM0, CYREG_PRT1_DM0
.set Cold_Advance__DM1, CYREG_PRT1_DM1
.set Cold_Advance__DM2, CYREG_PRT1_DM2
.set Cold_Advance__DR, CYREG_PRT1_DR
.set Cold_Advance__INP_DIS, CYREG_PRT1_INP_DIS
.set Cold_Advance__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Cold_Advance__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Cold_Advance__LCD_EN, CYREG_PRT1_LCD_EN
.set Cold_Advance__MASK, 0x40
.set Cold_Advance__PORT, 1
.set Cold_Advance__PRT, CYREG_PRT1_PRT
.set Cold_Advance__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Cold_Advance__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Cold_Advance__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Cold_Advance__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Cold_Advance__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Cold_Advance__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Cold_Advance__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Cold_Advance__PS, CYREG_PRT1_PS
.set Cold_Advance__SHIFT, 6
.set Cold_Advance__SLW, CYREG_PRT1_SLW

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* Crank_Input_Diesel */
.set Crank_Input_Diesel__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Crank_Input_Diesel__0__MASK, 0x02
.set Crank_Input_Diesel__0__PC, CYREG_PRT0_PC1
.set Crank_Input_Diesel__0__PORT, 0
.set Crank_Input_Diesel__0__SHIFT, 1
.set Crank_Input_Diesel__AG, CYREG_PRT0_AG
.set Crank_Input_Diesel__AMUX, CYREG_PRT0_AMUX
.set Crank_Input_Diesel__BIE, CYREG_PRT0_BIE
.set Crank_Input_Diesel__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Crank_Input_Diesel__BYP, CYREG_PRT0_BYP
.set Crank_Input_Diesel__CTL, CYREG_PRT0_CTL
.set Crank_Input_Diesel__DM0, CYREG_PRT0_DM0
.set Crank_Input_Diesel__DM1, CYREG_PRT0_DM1
.set Crank_Input_Diesel__DM2, CYREG_PRT0_DM2
.set Crank_Input_Diesel__DR, CYREG_PRT0_DR
.set Crank_Input_Diesel__INP_DIS, CYREG_PRT0_INP_DIS
.set Crank_Input_Diesel__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Crank_Input_Diesel__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Crank_Input_Diesel__LCD_EN, CYREG_PRT0_LCD_EN
.set Crank_Input_Diesel__MASK, 0x02
.set Crank_Input_Diesel__PORT, 0
.set Crank_Input_Diesel__PRT, CYREG_PRT0_PRT
.set Crank_Input_Diesel__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Crank_Input_Diesel__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Crank_Input_Diesel__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Crank_Input_Diesel__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Crank_Input_Diesel__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Crank_Input_Diesel__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Crank_Input_Diesel__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Crank_Input_Diesel__PS, CYREG_PRT0_PS
.set Crank_Input_Diesel__SHIFT, 1
.set Crank_Input_Diesel__SLW, CYREG_PRT0_SLW

/* Crank_Output_ecm */
.set Crank_Output_ecm__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Crank_Output_ecm__0__MASK, 0x01
.set Crank_Output_ecm__0__PC, CYREG_PRT0_PC0
.set Crank_Output_ecm__0__PORT, 0
.set Crank_Output_ecm__0__SHIFT, 0
.set Crank_Output_ecm__AG, CYREG_PRT0_AG
.set Crank_Output_ecm__AMUX, CYREG_PRT0_AMUX
.set Crank_Output_ecm__BIE, CYREG_PRT0_BIE
.set Crank_Output_ecm__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Crank_Output_ecm__BYP, CYREG_PRT0_BYP
.set Crank_Output_ecm__CTL, CYREG_PRT0_CTL
.set Crank_Output_ecm__DM0, CYREG_PRT0_DM0
.set Crank_Output_ecm__DM1, CYREG_PRT0_DM1
.set Crank_Output_ecm__DM2, CYREG_PRT0_DM2
.set Crank_Output_ecm__DR, CYREG_PRT0_DR
.set Crank_Output_ecm__INP_DIS, CYREG_PRT0_INP_DIS
.set Crank_Output_ecm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Crank_Output_ecm__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Crank_Output_ecm__LCD_EN, CYREG_PRT0_LCD_EN
.set Crank_Output_ecm__MASK, 0x01
.set Crank_Output_ecm__PORT, 0
.set Crank_Output_ecm__PRT, CYREG_PRT0_PRT
.set Crank_Output_ecm__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Crank_Output_ecm__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Crank_Output_ecm__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Crank_Output_ecm__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Crank_Output_ecm__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Crank_Output_ecm__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Crank_Output_ecm__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Crank_Output_ecm__PS, CYREG_PRT0_PS
.set Crank_Output_ecm__SHIFT, 0
.set Crank_Output_ecm__SLW, CYREG_PRT0_SLW

/* Crank_Signal_BuffAmp_ABuf */
.set Crank_Signal_BuffAmp_ABuf__CR, CYREG_OPAMP2_CR
.set Crank_Signal_BuffAmp_ABuf__MX, CYREG_OPAMP2_MX
.set Crank_Signal_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Crank_Signal_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Crank_Signal_BuffAmp_ABuf__PM_ACT_MSK, 0x04
.set Crank_Signal_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Crank_Signal_BuffAmp_ABuf__PM_STBY_MSK, 0x04
.set Crank_Signal_BuffAmp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Crank_Signal_BuffAmp_ABuf__SW, CYREG_OPAMP2_SW
.set Crank_Signal_BuffAmp_ABuf__TR0, CYREG_OPAMP2_TR0
.set Crank_Signal_BuffAmp_ABuf__TR1, CYREG_OPAMP2_TR1

/* Crank_Signal_VDAC8 */
.set Crank_Signal_VDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set Crank_Signal_VDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set Crank_Signal_VDAC8_viDAC8__D, CYREG_DAC0_D
.set Crank_Signal_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Crank_Signal_VDAC8_viDAC8__PM_ACT_MSK, 0x01
.set Crank_Signal_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Crank_Signal_VDAC8_viDAC8__PM_STBY_MSK, 0x01
.set Crank_Signal_VDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set Crank_Signal_VDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set Crank_Signal_VDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set Crank_Signal_VDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set Crank_Signal_VDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set Crank_Signal_VDAC8_viDAC8__TR, CYREG_DAC0_TR
.set Crank_Signal_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set Crank_Signal_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set Crank_Signal_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set Crank_Signal_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set Crank_Signal_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set Crank_Signal_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set Crank_Signal_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set Crank_Signal_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set Crank_Signal_VDAC8_viDAC8__TST, CYREG_DAC0_TST

/* Crank_Signal_Wave1_DMA */
.set Crank_Signal_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Crank_Signal_Wave1_DMA__DRQ_NUMBER, 2
.set Crank_Signal_Wave1_DMA__NUMBEROF_TDS, 0
.set Crank_Signal_Wave1_DMA__PRIORITY, 2
.set Crank_Signal_Wave1_DMA__TERMIN_EN, 0
.set Crank_Signal_Wave1_DMA__TERMIN_SEL, 0
.set Crank_Signal_Wave1_DMA__TERMOUT0_EN, 0
.set Crank_Signal_Wave1_DMA__TERMOUT0_SEL, 0
.set Crank_Signal_Wave1_DMA__TERMOUT1_EN, 0
.set Crank_Signal_Wave1_DMA__TERMOUT1_SEL, 0

/* Crank_Signal_Wave2_DMA */
.set Crank_Signal_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Crank_Signal_Wave2_DMA__DRQ_NUMBER, 3
.set Crank_Signal_Wave2_DMA__NUMBEROF_TDS, 0
.set Crank_Signal_Wave2_DMA__PRIORITY, 2
.set Crank_Signal_Wave2_DMA__TERMIN_EN, 0
.set Crank_Signal_Wave2_DMA__TERMIN_SEL, 0
.set Crank_Signal_Wave2_DMA__TERMOUT0_EN, 0
.set Crank_Signal_Wave2_DMA__TERMOUT0_SEL, 0
.set Crank_Signal_Wave2_DMA__TERMOUT1_EN, 0
.set Crank_Signal_Wave2_DMA__TERMOUT1_SEL, 0

/* Fan_1 */
.set Fan_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Fan_1__0__MASK, 0x08
.set Fan_1__0__PC, CYREG_PRT0_PC3
.set Fan_1__0__PORT, 0
.set Fan_1__0__SHIFT, 3
.set Fan_1__AG, CYREG_PRT0_AG
.set Fan_1__AMUX, CYREG_PRT0_AMUX
.set Fan_1__BIE, CYREG_PRT0_BIE
.set Fan_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Fan_1__BYP, CYREG_PRT0_BYP
.set Fan_1__CTL, CYREG_PRT0_CTL
.set Fan_1__DM0, CYREG_PRT0_DM0
.set Fan_1__DM1, CYREG_PRT0_DM1
.set Fan_1__DM2, CYREG_PRT0_DM2
.set Fan_1__DR, CYREG_PRT0_DR
.set Fan_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Fan_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Fan_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Fan_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Fan_1__MASK, 0x08
.set Fan_1__PORT, 0
.set Fan_1__PRT, CYREG_PRT0_PRT
.set Fan_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Fan_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Fan_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Fan_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Fan_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Fan_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Fan_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Fan_1__PS, CYREG_PRT0_PS
.set Fan_1__SHIFT, 3
.set Fan_1__SLW, CYREG_PRT0_SLW

/* GlitchFilter_1 */
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB02_A0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB02_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB02_D0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB02_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB02_F0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB02_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* Glow_Plug_pin */
.set Glow_Plug_pin__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Glow_Plug_pin__0__MASK, 0x01
.set Glow_Plug_pin__0__PC, CYREG_PRT2_PC0
.set Glow_Plug_pin__0__PORT, 2
.set Glow_Plug_pin__0__SHIFT, 0
.set Glow_Plug_pin__AG, CYREG_PRT2_AG
.set Glow_Plug_pin__AMUX, CYREG_PRT2_AMUX
.set Glow_Plug_pin__BIE, CYREG_PRT2_BIE
.set Glow_Plug_pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Glow_Plug_pin__BYP, CYREG_PRT2_BYP
.set Glow_Plug_pin__CTL, CYREG_PRT2_CTL
.set Glow_Plug_pin__DM0, CYREG_PRT2_DM0
.set Glow_Plug_pin__DM1, CYREG_PRT2_DM1
.set Glow_Plug_pin__DM2, CYREG_PRT2_DM2
.set Glow_Plug_pin__DR, CYREG_PRT2_DR
.set Glow_Plug_pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Glow_Plug_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Glow_Plug_pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Glow_Plug_pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Glow_Plug_pin__MASK, 0x01
.set Glow_Plug_pin__PORT, 2
.set Glow_Plug_pin__PRT, CYREG_PRT2_PRT
.set Glow_Plug_pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Glow_Plug_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Glow_Plug_pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Glow_Plug_pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Glow_Plug_pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Glow_Plug_pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Glow_Plug_pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Glow_Plug_pin__PS, CYREG_PRT2_PS
.set Glow_Plug_pin__SHIFT, 0
.set Glow_Plug_pin__SLW, CYREG_PRT2_SLW

/* Glow_plug_indicator */
.set Glow_plug_indicator__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Glow_plug_indicator__0__MASK, 0x04
.set Glow_plug_indicator__0__PC, CYREG_PRT1_PC2
.set Glow_plug_indicator__0__PORT, 1
.set Glow_plug_indicator__0__SHIFT, 2
.set Glow_plug_indicator__AG, CYREG_PRT1_AG
.set Glow_plug_indicator__AMUX, CYREG_PRT1_AMUX
.set Glow_plug_indicator__BIE, CYREG_PRT1_BIE
.set Glow_plug_indicator__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Glow_plug_indicator__BYP, CYREG_PRT1_BYP
.set Glow_plug_indicator__CTL, CYREG_PRT1_CTL
.set Glow_plug_indicator__DM0, CYREG_PRT1_DM0
.set Glow_plug_indicator__DM1, CYREG_PRT1_DM1
.set Glow_plug_indicator__DM2, CYREG_PRT1_DM2
.set Glow_plug_indicator__DR, CYREG_PRT1_DR
.set Glow_plug_indicator__INP_DIS, CYREG_PRT1_INP_DIS
.set Glow_plug_indicator__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Glow_plug_indicator__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Glow_plug_indicator__LCD_EN, CYREG_PRT1_LCD_EN
.set Glow_plug_indicator__MASK, 0x04
.set Glow_plug_indicator__PORT, 1
.set Glow_plug_indicator__PRT, CYREG_PRT1_PRT
.set Glow_plug_indicator__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Glow_plug_indicator__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Glow_plug_indicator__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Glow_plug_indicator__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Glow_plug_indicator__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Glow_plug_indicator__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Glow_plug_indicator__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Glow_plug_indicator__PS, CYREG_PRT1_PS
.set Glow_plug_indicator__SHIFT, 2
.set Glow_plug_indicator__SLW, CYREG_PRT1_SLW

/* MASS_AIRFLOW */
.set MASS_AIRFLOW_viDAC8__CR0, CYREG_DAC2_CR0
.set MASS_AIRFLOW_viDAC8__CR1, CYREG_DAC2_CR1
.set MASS_AIRFLOW_viDAC8__D, CYREG_DAC2_D
.set MASS_AIRFLOW_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set MASS_AIRFLOW_viDAC8__PM_ACT_MSK, 0x04
.set MASS_AIRFLOW_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set MASS_AIRFLOW_viDAC8__PM_STBY_MSK, 0x04
.set MASS_AIRFLOW_viDAC8__STROBE, CYREG_DAC2_STROBE
.set MASS_AIRFLOW_viDAC8__SW0, CYREG_DAC2_SW0
.set MASS_AIRFLOW_viDAC8__SW2, CYREG_DAC2_SW2
.set MASS_AIRFLOW_viDAC8__SW3, CYREG_DAC2_SW3
.set MASS_AIRFLOW_viDAC8__SW4, CYREG_DAC2_SW4
.set MASS_AIRFLOW_viDAC8__TR, CYREG_DAC2_TR
.set MASS_AIRFLOW_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set MASS_AIRFLOW_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set MASS_AIRFLOW_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set MASS_AIRFLOW_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set MASS_AIRFLOW_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set MASS_AIRFLOW_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set MASS_AIRFLOW_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set MASS_AIRFLOW_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set MASS_AIRFLOW_viDAC8__TST, CYREG_DAC2_TST

/* Mass_Air_Voltage_Output */
.set Mass_Air_Voltage_Output__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Mass_Air_Voltage_Output__0__MASK, 0x80
.set Mass_Air_Voltage_Output__0__PC, CYREG_PRT1_PC7
.set Mass_Air_Voltage_Output__0__PORT, 1
.set Mass_Air_Voltage_Output__0__SHIFT, 7
.set Mass_Air_Voltage_Output__AG, CYREG_PRT1_AG
.set Mass_Air_Voltage_Output__AMUX, CYREG_PRT1_AMUX
.set Mass_Air_Voltage_Output__BIE, CYREG_PRT1_BIE
.set Mass_Air_Voltage_Output__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Mass_Air_Voltage_Output__BYP, CYREG_PRT1_BYP
.set Mass_Air_Voltage_Output__CTL, CYREG_PRT1_CTL
.set Mass_Air_Voltage_Output__DM0, CYREG_PRT1_DM0
.set Mass_Air_Voltage_Output__DM1, CYREG_PRT1_DM1
.set Mass_Air_Voltage_Output__DM2, CYREG_PRT1_DM2
.set Mass_Air_Voltage_Output__DR, CYREG_PRT1_DR
.set Mass_Air_Voltage_Output__INP_DIS, CYREG_PRT1_INP_DIS
.set Mass_Air_Voltage_Output__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Mass_Air_Voltage_Output__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Mass_Air_Voltage_Output__LCD_EN, CYREG_PRT1_LCD_EN
.set Mass_Air_Voltage_Output__MASK, 0x80
.set Mass_Air_Voltage_Output__PORT, 1
.set Mass_Air_Voltage_Output__PRT, CYREG_PRT1_PRT
.set Mass_Air_Voltage_Output__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Mass_Air_Voltage_Output__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Mass_Air_Voltage_Output__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Mass_Air_Voltage_Output__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Mass_Air_Voltage_Output__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Mass_Air_Voltage_Output__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Mass_Air_Voltage_Output__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Mass_Air_Voltage_Output__PS, CYREG_PRT1_PS
.set Mass_Air_Voltage_Output__SHIFT, 7
.set Mass_Air_Voltage_Output__SLW, CYREG_PRT1_SLW

/* Opamp_1_ABuf */
.set Opamp_1_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x02
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x02
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP1_TR1

/* PWM_1_FANCONTROLLER */
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Rref */
.set Rref_and_thermistor_between__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Rref_and_thermistor_between__0__MASK, 0x08
.set Rref_and_thermistor_between__0__PC, CYREG_PRT2_PC3
.set Rref_and_thermistor_between__0__PORT, 2
.set Rref_and_thermistor_between__0__SHIFT, 3
.set Rref_and_thermistor_between__AG, CYREG_PRT2_AG
.set Rref_and_thermistor_between__AMUX, CYREG_PRT2_AMUX
.set Rref_and_thermistor_between__BIE, CYREG_PRT2_BIE
.set Rref_and_thermistor_between__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rref_and_thermistor_between__BYP, CYREG_PRT2_BYP
.set Rref_and_thermistor_between__CTL, CYREG_PRT2_CTL
.set Rref_and_thermistor_between__DM0, CYREG_PRT2_DM0
.set Rref_and_thermistor_between__DM1, CYREG_PRT2_DM1
.set Rref_and_thermistor_between__DM2, CYREG_PRT2_DM2
.set Rref_and_thermistor_between__DR, CYREG_PRT2_DR
.set Rref_and_thermistor_between__INP_DIS, CYREG_PRT2_INP_DIS
.set Rref_and_thermistor_between__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rref_and_thermistor_between__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rref_and_thermistor_between__LCD_EN, CYREG_PRT2_LCD_EN
.set Rref_and_thermistor_between__MASK, 0x08
.set Rref_and_thermistor_between__PORT, 2
.set Rref_and_thermistor_between__PRT, CYREG_PRT2_PRT
.set Rref_and_thermistor_between__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rref_and_thermistor_between__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rref_and_thermistor_between__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rref_and_thermistor_between__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rref_and_thermistor_between__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rref_and_thermistor_between__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rref_and_thermistor_between__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rref_and_thermistor_between__PS, CYREG_PRT2_PS
.set Rref_and_thermistor_between__SHIFT, 3
.set Rref_and_thermistor_between__SLW, CYREG_PRT2_SLW
.set Rref10Kpin1__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Rref10Kpin1__0__MASK, 0x20
.set Rref10Kpin1__0__PC, CYREG_PRT2_PC5
.set Rref10Kpin1__0__PORT, 2
.set Rref10Kpin1__0__SHIFT, 5
.set Rref10Kpin1__AG, CYREG_PRT2_AG
.set Rref10Kpin1__AMUX, CYREG_PRT2_AMUX
.set Rref10Kpin1__BIE, CYREG_PRT2_BIE
.set Rref10Kpin1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rref10Kpin1__BYP, CYREG_PRT2_BYP
.set Rref10Kpin1__CTL, CYREG_PRT2_CTL
.set Rref10Kpin1__DM0, CYREG_PRT2_DM0
.set Rref10Kpin1__DM1, CYREG_PRT2_DM1
.set Rref10Kpin1__DM2, CYREG_PRT2_DM2
.set Rref10Kpin1__DR, CYREG_PRT2_DR
.set Rref10Kpin1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rref10Kpin1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rref10Kpin1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rref10Kpin1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rref10Kpin1__MASK, 0x20
.set Rref10Kpin1__PORT, 2
.set Rref10Kpin1__PRT, CYREG_PRT2_PRT
.set Rref10Kpin1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rref10Kpin1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rref10Kpin1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rref10Kpin1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rref10Kpin1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rref10Kpin1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rref10Kpin1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rref10Kpin1__PS, CYREG_PRT2_PS
.set Rref10Kpin1__SHIFT, 5
.set Rref10Kpin1__SLW, CYREG_PRT2_SLW

/* Spare_1 */
.set Spare_1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Spare_1__0__MASK, 0x10
.set Spare_1__0__PC, CYREG_PRT1_PC4
.set Spare_1__0__PORT, 1
.set Spare_1__0__SHIFT, 4
.set Spare_1__AG, CYREG_PRT1_AG
.set Spare_1__AMUX, CYREG_PRT1_AMUX
.set Spare_1__BIE, CYREG_PRT1_BIE
.set Spare_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Spare_1__BYP, CYREG_PRT1_BYP
.set Spare_1__CTL, CYREG_PRT1_CTL
.set Spare_1__DM0, CYREG_PRT1_DM0
.set Spare_1__DM1, CYREG_PRT1_DM1
.set Spare_1__DM2, CYREG_PRT1_DM2
.set Spare_1__DR, CYREG_PRT1_DR
.set Spare_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Spare_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Spare_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Spare_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Spare_1__MASK, 0x10
.set Spare_1__PORT, 1
.set Spare_1__PRT, CYREG_PRT1_PRT
.set Spare_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Spare_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Spare_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Spare_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Spare_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Spare_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Spare_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Spare_1__PS, CYREG_PRT1_PS
.set Spare_1__SHIFT, 4
.set Spare_1__SLW, CYREG_PRT1_SLW

/* Spare_2 */
.set Spare_2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Spare_2__0__MASK, 0x20
.set Spare_2__0__PC, CYREG_PRT1_PC5
.set Spare_2__0__PORT, 1
.set Spare_2__0__SHIFT, 5
.set Spare_2__AG, CYREG_PRT1_AG
.set Spare_2__AMUX, CYREG_PRT1_AMUX
.set Spare_2__BIE, CYREG_PRT1_BIE
.set Spare_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Spare_2__BYP, CYREG_PRT1_BYP
.set Spare_2__CTL, CYREG_PRT1_CTL
.set Spare_2__DM0, CYREG_PRT1_DM0
.set Spare_2__DM1, CYREG_PRT1_DM1
.set Spare_2__DM2, CYREG_PRT1_DM2
.set Spare_2__DR, CYREG_PRT1_DR
.set Spare_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Spare_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Spare_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Spare_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Spare_2__MASK, 0x20
.set Spare_2__PORT, 1
.set Spare_2__PRT, CYREG_PRT1_PRT
.set Spare_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Spare_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Spare_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Spare_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Spare_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Spare_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Spare_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Spare_2__PS, CYREG_PRT1_PS
.set Spare_2__SHIFT, 5
.set Spare_2__SLW, CYREG_PRT1_SLW

/* Temp_Checker */
.set Temp_Checker__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Temp_Checker__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Temp_Checker__INTC_MASK, 0x01
.set Temp_Checker__INTC_NUMBER, 0
.set Temp_Checker__INTC_PRIOR_NUM, 7
.set Temp_Checker__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Temp_Checker__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Temp_Checker__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Thermoster_Vss */
.set Thermoster_Vss__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Thermoster_Vss__0__MASK, 0x04
.set Thermoster_Vss__0__PC, CYREG_PRT2_PC2
.set Thermoster_Vss__0__PORT, 2
.set Thermoster_Vss__0__SHIFT, 2
.set Thermoster_Vss__AG, CYREG_PRT2_AG
.set Thermoster_Vss__AMUX, CYREG_PRT2_AMUX
.set Thermoster_Vss__BIE, CYREG_PRT2_BIE
.set Thermoster_Vss__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Thermoster_Vss__BYP, CYREG_PRT2_BYP
.set Thermoster_Vss__CTL, CYREG_PRT2_CTL
.set Thermoster_Vss__DM0, CYREG_PRT2_DM0
.set Thermoster_Vss__DM1, CYREG_PRT2_DM1
.set Thermoster_Vss__DM2, CYREG_PRT2_DM2
.set Thermoster_Vss__DR, CYREG_PRT2_DR
.set Thermoster_Vss__INP_DIS, CYREG_PRT2_INP_DIS
.set Thermoster_Vss__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Thermoster_Vss__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Thermoster_Vss__LCD_EN, CYREG_PRT2_LCD_EN
.set Thermoster_Vss__MASK, 0x04
.set Thermoster_Vss__PORT, 2
.set Thermoster_Vss__PRT, CYREG_PRT2_PRT
.set Thermoster_Vss__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Thermoster_Vss__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Thermoster_Vss__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Thermoster_Vss__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Thermoster_Vss__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Thermoster_Vss__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Thermoster_Vss__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Thermoster_Vss__PS, CYREG_PRT2_PS
.set Thermoster_Vss__SHIFT, 2
.set Thermoster_Vss__SLW, CYREG_PRT2_SLW

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* Timer_Sytem */
.set Timer_Sytem_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Sytem_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Sytem_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_Sytem_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Timer_Sytem_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Sytem_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Sytem_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Sytem_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Sytem_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_Sytem_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set Timer_Sytem_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_Sytem_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB12_A0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB12_A1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB12_D0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB12_D1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB12_F0
.set Timer_Sytem_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB12_F1

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* isr_CKP_counter */
.set isr_CKP_counter__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_CKP_counter__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_CKP_counter__INTC_MASK, 0x02
.set isr_CKP_counter__INTC_NUMBER, 1
.set isr_CKP_counter__INTC_PRIOR_NUM, 7
.set isr_CKP_counter__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_CKP_counter__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_CKP_counter__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Not_Runing */
.set isr_Not_Runing__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Not_Runing__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Not_Runing__INTC_MASK, 0x04
.set isr_Not_Runing__INTC_NUMBER, 2
.set isr_Not_Runing__INTC_PRIOR_NUM, 7
.set isr_Not_Runing__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_Not_Runing__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Not_Runing__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* mass_air */
.set mass_air__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set mass_air__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set mass_air__INTC_MASK, 0x08
.set mass_air__INTC_NUMBER, 3
.set mass_air__INTC_PRIOR_NUM, 7
.set mass_air__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set mass_air__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set mass_air__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x01
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x02
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output__MASK, 0x40
.set Dedicated_Output__PC, CYREG_PRT3_PC6
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 6
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
