# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab\ 4/lab4\ task\ 1 {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:12 on May 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 01:04:12 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab\ 4/lab4\ task\ 1 {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1/bitcounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:12 on May 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1/bitcounter.sv 
# -- Compiling module bitcounter
# -- Compiling module bitcounter_testbench
# 
# Top level modules:
# 	bitcounter_testbench
# End time: 01:04:12 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab\ 4/lab4\ task\ 1 {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:12 on May 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1/datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 01:04:12 on May 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 01:04:17 on May 14,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.bitcounter
# Loading work.datapath
add wave -position end sim:/DE1_SoC_testbench/dut/*
run -all
# ** Note: $stop    : C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1/DE1_SoC.sv(69)
#    Time: 1150 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 1/DE1_SoC.sv line 69
# End time: 01:05:18 on May 14,2021, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
