
# Verilog Doc

My ideas on creating an automatic documentation generation tool for Verilog,
using or abusing Doxygen to get there.

---
