<root><simulation><result_generated_time />2023-05-12 16:30:18<layer><layer_spec />{'B': 1, 'K': 96, 'C': 16, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19267584<total_data_size_element />{'W': 1536, 'I': 200704, 'O': 1204224}<total_data_reuse />{'W': 12544, 'I': 96.0, 'O': 16}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />23/39</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [128, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 8)]], [[('C', 4), ('K', 8)], [('C', 4)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('OY', 8), ('C', 4)]], [], []]<O />[[[('C', 4)], [('C', 4)]], [[('K', 8)], [('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 28), ('K', 2)], [('K', 6), ('OX', 4), ('OY', 7)], []]<I />[[('OY', 2), ('OX', 28), ('K', 2), ('K', 6)], [('OX', 4), ('OY', 7)], []]<O />[[('OY', 2)], [('OX', 28), ('K', 2), ('K', 6), ('OX', 4), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 56, 28, 1], 'I': [8.0, 12.0, 1.0, 1.0], 'O': [16.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 12288, 12288], 'I': [448, 1605632, 1605632], 'O': [16, 9633792, 9633792], 'O_partial': [0, 0, 0], 'O_final': [16, 9633792, 9633792]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.88, 0.05, 0.0], 'O': [0.03, 0.29, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.34, 0.0], 'I': [0.88, 0.34, 0.0], 'O': [0.03, 0.34, 0.0]}<effective_mem_size_bit />{'W': [8, 12288, 12288], 'I': [448, 1605632, 1605632], 'O': [8, 344064, 9633792], 'O_partial': [0, 0, 0], 'O_final': [8, 344064, 9633792]}<total_unit_count />{'W': [1024, 128, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 128, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[43008, 43008], [43008, 1536], [1536, 0]]<I />[[2408448, 200704], [200704, 200704], [200704, 0]]<O />[[(0, 1204224), (1204224, 0)], [(0, 1204224), (1204224, 0)], [(0, 1204224), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 1204224), (1204224, 0)], [(0, 1204224), (1204224, 0)], [(0, 1204224), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[5376, 5376], [672, 24], [6, 0]]<I />[[301056, 25088], [3136, 3136], [784, 0]]<O />[[(0, 150528), (150528, 0)], [(0, 18816), (18816, 0)], [(0, 4704), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 150528], [150528, 0]), ([0, 18816], [18816, 0]), ([0, 4704], [0, 0])]</mem_access_count_word><mac_count><active />19267584<idle />0</mac_count></basic_info><energy><total_energy />42130898.9<mem_energy_breakdown><W />[3.8, 73.0, 8.0]<I />[110.3, 621.5, 1044.2]<O />[105.5, 3729.1, 6265.0]</mem_energy_breakdown><MAC_energy><active_MAC />42118938.6<idle_MAC />0.0<total />42118938.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.801<utilization_without_data_loading />0.9256<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.801<mac_utilize_temporal_without_data_loading />0.9256</mac_array_utilization><latency><latency_cycle_with_data_loading />23492<latency_cycle_without_data_loading />20328<ideal_computing_cycle />18816<data_loading><load_cycle_total />3164<load_cycle_individual />{'W': [4, 24, 0], 'I': [112, 3136, 0]}<load_cycle_combined />{'W': 24, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />1512<mem_stall_cycle_individual />{'W': [[-18815], [-18704, -18036], [-18816, -18816]], 'I': [[-18815], [-1323, 1512], [-18816, -18816]], 'O': [[-18816], [-18816, 0], [0, -14112]]}<mem_stall_cycle_shared />{'W': [[-18815], [-18704, 1512], [0, 0]], 'I': [[-18815], [-1323, 1512], [0, 0]], 'O': [[-18816], [-18816, 0], [0, -14112]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 12288, 12288], 'I': [448, 1605632, 1605632], 'O': [16, 9633792, 9633792], 'O_partial': [0, 0, 0], 'O_final': [16, 9633792, 9633792]}<data_size_each_level_total />{'W': [2048, 12288, 12288], 'I': [57344, 1605632, 1605632], 'O': [1024, 9633792, 9633792]}<loop_cycles_each_level />{'W': [112, 18816, 18816], 'I': [672, 18816, 18816], 'O': [2, 18816, 18816]}<top_ir_loop_size />{'W': [1, 28, 1], 'I': [12, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [18.3, 0.7], [0.7, 0.7]], 'I': [[8.0, 0.7], [85.3, 85.3], [85.3, 85.3]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [18.3, 18.3], [18.3, 0.7]], 'I': [[8.0, 8.0], [1024.0, 85.3], [85.3, 85.3]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [18.3, 0.7], [0.7, 0]], 'I': [[8.0, 8.0], [1024.0, 85.3], [85.3, 0]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [1554.3, 598.0], [86.0, 512.0]], 'I': [[8.0, 8.0], [1554.3, 598.0], [86.0, 512.0]], 'O': [[8.0, 8.0], [1554.3, 598.0], [86.0, 512.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 18816], [112, 112, 168], [18816, 18816, 1]], 'I': [[1, 1, 18816], [56, 672, 28], [18816, 18816, 1]], 'O': [[1, 1, 18816], [2, 2, 9408], [18816, 18816, 1]]}<trans_time_real />{'W': [[0, 1, 18816], [[0, 112, 168], [4, 112, 168]], [[24, 18816, 1], [6, 18816, 1]]], 'I': [[0, 1, 18816], [[7, 672, 28], [112, 672, 28]], [[3136, 18816, 1], [784, 18816, 1]]], 'O': [[0, 1, 18816], [[0, 2, 9408], [2, 2, 9408]], [[18816, 18816, 1], [4704, 18816, 1]]]}<single_stall_cycle />{'W': [[-1], [-112, -108], [-18792, -18810]], 'I': [[-1], [-49, 56], [-15680, -18032]], 'O': [[-1], [-2, 0], [0, -14112]]}<single_stall_count />{'W': [18815, 167, 0], 'I': [18815, 27, 0], 'O': [18816, 9408, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [668, 0], 'I': [1512, 0], 'O': [18816, 18816]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [18816, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-16636, -18816], [0, 0]], 1: [[-18816, -18816], [0, -18816]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>