#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000246d1b29d70 .scope module, "tb_port" "tb_port" 2 5;
 .timescale -9 -12;
P_00000246d1b2b300 .param/l "PERIOD" 0 2 10, +C4<00000000000000000000000000001010>;
v00000246d1b97240_0 .net "almost_full", 0 0, v00000246d1aee880_0;  1 drivers
v00000246d1b97b00_0 .net "batch", 2 0, v00000246d1b03140_0;  1 drivers
v00000246d1b97a60_0 .var "clk", 0 0;
v00000246d1b97740_0 .net "data", 15 0, v00000246d1aebcf0_0;  1 drivers
v00000246d1b97ba0_0 .net "dest_port", 3 0, v00000246d1b3ca40_0;  1 drivers
v00000246d1b97ce0_0 .net "full", 0 0, v00000246d1b3cae0_0;  1 drivers
v00000246d1b97380_0 .net "is_ctrl_frame", 0 0, v00000246d1b33a80_0;  1 drivers
v00000246d1b977e0_0 .net "prior", 2 0, v00000246d1b33b20_0;  1 drivers
v00000246d1b97880_0 .var "wr_data", 15 0;
v00000246d1b97600_0 .net "wr_en", 0 0, v00000246d1b34390_0;  1 drivers
v00000246d1b97060_0 .var "wr_eop", 0 0;
v00000246d1b97420_0 .var "wr_sop", 0 0;
v00000246d1b97100_0 .var "wr_vld", 0 0;
S_00000246d1b3c780 .scope module, "port_0" "port" 2 32, 3 1 0, S_00000246d1b29d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_sop";
    .port_info 2 /INPUT 1 "wr_eop";
    .port_info 3 /INPUT 1 "wr_vld";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /INPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "rd_sop";
    .port_info 9 /OUTPUT 1 "rd_eop";
    .port_info 10 /OUTPUT 1 "rd_vld";
    .port_info 11 /OUTPUT 16 "rd_data";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /OUTPUT 1 "is_ctrl_frame";
    .port_info 14 /OUTPUT 3 "batch";
    .port_info 15 /OUTPUT 3 "prior";
    .port_info 16 /OUTPUT 4 "dest_port";
    .port_info 17 /OUTPUT 16 "data";
v00000246d1aee880_0 .var "almost_full", 0 0;
v00000246d1b03140_0 .var "batch", 2 0;
v00000246d1aeba80_0 .net "clk", 0 0, v00000246d1b97a60_0;  1 drivers
v00000246d1aebcf0_0 .var "data", 15 0;
v00000246d1b3ca40_0 .var "dest_port", 3 0;
v00000246d1b3cae0_0 .var "full", 0 0;
v00000246d1b33a80_0 .var "is_ctrl_frame", 0 0;
v00000246d1b33b20_0 .var "prior", 2 0;
v00000246d1b33bc0_0 .var "rd_data", 15 0;
v00000246d1b34070_0 .var "rd_eop", 0 0;
v00000246d1b34110_0 .var "rd_sop", 0 0;
v00000246d1b341b0_0 .var "rd_vld", 0 0;
o00000246d1b461c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000246d1b34250_0 .net "ready", 0 0, o00000246d1b461c8;  0 drivers
v00000246d1b342f0_0 .net "wr_data", 15 0, v00000246d1b97880_0;  1 drivers
v00000246d1b34390_0 .var "wr_en", 0 0;
v00000246d1b97e20_0 .net "wr_eop", 0 0, v00000246d1b97060_0;  1 drivers
v00000246d1b97c40_0 .net "wr_sop", 0 0, v00000246d1b97420_0;  1 drivers
v00000246d1b976a0_0 .net "wr_vld", 0 0, v00000246d1b97100_0;  1 drivers
E_00000246d1b2bd00 .event posedge, v00000246d1aeba80_0;
    .scope S_00000246d1b3c780;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b3cae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1aee880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b34110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b34070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b341b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000246d1b33bc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b34390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b33a80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000246d1b03140_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000246d1b33b20_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000246d1b3ca40_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000246d1aebcf0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_00000246d1b3c780;
T_1 ;
    %wait E_00000246d1b2bd00;
    %load/vec4 v00000246d1b97c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246d1b33a80_0, 0, 1;
T_1.0 ;
    %load/vec4 v00000246d1b97e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000246d1b03140_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000246d1b33b20_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000246d1b3ca40_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000246d1aebcf0_0, 0, 16;
T_1.2 ;
    %load/vec4 v00000246d1b976a0_0;
    %store/vec4 v00000246d1b34390_0, 0, 1;
    %load/vec4 v00000246d1b976a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000246d1b33a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v00000246d1b342f0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000246d1b3ca40_0, 0, 4;
    %load/vec4 v00000246d1b342f0_0;
    %parti/s 3, 4, 4;
    %store/vec4 v00000246d1b33b20_0, 0, 3;
    %load/vec4 v00000246d1b342f0_0;
    %parti/s 3, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000246d1aebcf0_0, 4, 3;
    %load/vec4 v00000246d1b342f0_0;
    %parti/s 6, 10, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000246d1aebcf0_0, 4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b33a80_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000246d1b342f0_0;
    %store/vec4 v00000246d1aebcf0_0, 0, 16;
T_1.7 ;
    %load/vec4 v00000246d1b03140_0;
    %addi 1, 0, 3;
    %store/vec4 v00000246d1b03140_0, 0, 3;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000246d1b29d70;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246d1b97a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b97420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b97060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b97100_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_00000246d1b29d70;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000246d1b97a60_0;
    %inv;
    %store/vec4 v00000246d1b97a60_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000246d1b29d70;
T_4 ;
    %vpi_call 2 51 "$dumpfile", "test_port.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246d1b97420_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b97420_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2575, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246d1b97100_0, 0, 1;
    %pushi/vec4 7826, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 20667, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 17360, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 32288, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 32766, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 65, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 31809, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 32766, 0, 16;
    %store/vec4 v00000246d1b97880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b97100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246d1b97060_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246d1b97420_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246d1b97420_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_port.v";
    "./port.sv";
