
---

## ðŸŽ¯ Learning Outcomes
- FSM implementation using VHDL  
- Clock-driven sequential circuit design  
- Counter-based timing control  
- FPGA design flow using Quartus Prime  

---

## ðŸš€ Future Enhancements
- Pedestrian signal support  
- Configurable timing using generics  
- 4-way intersection control  
- FPGA hardware implementation with LEDs  

---

## ðŸ‘¤ Author
**Pradip Kanse Patil**  
Electronics & Communication Engineering  

---

## ðŸ“œ License
This project is intended for **educational purposes** and open for learning and reference.
