Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 17 19:55:39 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Test_Implementaiton_wrapper_timing_summary_routed.rpt -pb Test_Implementaiton_wrapper_timing_summary_routed.pb -rpx Test_Implementaiton_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Test_Implementaiton_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      7           
TIMING-7   Critical Warning  No common node between related clocks               7           
TIMING-14  Critical Warning  LUT on the clock tree                               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        4           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-10  Warning           Missing property on synchronizer                    1           
TIMING-16  Warning           Large setup violation                               9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.315      -37.929                     11                 9222        0.053        0.000                      0                 9222        5.750        0.000                       0                  3683  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                           ------------       ----------      --------------
SPW_Din                                         {0.000 6.250}      12.500          80.000          
SPW_Sin                                         {0.000 6.250}      12.500          80.000          
Test_Implementaiton_i/clk_wiz_0/inst/clk_in1    {0.000 12.500}     25.000          40.000          
  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {0.000 12.500}     25.000          40.000          
  TX_clk_Test_Implementaiton_clk_wiz_0_0        {0.000 6.250}      12.500          80.000          
  clkfbout_Test_Implementaiton_clk_wiz_0_0      {0.000 12.500}     25.000          40.000          
clk_fpga_0                                      {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SPW_Din                                               2.710        0.000                      0                   53        0.122        0.000                      0                   53        5.750        0.000                       0                    56  
SPW_Sin                                               3.491        0.000                      0                   51        0.122        0.000                      0                   51        5.750        0.000                       0                    56  
Test_Implementaiton_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      7.500        0.000                       0                     1  
  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0        6.450        0.000                      0                  491        0.092        0.000                      0                  491       12.000        0.000                       0                   306  
  TX_clk_Test_Implementaiton_clk_wiz_0_0              4.169        0.000                      0                  137        0.120        0.000                      0                  137        5.750        0.000                       0                   101  
  clkfbout_Test_Implementaiton_clk_wiz_0_0                                                                                                                                                       22.845        0.000                       0                     3  
clk_fpga_0                                            9.141        0.000                      0                 7972        0.053        0.000                      0                 7972       11.250        0.000                       0                  3216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SPW_Din                                       SPW_core_clk_Test_Implementaiton_clk_wiz_0_0       -3.858      -32.121                      9                    9        0.117        0.000                      0                    9  
SPW_Sin                                       SPW_core_clk_Test_Implementaiton_clk_wiz_0_0       -4.315      -36.240                      9                    9        0.145        0.000                      0                    9  
TX_clk_Test_Implementaiton_clk_wiz_0_0        SPW_core_clk_Test_Implementaiton_clk_wiz_0_0        4.698        0.000                      0                    2        0.201        0.000                      0                    2  
clk_fpga_0                                    SPW_core_clk_Test_Implementaiton_clk_wiz_0_0        3.889        0.000                      0                   67        0.302        0.000                      0                   67  
SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  TX_clk_Test_Implementaiton_clk_wiz_0_0              3.030        0.000                      0                   19        0.109        0.000                      0                   19  
SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  clk_fpga_0                                          9.389        0.000                      0                   25        0.298        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                    From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    ----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                             SPW_Din                                       SPW_Din                                             3.531        0.000                      0                   53        0.656        0.000                      0                   53  
**async_default**                             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  SPW_Din                                            -0.845       -1.689                      2                    2        0.487        0.000                      0                    2  
**async_default**                             SPW_Sin                                       SPW_Sin                                             3.531        0.000                      0                   53        0.656        0.000                      0                   53  
**async_default**                             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  SPW_Sin                                            -0.462       -0.924                      2                    2        0.277        0.000                      0                    2  
**async_default**                             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0        5.981        0.000                      0                  259        0.751        0.000                      0                  259  
**async_default**                             clk_fpga_0                                    SPW_core_clk_Test_Implementaiton_clk_wiz_0_0       16.596        0.000                      0                    1        0.395        0.000                      0                    1  
**async_default**                             TX_clk_Test_Implementaiton_clk_wiz_0_0        TX_clk_Test_Implementaiton_clk_wiz_0_0              3.081        0.000                      0                   97        0.722        0.000                      0                   97  
**async_default**                             clk_fpga_0                                    TX_clk_Test_Implementaiton_clk_wiz_0_0              5.929        0.000                      0                    2        0.388        0.000                      0                    2  
**async_default**                             clk_fpga_0                                    clk_fpga_0                                         21.122        0.000                      0                   96        0.591        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        SPW_Sin       SPW_Din       
(none)        SPW_Din       SPW_Sin       
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                    TX_clk_Test_Implementaiton_clk_wiz_0_0                                              
(none)                                    clkfbout_Test_Implementaiton_clk_wiz_0_0                                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        10.493ns  (logic 1.430ns (13.626%)  route 9.063ns (86.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 6.250 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           9.063    16.743    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X6Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    19.662    
                         clock uncertainty           -0.169    19.493    
    SLICE_X6Y1           FDCE (Setup_fdce_C_D)       -0.040    19.453    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg
  -------------------------------------------------------------------
                         required time                         19.453    
                         arrival time                         -16.743    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_Din rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 1.430ns (14.730%)  route 8.277ns (85.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.277     9.707    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                         clock pessimism              0.000    13.412    
                         clock uncertainty           -0.169    13.243    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)       -0.093    13.150    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.076%)  route 1.820ns (73.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.160ns = ( 13.410 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978     5.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.115    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.216 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836     8.052    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518     8.570 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           1.183     9.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.637    10.514    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.410    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.826    14.235    
                         clock uncertainty           -0.169    14.067    
    SLICE_X5Y7           FDCE (Setup_fdce_C_D)       -0.061    14.006    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        2.451ns  (logic 0.715ns (29.174%)  route 1.736ns (70.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    14.720 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.078    15.798    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.094 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=2, routed)           0.658    16.752    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/C
                         clock pessimism              0.826    20.487    
                         clock uncertainty           -0.169    20.319    
    SLICE_X0Y4           FDCE (Setup_fdce_C_D)       -0.045    20.274    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica
  -------------------------------------------------------------------
                         required time                         20.274    
                         arrival time                         -16.752    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.774ns (31.400%)  route 1.691ns (68.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978     5.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.115    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.216 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836     8.052    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478     8.530 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.075     9.605    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.296     9.901 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=2, routed)           0.616    10.517    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/C
                         clock pessimism              0.865    14.276    
                         clock uncertainty           -0.169    14.108    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)       -0.058    14.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.715ns (29.796%)  route 1.685ns (70.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    8.051ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978     5.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.115    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.216 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419     8.470 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.046     9.517    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.296     9.813 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.639    10.451    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism              0.826    14.237    
                         clock uncertainty           -0.169    14.069    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)       -0.067    14.002    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        2.426ns  (logic 0.774ns (31.907%)  route 1.652ns (68.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    14.780 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.188    15.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.265 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           0.464    16.728    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism              0.865    20.526    
                         clock uncertainty           -0.169    20.358    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)       -0.067    20.291    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         20.291    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        2.409ns  (logic 0.715ns (29.679%)  route 1.694ns (70.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    14.720 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.056    15.777    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.073 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.638    16.711    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                         clock pessimism              0.826    20.487    
                         clock uncertainty           -0.169    20.319    
    SLICE_X0Y4           FDCE (Setup_fdce_C_D)       -0.028    20.291    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         20.291    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        2.365ns  (logic 0.774ns (32.726%)  route 1.591ns (67.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.161ns = ( 19.661 - 12.500 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    14.780 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.101    15.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.296    16.178 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=2, routed)           0.490    16.668    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.655    19.661    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/C
                         clock pessimism              0.826    20.486    
                         clock uncertainty           -0.169    20.318    
    SLICE_X5Y5           FDCE (Setup_fdce_C_D)       -0.058    20.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica
  -------------------------------------------------------------------
                         required time                         20.260    
                         arrival time                         -16.668    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.774ns (33.129%)  route 1.562ns (66.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.160ns = ( 13.410 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978     5.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.115    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.216 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836     8.052    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478     8.530 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.097     9.627    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.296     9.923 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.466    10.389    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.410    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.826    14.235    
                         clock uncertainty           -0.169    14.067    
    SLICE_X7Y7           FDCE (Setup_fdce_C_D)       -0.067    14.000    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  3.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.778ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     9.079 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.056     9.135    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.778     8.938    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.075     9.013    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -9.013    
                         arrival time                           9.135    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.148     9.086 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/Q
                         net (fo=1, routed)           0.059     9.146    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][1]
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.779     8.938    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.022     8.960    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -8.960    
                         arrival time                           9.146    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.263ns  (logic 0.167ns (63.457%)  route 0.096ns (36.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167     9.105 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.096     9.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.762     8.954    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.046     9.000    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -9.000    
                         arrival time                           9.202    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     9.079 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/Q
                         net (fo=1, routed)           0.172     9.252    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.742     8.975    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.064     9.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -9.039    
                         arrival time                           9.252    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.922%)  route 0.123ns (39.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.778ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.146     9.084 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=3, routed)           0.123     9.207    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]
    SLICE_X7Y1           LUT1 (Prop_lut1_I0_O)        0.045     9.252 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[1]_i_1/O
                         net (fo=3, routed)           0.000     9.252    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[1]
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.778     8.938    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.099     9.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.037    
                         arrival time                           9.252    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 1.360ns (15.778%)  route 7.258ns (84.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.258     8.618    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978     5.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.115    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.216 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                         clock pessimism              0.000     8.051    
                         clock uncertainty            0.169     8.220    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.170     8.390    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg
  -------------------------------------------------------------------
                         required time                         -8.390    
                         arrival time                           8.618    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.778ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.128     9.066 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.119     9.186    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.778     8.938    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.017     8.955    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -8.955    
                         arrival time                           9.186    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.264ns  (logic 0.151ns (57.100%)  route 0.113ns (42.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.151     9.089 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           0.113     9.203    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.763     8.954    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.007     8.961    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -8.961    
                         arrival time                           9.203    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.370%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 8.937 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623     8.937    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     9.078 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=1, routed)           0.156     9.235    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     9.280 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=2, routed)           0.000     9.280    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.779     8.937    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.091     9.028    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -9.028    
                         arrival time                           9.280    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.592%)  route 0.205ns (52.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 8.937 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623     8.937    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     9.078 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.205     9.283    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.045     9.328 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=2, routed)           0.000     9.328    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X2Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X2Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.763     8.953    
    SLICE_X2Y5           FDCE (Hold_fdce_C_D)         0.121     9.074    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -9.074    
                         arrival time                           9.328    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Din
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SPW_Din }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X2Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X2Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X2Y2     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        3.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin rise@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.076%)  route 1.820ns (73.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 20.042 - 12.500 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518    15.278 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           1.183    16.461    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.124    16.585 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.637    17.222    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380    13.880 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    17.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    17.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    18.297    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.388 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    20.042    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.901    20.943    
                         clock uncertainty           -0.169    20.774    
    SLICE_X5Y7           FDCE (Setup_fdce_C_D)       -0.061    20.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                         20.713    
                         arrival time                         -17.222    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin rise@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        2.451ns  (logic 0.715ns (29.174%)  route 1.736ns (70.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 20.044 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    15.178 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.078    16.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.552 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=2, routed)           0.658    17.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380    13.880 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    17.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    17.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    18.297    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.388 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    20.044    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/C
                         clock pessimism              0.901    20.945    
                         clock uncertainty           -0.169    20.776    
    SLICE_X0Y4           FDCE (Setup_fdce_C_D)       -0.045    20.731    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica
  -------------------------------------------------------------------
                         required time                         20.731    
                         arrival time                         -17.210    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.774ns (31.400%)  route 1.691ns (68.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478     8.988 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.075    10.063    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.296    10.359 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=2, routed)           0.616    10.975    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/C
                         clock pessimism              0.940    14.734    
                         clock uncertainty           -0.169    14.565    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)       -0.058    14.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin rise@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        2.400ns  (logic 0.715ns (29.796%)  route 1.685ns (70.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 20.044 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    15.178 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.046    16.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.520 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.639    17.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380    13.880 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    17.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    17.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    18.297    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.388 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    20.044    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism              0.901    20.945    
                         clock uncertainty           -0.169    20.776    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)       -0.067    20.709    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         20.709    
                         arrival time                         -17.159    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin rise@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        2.426ns  (logic 0.774ns (31.907%)  route 1.652ns (68.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 20.044 - 12.500 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.188    16.426    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           0.464    17.186    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380    13.880 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    17.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    17.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    18.297    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.388 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    20.044    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism              0.940    20.984    
                         clock uncertainty           -0.169    20.815    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)       -0.067    20.748    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         20.748    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.715ns (29.679%)  route 1.694ns (70.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419     8.928 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.056     9.984    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.296    10.280 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.638    10.918    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                         clock pessimism              0.901    14.695    
                         clock uncertainty           -0.169    14.526    
    SLICE_X0Y4           FDCE (Setup_fdce_C_D)       -0.028    14.498    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin rise@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        2.365ns  (logic 0.774ns (32.726%)  route 1.591ns (67.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 20.043 - 12.500 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.101    16.340    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.296    16.636 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=2, routed)           0.490    17.125    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380    13.880 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    17.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    17.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    18.297    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.388 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.655    20.043    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/C
                         clock pessimism              0.901    20.944    
                         clock uncertainty           -0.169    20.775    
    SLICE_X5Y5           FDCE (Setup_fdce_C_D)       -0.058    20.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica
  -------------------------------------------------------------------
                         required time                         20.717    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.774ns (33.129%)  route 1.562ns (66.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 13.792 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478     8.988 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.097    10.085    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.296    10.381 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.466    10.846    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.792    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.901    14.693    
                         clock uncertainty           -0.169    14.524    
    SLICE_X7Y7           FDCE (Setup_fdce_C_D)       -0.067    14.457    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin rise@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        2.036ns  (logic 0.609ns (29.916%)  route 1.427ns (70.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.466ns = ( 19.966 - 12.500 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.459    15.219 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=2, routed)           0.727    15.946    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X5Y0           LUT3 (Prop_lut3_I1_O)        0.150    16.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=2, routed)           0.699    16.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X9Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380    13.880 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    17.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    17.782 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    18.297    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.388 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.578    19.966    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X9Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.901    20.867    
                         clock uncertainty           -0.169    20.698    
    SLICE_X9Y0           FDCE (Setup_fdce_C_D)       -0.266    20.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         20.432    
                         arrival time                         -16.796    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin rise@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        2.307ns  (logic 0.774ns (33.550%)  route 1.533ns (66.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 20.044 - 12.500 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.202    16.440    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.736 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.331    17.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380    13.880 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    17.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    17.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    18.297    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.388 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    20.044    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.940    20.984    
                         clock uncertainty           -0.169    20.815    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)       -0.081    20.734    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         20.734    
                         arrival time                         -17.067    
  -------------------------------------------------------------------
                         slack                                  3.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.809ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     9.259 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.056     9.315    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.809     9.118    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.075     9.193    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -9.193    
                         arrival time                           9.315    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.148     9.266 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/Q
                         net (fo=1, routed)           0.059     9.325    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][1]
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.810     9.118    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.022     9.140    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -9.140    
                         arrival time                           9.325    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.263ns  (logic 0.167ns (63.457%)  route 0.096ns (36.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167     9.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.096     9.381    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.793     9.134    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.046     9.180    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -9.180    
                         arrival time                           9.381    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     9.259 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/Q
                         net (fo=1, routed)           0.172     9.431    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.773     9.155    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.064     9.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -9.219    
                         arrival time                           9.431    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.922%)  route 0.123ns (39.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.809ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.146     9.264 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=3, routed)           0.123     9.386    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]
    SLICE_X7Y1           LUT1 (Prop_lut1_I0_O)        0.045     9.431 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[1]_i_1/O
                         net (fo=3, routed)           0.000     9.431    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[1]
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.809     9.118    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.099     9.217    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.217    
                         arrival time                           9.431    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.809ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.128     9.246 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.119     9.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.809     9.118    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.017     9.135    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -9.135    
                         arrival time                           9.365    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.264ns  (logic 0.151ns (57.100%)  route 0.113ns (42.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.794ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.151     9.269 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           0.113     9.382    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.794     9.134    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.007     9.141    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -9.141    
                         arrival time                           9.382    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.370%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.867ns = ( 9.117 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623     9.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     9.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=1, routed)           0.156     9.414    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     9.459 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=2, routed)           0.000     9.459    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.810     9.117    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.091     9.208    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -9.208    
                         arrival time                           9.459    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.592%)  route 0.205ns (52.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.867ns = ( 9.117 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.794ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623     9.117    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     9.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.205     9.463    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.045     9.508 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=2, routed)           0.000     9.508    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X2Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X2Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.794     9.133    
    SLICE_X2Y5           FDCE (Hold_fdce_C_D)         0.121     9.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -9.254    
                         arrival time                           9.508    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     9.259 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=3, routed)           0.168     9.427    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/A
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045     9.472 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r[1]_i_1/O
                         net (fo=3, routed)           0.000     9.472    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp[1]
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism             -0.810     9.118    
    SLICE_X3Y0           FDCE (Hold_fdce_C_D)         0.091     9.209    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.209    
                         arrival time                           9.472    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Sin
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SPW_Sin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X2Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X2Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.500      11.500     SLICE_X2Y2     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X2Y0     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X5Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.250       5.750      SLICE_X6Y1     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
  To Clock:  Test_Implementaiton_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Test_Implementaiton_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        4.065ns  (logic 0.823ns (20.247%)  route 3.242ns (79.753%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.116    17.510 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.809    18.319    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/C
                         clock pessimism              0.154    26.732    
                         clock uncertainty           -1.590    25.142    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.373    24.769    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        4.065ns  (logic 0.823ns (20.247%)  route 3.242ns (79.753%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.116    17.510 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.809    18.319    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/C
                         clock pessimism              0.154    26.732    
                         clock uncertainty           -1.590    25.142    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.373    24.769    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        4.065ns  (logic 0.823ns (20.247%)  route 3.242ns (79.753%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.116    17.510 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.809    18.319    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/C
                         clock pessimism              0.154    26.732    
                         clock uncertainty           -1.590    25.142    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.373    24.769    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        4.065ns  (logic 0.823ns (20.247%)  route 3.242ns (79.753%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.116    17.510 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.809    18.319    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/C
                         clock pessimism              0.154    26.732    
                         clock uncertainty           -1.590    25.142    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.373    24.769    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        4.065ns  (logic 0.823ns (20.247%)  route 3.242ns (79.753%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.116    17.510 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.809    18.319    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/C
                         clock pessimism              0.154    26.732    
                         clock uncertainty           -1.590    25.142    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.373    24.769    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        4.065ns  (logic 0.823ns (20.247%)  route 3.242ns (79.753%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.116    17.510 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.809    18.319    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/C
                         clock pessimism              0.154    26.732    
                         clock uncertainty           -1.590    25.142    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.373    24.769    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        4.060ns  (logic 0.823ns (20.273%)  route 3.237ns (79.727%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.116    17.510 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.804    18.314    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X8Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/C
                         clock pessimism              0.151    26.727    
                         clock uncertainty           -1.590    25.137    
    SLICE_X8Y12          FDRE (Setup_fdre_C_CE)      -0.373    24.764    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         24.764    
                         arrival time                         -18.314    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        4.060ns  (logic 0.823ns (20.273%)  route 3.237ns (79.727%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.116    17.510 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           0.804    18.314    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X8Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/C
                         clock pessimism              0.151    26.727    
                         clock uncertainty           -1.590    25.137    
    SLICE_X8Y12          FDRE (Setup_fdre_C_CE)      -0.373    24.764    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         24.764    
                         arrival time                         -18.314    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        3.898ns  (logic 0.955ns (24.500%)  route 2.943ns (75.500%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124    17.518 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[7]_i_3/O
                         net (fo=2, routed)           0.510    18.028    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.124    18.152 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000    18.152    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C
                         clock pessimism              0.151    26.727    
                         clock uncertainty           -1.590    25.137    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.031    25.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        3.893ns  (logic 0.955ns (24.532%)  route 2.938ns (75.468%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 14.254 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.916    14.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.459    14.713 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/Q
                         net (fo=3, routed)           1.165    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[6]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    16.002 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.670    16.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.797 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.598    17.394    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124    17.518 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[7]_i_3/O
                         net (fo=2, routed)           0.505    18.023    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000    18.147    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C
                         clock pessimism              0.151    26.727    
                         clock uncertainty           -1.590    25.137    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.029    25.166    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         25.166    
                         arrival time                         -18.147    
  -------------------------------------------------------------------
                         slack                                  7.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][10]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.307%)  route 0.169ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.304     0.596    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][10]/Q
                         net (fo=2, routed)           0.169     0.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[10]
    RAMB36_X0Y1          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.571     0.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y1          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.653    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.836    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.836%)  route 0.222ns (61.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.295     0.587    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y20          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][7]/Q
                         net (fo=2, routed)           0.222     0.950    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/ADDRARDADDR[7]
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/SPW_main_clk
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][9]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.220%)  route 0.228ns (61.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][9]/Q
                         net (fo=2, routed)           0.228     0.955    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/ADDRARDADDR[9]
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/SPW_main_clk
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][11]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.095%)  route 0.229ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][11]/Q
                         net (fo=2, routed)           0.229     0.956    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/ADDRARDADDR[11]
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/SPW_main_clk
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][8]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.919%)  route 0.231ns (62.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][8]/Q
                         net (fo=2, routed)           0.231     0.957    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/ADDRARDADDR[8]
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/SPW_main_clk
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][10]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.835%)  route 0.232ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][10]/Q
                         net (fo=2, routed)           0.232     0.958    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/ADDRARDADDR[10]
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/SPW_main_clk
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.007%)  route 0.230ns (61.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.296     0.588    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y19          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     0.729 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][1]/Q
                         net (fo=2, routed)           0.230     0.959    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/ADDRARDADDR[1]
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/SPW_main_clk
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][8]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.657%)  route 0.220ns (57.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.304     0.596    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][8]/Q
                         net (fo=2, routed)           0.220     0.980    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.571     0.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y1          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.653    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.836    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_raddr][8]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.657%)  route 0.220ns (57.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_raddr][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_raddr][8]/Q
                         net (fo=2, routed)           0.220     0.970    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/ADDRBWRADDR[8]
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/SPW_main_clk
    RAMB36_X0Y4          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.270%)  route 0.224ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.304     0.596    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][7]/Q
                         net (fo=2, routed)           0.224     0.984    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[7]
    RAMB36_X0Y1          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.571     0.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y1          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.653    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.836    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y1      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y1      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y4      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKBWRCLK
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y2      Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X7Y4       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y4       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y4       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y22      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y4       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y4       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y6       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns)
  Data Path Delay:        1.005ns  (logic 0.524ns (52.113%)  route 0.481ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 14.157 - 12.500 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 8.085 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     8.012    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458     5.554 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.956    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     7.088 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.997     8.085    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.524     8.609 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/Q
                         net (fo=1, routed)           0.481     9.090    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_n_0
    SLICE_X2Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.934    14.157    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X2Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism              0.115    14.272    
                         clock uncertainty           -0.981    13.291    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)       -0.031    13.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns)
  Data Path Delay:        1.007ns  (logic 0.524ns (52.011%)  route 0.483ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 14.156 - 12.500 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 8.085 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     8.012    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458     5.554 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.956    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     7.088 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.997     8.085    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.524     8.609 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/Q
                         net (fo=1, routed)           0.483     9.092    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_n_0
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933    14.156    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.154    14.310    
                         clock uncertainty           -0.981    13.329    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)       -0.043    13.286    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns)
  Data Path Delay:        0.999ns  (logic 0.524ns (52.445%)  route 0.475ns (47.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 14.156 - 12.500 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 8.085 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     8.012    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458     5.554 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.956    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     7.088 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.997     8.085    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.524     8.609 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/Q
                         net (fo=1, routed)           0.475     9.084    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933    14.156    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.154    14.310    
                         clock uncertainty           -0.981    13.329    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)       -0.047    13.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns)
  Data Path Delay:        0.846ns  (logic 0.524ns (61.938%)  route 0.322ns (38.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 14.156 - 12.500 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 8.085 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     8.012    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458     5.554 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.956    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     7.088 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.997     8.085    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.524     8.609 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/Q
                         net (fo=1, routed)           0.322     8.931    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_n_0
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933    14.156    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism              0.154    14.310    
                         clock uncertainty           -0.981    13.329    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)       -0.028    13.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         13.301    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.574ns (24.499%)  route 1.769ns (75.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 14.151 - 12.500 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994     1.832    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X5Y13          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     2.288 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.280     3.568    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.118     3.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.489     4.175    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.928    14.151    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism              0.154    14.305    
                         clock uncertainty           -0.981    13.324    
    SLICE_X5Y16          FDCE (Setup_fdce_C_CE)      -0.407    12.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.574ns (24.499%)  route 1.769ns (75.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 14.151 - 12.500 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994     1.832    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X5Y13          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     2.288 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.280     3.568    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.118     3.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.489     4.175    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.928    14.151    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
                         clock pessimism              0.154    14.305    
                         clock uncertainty           -0.981    13.324    
    SLICE_X5Y16          FDCE (Setup_fdce_C_CE)      -0.407    12.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.574ns (24.499%)  route 1.769ns (75.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 14.151 - 12.500 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994     1.832    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X5Y13          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     2.288 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.280     3.568    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.118     3.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.489     4.175    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.928    14.151    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/C
                         clock pessimism              0.154    14.305    
                         clock uncertainty           -0.981    13.324    
    SLICE_X5Y16          FDCE (Setup_fdce_C_CE)      -0.407    12.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.574ns (24.499%)  route 1.769ns (75.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 14.151 - 12.500 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994     1.832    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X5Y13          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     2.288 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.280     3.568    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.118     3.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.489     4.175    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.928    14.151    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/C
                         clock pessimism              0.154    14.305    
                         clock uncertainty           -0.981    13.324    
    SLICE_X5Y16          FDCE (Setup_fdce_C_CE)      -0.407    12.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.574ns (24.499%)  route 1.769ns (75.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 14.151 - 12.500 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994     1.832    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X5Y13          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     2.288 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.280     3.568    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.118     3.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.489     4.175    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.928    14.151    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/C
                         clock pessimism              0.154    14.305    
                         clock uncertainty           -0.981    13.324    
    SLICE_X5Y16          FDCE (Setup_fdce_C_CE)      -0.407    12.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.574ns (24.499%)  route 1.769ns (75.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 14.151 - 12.500 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.994     1.832    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X5Y13          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     2.288 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.280     3.568    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.118     3.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.489     4.175    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.928    14.151    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/C
                         clock pessimism              0.154    14.305    
                         clock uncertainty           -0.981    13.324    
    SLICE_X5Y16          FDCE (Setup_fdce_C_CE)      -0.407    12.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  8.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331     0.623    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/Q
                         net (fo=2, routed)           0.067     0.831    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq_reg[b_txflip]__0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.876 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq[b_mux]_i_1/O
                         net (fo=1, routed)           0.000     0.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0_n_0
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
                         clock pessimism             -0.256     0.636    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.120     0.756    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331     0.623    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.164     0.787 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/Q
                         net (fo=3, routed)           0.073     0.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/synctx[sysflip1]
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.045     0.905 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/restx_seq[txflip1]_i_1/O
                         net (fo=1, routed)           0.000     0.905    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1_n_1
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                         clock pessimism             -0.256     0.636    
    SLICE_X7Y10          FDCE (Hold_fdce_C_D)         0.092     0.728    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.064%)  route 0.109ns (39.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.326     0.618    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     0.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/Q
                         net (fo=2, routed)           0.109     0.891    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
    SLICE_X5Y17          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.551     0.886    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y17          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/C
                         clock pessimism             -0.253     0.633    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.072     0.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/C
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X4Y14          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDPE (Prop_fdpe_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/Q
                         net (fo=2, routed)           0.119     0.904    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]__0
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.045     0.949 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]0/O
                         net (fo=1, routed)           0.000     0.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclken]
    SLICE_X4Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.553     0.888    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X4Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                         clock pessimism             -0.253     0.635    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.121     0.756    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/C
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][0]/D
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.226ns (65.205%)  route 0.121ns (34.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y17          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDPE (Prop_fdpe_C_Q)         0.128     0.747 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/Q
                         net (fo=2, routed)           0.121     0.867    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[d_bits][0]_1[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.098     0.965 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[d_bits][0]_i_1/O
                         net (fo=1, routed)           0.000     0.965    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[d_bits][0]
    SLICE_X4Y16          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.552     0.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X4Y16          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][0]/C
                         clock pessimism             -0.253     0.634    
    SLICE_X4Y16          FDPE (Hold_fdpe_C_D)         0.121     0.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.956%)  route 0.165ns (47.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X5Y13          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     0.762 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.165     0.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/synctx[txen]
    SLICE_X4Y14          LUT4 (Prop_lut4_I2_O)        0.045     0.972 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq[b_valid]_i_1/O
                         net (fo=1, routed)           0.000     0.972    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0_n_1
    SLICE_X4Y14          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X4Y14          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/C
                         clock pessimism             -0.253     0.636    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.120     0.756    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/D
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.501%)  route 0.168ns (47.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331     0.623    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y11          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     0.764 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/Q
                         net (fo=1, routed)           0.168     0.932    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm_n_0_]
    SLICE_X4Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkpre]/O
                         net (fo=1, routed)           0.000     0.977    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkpre]__0
    SLICE_X4Y14          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X4Y14          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/C
                         clock pessimism             -0.253     0.636    
    SLICE_X4Y14          FDPE (Hold_fdpe_C_D)         0.121     0.757    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331     0.623    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.164     0.787 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.112     0.899    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg_n_0
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism             -0.269     0.623    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.053     0.676    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][3]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.213ns (57.525%)  route 0.157ns (42.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.328     0.620    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X4Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.164     0.784 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][3]/Q
                         net (fo=3, routed)           0.157     0.941    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/p_1_in[1]
    SLICE_X4Y15          LUT5 (Prop_lut5_I2_O)        0.049     0.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkdone][0]_i_1/O
                         net (fo=1, routed)           0.000     0.990    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkdone][0]_i_1_n_0
    SLICE_X4Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.553     0.888    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X4Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][0]/C
                         clock pessimism             -0.253     0.635    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.131     0.766    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][0]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_update]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_fct]/D
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.076%)  route 0.157ns (42.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X2Y17          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_update]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.783 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_update]/Q
                         net (fo=12, routed)          0.157     0.940    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[c_busy]
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.985 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[c_fct]_i_1/O
                         net (fo=1, routed)           0.000     0.985    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_2
    SLICE_X2Y15          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554     0.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X2Y15          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_fct]/C
                         clock pessimism             -0.254     0.635    
    SLICE_X2Y15          FDPE (Hold_fdpe_C_D)         0.121     0.756    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_fct]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_clk_Test_Implementaiton_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            2.155         12.500      10.345     BUFHCE_X0Y1      Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X6Y10      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X8Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X8Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X8Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y10      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y10      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X8Y9       Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y10      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y10      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X6Y18      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Test_Implementaiton_clk_wiz_0_0
  To Clock:  clkfbout_Test_Implementaiton_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Test_Implementaiton_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I               n/a            2.155         25.000      22.845     BUFHCE_X0Y0      Test_Implementaiton_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        2.645ns  (logic 0.901ns (34.062%)  route 1.744ns (65.938%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 27.753 - 25.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 15.542 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.748    15.542    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.484    16.026 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=3, routed)           0.596    16.622    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.298    16.920 f  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/O
                         net (fo=1, routed)           0.562    17.482    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.119    17.601 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__0/O
                         net (fo=2, routed)           0.586    18.187    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__0_n_0
    SLICE_X15Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.574    27.753    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X15Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.230    27.983    
                         clock uncertainty           -0.377    27.606    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)       -0.278    27.328    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         27.328    
                         arrival time                         -18.187    
  -------------------------------------------------------------------
                         slack                                  9.141    

Slack (MET) :             9.505ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        2.267ns  (logic 0.901ns (39.750%)  route 1.366ns (60.250%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 27.753 - 25.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 15.542 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.748    15.542    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.484    16.026 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=3, routed)           0.596    16.622    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.298    16.920 f  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/O
                         net (fo=1, routed)           0.562    17.482    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.119    17.601 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__0/O
                         net (fo=2, routed)           0.207    17.809    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__0_n_0
    SLICE_X15Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.574    27.753    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X15Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.230    27.983    
                         clock uncertainty           -0.377    27.606    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)       -0.293    27.313    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         27.313    
                         arrival time                         -17.809    
  -------------------------------------------------------------------
                         slack                                  9.505    

Slack (MET) :             9.580ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        2.453ns  (logic 1.109ns (45.217%)  route 1.344ns (54.783%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 27.753 - 25.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 15.542 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.748    15.542    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.484    16.026 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=3, routed)           0.596    16.622    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.293    16.915 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1/O
                         net (fo=1, routed)           0.407    17.322    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.332    17.654 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__0/O
                         net (fo=2, routed)           0.340    17.995    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__0_n_0
    SLICE_X12Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.573    27.753    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X12Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.230    27.982    
                         clock uncertainty           -0.377    27.605    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)       -0.031    27.574    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         27.574    
                         arrival time                         -17.995    
  -------------------------------------------------------------------
                         slack                                  9.580    

Slack (MET) :             9.721ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        2.313ns  (logic 1.109ns (47.952%)  route 1.204ns (52.048%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 27.753 - 25.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 15.542 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.748    15.542    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.484    16.026 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=3, routed)           0.596    16.622    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.293    16.915 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1/O
                         net (fo=1, routed)           0.407    17.322    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.332    17.654 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__0/O
                         net (fo=2, routed)           0.200    17.855    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__0_n_0
    SLICE_X12Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.574    27.753    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X12Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.230    27.983    
                         clock uncertainty           -0.377    27.606    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.031    27.575    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         27.575    
                         arrival time                         -17.855    
  -------------------------------------------------------------------
                         slack                                  9.721    

Slack (MET) :             10.220ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        1.923ns  (logic 0.648ns (33.699%)  route 1.275ns (66.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    3.040ns = ( 15.540 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.746    15.540    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.524    16.064 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=3, routed)           1.275    17.339    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[3]
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.124    17.463 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[3]_i_1__1/O
                         net (fo=1, routed)           0.000    17.463    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[3]
    SLICE_X14Y32         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.572    27.751    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y32         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism              0.230    27.981    
                         clock uncertainty           -0.377    27.604    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.079    27.683    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         27.683    
                         arrival time                         -17.463    
  -------------------------------------------------------------------
                         slack                                 10.220    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        1.847ns  (logic 0.648ns (35.079%)  route 1.199ns (64.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 15.542 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.748    15.542    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.524    16.066 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/Q
                         net (fo=3, routed)           1.199    17.265    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[1]
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.124    17.389 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000    17.389    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[1]
    SLICE_X14Y32         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.572    27.751    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y32         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.230    27.981    
                         clock uncertainty           -0.377    27.604    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.077    27.681    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         27.681    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.299ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.642ns (34.823%)  route 1.202ns (65.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 15.250 - 12.500 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.749     3.043    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X12Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.561 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          1.202     4.763    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X10Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.887 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     4.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.571    15.250    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism              0.229    15.480    
                         clock uncertainty           -0.377    15.103    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.082    15.185    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                 10.299    

Slack (MET) :             10.313ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.642ns (35.013%)  route 1.192ns (64.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 15.250 - 12.500 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.749     3.043    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X12Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.561 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          1.192     4.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X10Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.877 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     4.877    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.571    15.250    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism              0.229    15.480    
                         clock uncertainty           -0.377    15.103    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.086    15.189    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 10.313    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.642ns (35.409%)  route 1.171ns (64.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 15.252 - 12.500 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.749     3.043    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X12Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.561 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          1.171     4.732    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.856 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1/O
                         net (fo=1, routed)           0.000     4.856    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.573    15.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
                         clock pessimism              0.229    15.482    
                         clock uncertainty           -0.377    15.105    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.082    15.187    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             10.349ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        1.792ns  (logic 0.648ns (36.156%)  route 1.144ns (63.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 15.542 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.794 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.748    15.542    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.524    16.066 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=3, routed)           1.144    17.210    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[5]
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.124    17.334 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[5]_i_1__1/O
                         net (fo=1, routed)           0.000    17.334    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[5]
    SLICE_X14Y32         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.572    27.751    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y32         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.230    27.981    
                         clock uncertainty           -0.377    27.604    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.079    27.683    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         27.683    
                         arrival time                         -17.334    
  -------------------------------------------------------------------
                         slack                                 10.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.680%)  route 0.221ns (54.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.563     0.899    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/s_axi_lite_aclk
    SLICE_X44Y47         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_reg/Q
                         net (fo=2, routed)           0.221     1.261    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rsc2stat_status[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.306 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.306    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/s_axi_lite_aclk
    SLICE_X43Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.654%)  route 0.231ns (55.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.563     0.899    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/s_axi_lite_aclk
    SLICE_X43Y49         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_reg/Q
                         net (fo=2, routed)           0.231     1.270    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done
    SLICE_X43Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.315 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.315    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0
    SLICE_X43Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/s_axi_lite_aclk
    SLICE_X43Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.542%)  route 0.156ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.559     0.895    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.156     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.542%)  route 0.156ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.559     0.895    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.156     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.542%)  route 0.156ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.559     0.895    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.156     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.542%)  route 0.156ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.559     0.895    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.156     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.542%)  route 0.156ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.559     0.895    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.156     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.542%)  route 0.156ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.559     0.895    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.156     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y37         RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.542%)  route 0.156ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.559     0.895    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.156     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y37         RAMS32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y37         RAMS32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.542%)  route 0.156ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.559     0.895    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.156     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y37         RAMS32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y37         RAMS32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y8     Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y8     Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6     Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6     Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y31    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y31    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y32    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y32    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y32    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y34    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -3.858ns,  Total Violation      -32.121ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.858ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_Din fall@18.750ns)
  Data Path Delay:        1.956ns  (logic 0.766ns (39.166%)  route 1.190ns (60.834%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 26.659 - 25.000 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 26.801 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   18.750    18.750 f  
    U7                                                0.000    18.750 f  SPW_Din (IN)
                         net (fo=0)                   0.000    18.750    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430    20.180 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    24.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    24.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    24.865    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    24.966 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    26.801    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.518    27.319 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]_replica/Q
                         net (fo=1, routed)           0.595    27.915    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]_repN
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124    28.039 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3/O
                         net (fo=1, routed)           0.594    28.633    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.124    28.757 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000    28.757    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X1Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    26.659    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X1Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    26.659    
                         clock uncertainty           -1.791    24.869    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.031    24.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         24.900    
                         arrival time                         -28.757    
  -------------------------------------------------------------------
                         slack                                 -3.858    

Slack (VIOLATED) :        -3.741ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]_replica/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.890ns  (logic 0.583ns (30.840%)  route 1.307ns (69.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.459    14.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]_replica/Q
                         net (fo=2, routed)           1.307    16.068    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]_repN
    SLICE_X6Y0           LUT4 (Prop_lut4_I0_O)        0.124    16.192 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    16.192    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X6Y0           FDCE (Setup_fdce_C_D)        0.082    12.451    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -16.192    
  -------------------------------------------------------------------
                         slack                                 -3.741    

Slack (VIOLATED) :        -3.720ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_Din fall@18.750ns)
  Data Path Delay:        1.818ns  (logic 0.766ns (42.134%)  route 1.052ns (57.866%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 26.658 - 25.000 ) 
    Source Clock Delay      (SCD):    8.050ns = ( 26.800 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   18.750    18.750 f  
    U7                                                0.000    18.750 f  SPW_Din (IN)
                         net (fo=0)                   0.000    18.750    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430    20.180 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    24.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    24.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    24.865    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    24.966 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.834    26.800    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.518    27.318 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/Q
                         net (fo=1, routed)           0.571    27.890    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]_repN
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    28.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_comp_1/O
                         net (fo=1, routed)           0.481    28.494    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.124    28.618 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    28.618    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X5Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.935    26.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X5Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    26.658    
                         clock uncertainty           -1.791    24.868    
    SLICE_X5Y6           FDCE (Setup_fdce_C_D)        0.031    24.899    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -28.618    
  -------------------------------------------------------------------
                         slack                                 -3.720    

Slack (VIOLATED) :        -3.603ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.757ns  (logic 0.580ns (33.020%)  route 1.177ns (66.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.456    14.757 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           1.177    15.934    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[1]
    SLICE_X6Y0           LUT6 (Prop_lut6_I0_O)        0.124    16.058 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    16.058    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X6Y0           FDCE (Setup_fdce_C_D)        0.086    12.455    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -16.058    
  -------------------------------------------------------------------
                         slack                                 -3.603    

Slack (VIOLATED) :        -3.556ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]_replica/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.657ns  (logic 0.583ns (35.186%)  route 1.074ns (64.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 14.160 - 12.500 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.459    14.761 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]_replica/Q
                         net (fo=1, routed)           1.074    15.835    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/rxcnt_f_reg[2]_repN_alias
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124    15.959 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    15.959    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.937    14.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.160    
                         clock uncertainty           -1.791    12.370    
    SLICE_X1Y0           FDCE (Setup_fdce_C_D)        0.034    12.404    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -15.959    
  -------------------------------------------------------------------
                         slack                                 -3.556    

Slack (VIOLATED) :        -3.520ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.673ns  (logic 0.580ns (34.670%)  route 1.093ns (65.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.456    14.757 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]_replica_1/Q
                         net (fo=1, routed)           1.093    15.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/A_repN_1_alias
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.124    15.974 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    15.974    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X4Y1           FDCE (Setup_fdce_C_D)        0.086    12.455    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                 -3.520    

Slack (VIOLATED) :        -3.517ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.577ns  (logic 0.456ns (28.924%)  route 1.121ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    14.757 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.121    15.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X0Y3           FDCE (Setup_fdce_C_D)       -0.008    12.361    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -15.878    
  -------------------------------------------------------------------
                         slack                                 -3.517    

Slack (VIOLATED) :        -3.438ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.497ns  (logic 0.456ns (30.455%)  route 1.041ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.456    14.757 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           1.041    15.799    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X4Y1           FDCE (Setup_fdce_C_D)       -0.008    12.361    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 -3.438    

Slack (VIOLATED) :        -3.169ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.228ns  (logic 0.456ns (37.135%)  route 0.772ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.456    14.757 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.772    15.529    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X0Y3           FDCE (Setup_fdce_C_D)       -0.008    12.361    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -15.529    
  -------------------------------------------------------------------
                         slack                                 -3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din rise@12.500ns)
  Data Path Delay:        2.903ns  (logic 0.243ns (8.375%)  route 2.660ns (91.625%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 13.396 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198    12.698 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.660    15.358    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Din
    SLICE_X1Y0           LUT6 (Prop_lut6_I3_O)        0.045    15.403 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    15.403    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.561    13.396    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.396    
                         clock uncertainty            1.791    15.187    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.099    15.286    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.286    
                         arrival time                          15.403    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din rise@12.500ns)
  Data Path Delay:        2.988ns  (logic 0.243ns (8.137%)  route 2.745ns (91.863%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198    12.698 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.745    15.443    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Din
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.045    15.488 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    15.488    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X4Y1           FDCE (Hold_fdce_C_D)         0.125    15.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.311    
                         arrival time                          15.488    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din rise@12.500ns)
  Data Path Delay:        3.064ns  (logic 0.243ns (7.935%)  route 2.821ns (92.065%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198    12.698 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.821    15.519    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Din
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.045    15.564 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    15.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X6Y0           FDCE (Hold_fdce_C_D)         0.125    15.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.311    
                         arrival time                          15.564    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din rise@12.500ns)
  Data Path Delay:        3.141ns  (logic 0.243ns (7.741%)  route 2.898ns (92.259%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198    12.698 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.898    15.596    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X6Y0           LUT4 (Prop_lut4_I2_O)        0.045    15.641 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    15.641    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X6Y0           FDCE (Hold_fdce_C_D)         0.124    15.310    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.310    
                         arrival time                          15.641    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.439%)  route 0.277ns (54.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.622     2.686    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     2.827 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/Q
                         net (fo=2, routed)           0.138     2.966    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1]_1[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.045     3.011 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_comp_1/O
                         net (fo=1, routed)           0.139     3.150    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.045     3.195 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.195    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X5Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.559     0.894    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X5Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            1.791     2.685    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.092     2.777    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.254ns (49.564%)  route 0.258ns (50.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623     2.687    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.164     2.851 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/Q
                         net (fo=2, routed)           0.149     3.001    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.045     3.046 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           0.109     3.155    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I0_O)        0.045     3.200 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000     3.200    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X1Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X1Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            1.791     2.686    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.092     2.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din rise@12.500ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.328%)  route 0.375ns (72.672%))
  Logic Levels:           0  
  Clock Path Skew:        -1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 15.187 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198    12.698 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591    14.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045    14.334 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204    14.539    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.565 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623    15.187    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    15.328 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.375    15.703    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.068    15.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.254    
                         arrival time                          15.703    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din rise@12.500ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.048%)  route 0.380ns (72.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 15.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198    12.698 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591    14.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045    14.334 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204    14.539    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.565 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624    15.188    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141    15.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.380    15.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X4Y1           FDCE (Hold_fdce_C_D)         0.068    15.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.254    
                         arrival time                          15.710    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Din rise@12.500ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.362%)  route 0.463ns (76.638%))
  Logic Levels:           0  
  Clock Path Skew:        -1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 15.187 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198    12.698 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591    14.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045    14.334 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204    14.539    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.565 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623    15.187    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141    15.328 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.463    15.791    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.068    15.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.254    
                         arrival time                          15.791    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -4.315ns,  Total Violation      -36.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.315ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_Sin fall@18.750ns)
  Data Path Delay:        1.956ns  (logic 0.766ns (39.166%)  route 1.190ns (60.834%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 26.659 - 25.000 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 27.259 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   18.750    18.750 f  
    W5                                                0.000    18.750 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    18.750    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450    20.200 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    24.616    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    25.323    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.424 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    27.259    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.518    27.777 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]_replica/Q
                         net (fo=1, routed)           0.595    28.373    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]_repN
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124    28.497 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3/O
                         net (fo=1, routed)           0.594    29.091    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.124    29.215 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000    29.215    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X1Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    26.659    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X1Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    26.659    
                         clock uncertainty           -1.791    24.869    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.031    24.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         24.900    
                         arrival time                         -29.215    
  -------------------------------------------------------------------
                         slack                                 -4.315    

Slack (VIOLATED) :        -4.199ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]_replica/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        1.890ns  (logic 0.583ns (30.840%)  route 1.307ns (69.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.459    15.218 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]_replica/Q
                         net (fo=2, routed)           1.307    16.526    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]_repN
    SLICE_X6Y0           LUT4 (Prop_lut4_I0_O)        0.124    16.650 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    16.650    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X6Y0           FDCE (Setup_fdce_C_D)        0.082    12.451    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -16.650    
  -------------------------------------------------------------------
                         slack                                 -4.199    

Slack (VIOLATED) :        -4.177ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_Sin fall@18.750ns)
  Data Path Delay:        1.818ns  (logic 0.766ns (42.134%)  route 1.052ns (57.866%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 26.658 - 25.000 ) 
    Source Clock Delay      (SCD):    8.508ns = ( 27.258 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   18.750    18.750 f  
    W5                                                0.000    18.750 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    18.750    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450    20.200 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    24.616    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    25.323    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.424 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.834    27.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.518    27.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/Q
                         net (fo=1, routed)           0.571    28.347    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]_repN
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    28.471 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_comp_1/O
                         net (fo=1, routed)           0.481    28.952    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.124    29.076 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    29.076    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X5Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.935    26.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X5Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    26.658    
                         clock uncertainty           -1.791    24.868    
    SLICE_X5Y6           FDCE (Setup_fdce_C_D)        0.031    24.899    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -29.076    
  -------------------------------------------------------------------
                         slack                                 -4.177    

Slack (VIOLATED) :        -4.061ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        1.757ns  (logic 0.580ns (33.020%)  route 1.177ns (66.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.456    15.215 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           1.177    16.392    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[1]
    SLICE_X6Y0           LUT6 (Prop_lut6_I0_O)        0.124    16.516 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    16.516    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X6Y0           FDCE (Setup_fdce_C_D)        0.086    12.455    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -16.516    
  -------------------------------------------------------------------
                         slack                                 -4.061    

Slack (VIOLATED) :        -4.013ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]_replica/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        1.657ns  (logic 0.583ns (35.186%)  route 1.074ns (64.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 14.160 - 12.500 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.459    15.219 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]_replica/Q
                         net (fo=1, routed)           1.074    16.293    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/rxcnt_f_reg[2]_repN_alias
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124    16.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    16.417    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.937    14.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.160    
                         clock uncertainty           -1.791    12.370    
    SLICE_X1Y0           FDCE (Setup_fdce_C_D)        0.034    12.404    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -16.417    
  -------------------------------------------------------------------
                         slack                                 -4.013    

Slack (VIOLATED) :        -3.977ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        1.673ns  (logic 0.580ns (34.670%)  route 1.093ns (65.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.456    15.215 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]_replica_1/Q
                         net (fo=1, routed)           1.093    16.308    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/A_repN_1_alias
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.124    16.432 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    16.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X4Y1           FDCE (Setup_fdce_C_D)        0.086    12.455    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -16.432    
  -------------------------------------------------------------------
                         slack                                 -3.977    

Slack (VIOLATED) :        -3.975ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        1.577ns  (logic 0.456ns (28.924%)  route 1.121ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    15.215 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.121    16.336    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X0Y3           FDCE (Setup_fdce_C_D)       -0.008    12.361    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 -3.975    

Slack (VIOLATED) :        -3.896ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        1.497ns  (logic 0.456ns (30.455%)  route 1.041ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.456    15.215 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           1.041    16.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X4Y1           FDCE (Setup_fdce_C_D)       -0.008    12.361    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -16.256    
  -------------------------------------------------------------------
                         slack                                 -3.896    

Slack (VIOLATED) :        -3.626ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        1.228ns  (logic 0.456ns (37.135%)  route 0.772ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        -6.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.456    15.215 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.772    15.987    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.159    
                         clock uncertainty           -1.791    12.369    
    SLICE_X0Y3           FDCE (Setup_fdce_C_D)       -0.008    12.361    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 -3.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin rise@12.500ns)
  Data Path Delay:        2.955ns  (logic 0.264ns (8.920%)  route 2.692ns (91.080%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219    12.719 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.692    15.410    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Sin
    SLICE_X4Y1           LUT4 (Prop_lut4_I3_O)        0.045    15.455 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    15.455    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X4Y1           FDCE (Hold_fdce_C_D)         0.125    15.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.311    
                         arrival time                          15.455    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin rise@12.500ns)
  Data Path Delay:        2.949ns  (logic 0.264ns (8.939%)  route 2.685ns (91.061%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 13.396 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219    12.719 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.685    15.404    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Sin
    SLICE_X1Y0           LUT6 (Prop_lut6_I4_O)        0.045    15.449 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    15.449    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.561    13.396    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.396    
                         clock uncertainty            1.791    15.187    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.099    15.286    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.286    
                         arrival time                          15.449    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin rise@12.500ns)
  Data Path Delay:        2.981ns  (logic 0.264ns (8.844%)  route 2.717ns (91.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219    12.719 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.717    15.436    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Sin
    SLICE_X6Y0           LUT6 (Prop_lut6_I4_O)        0.045    15.481 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    15.481    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X6Y0           FDCE (Hold_fdce_C_D)         0.125    15.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.311    
                         arrival time                          15.481    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin rise@12.500ns)
  Data Path Delay:        2.995ns  (logic 0.264ns (8.804%)  route 2.731ns (91.196%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219    12.719 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.731    15.450    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Sin
    SLICE_X6Y0           LUT4 (Prop_lut4_I1_O)        0.045    15.495 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    15.495    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X6Y0           FDCE (Hold_fdce_C_D)         0.124    15.310    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.310    
                         arrival time                          15.495    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.439%)  route 0.277ns (54.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.622     2.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     3.007 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/Q
                         net (fo=2, routed)           0.138     3.145    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1]_1[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.045     3.190 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_comp_1/O
                         net (fo=1, routed)           0.139     3.329    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.045     3.374 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.374    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X5Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.559     0.894    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X5Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            1.791     2.685    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.092     2.777    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.254ns (49.564%)  route 0.258ns (50.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623     2.867    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.164     3.031 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/Q
                         net (fo=2, routed)           0.149     3.180    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.045     3.225 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           0.109     3.334    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I0_O)        0.045     3.379 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000     3.379    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X1Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X1Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            1.791     2.686    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.092     2.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin rise@12.500ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.328%)  route 0.375ns (72.672%))
  Logic Levels:           0  
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    2.867ns = ( 15.367 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219    12.719 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750    14.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045    14.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204    14.718    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.744 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623    15.367    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    15.508 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.375    15.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.068    15.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.254    
                         arrival time                          15.883    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin rise@12.500ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.048%)  route 0.380ns (72.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 15.368 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219    12.719 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750    14.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045    14.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204    14.718    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.744 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624    15.368    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141    15.509 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.380    15.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X4Y1           FDCE (Hold_fdce_C_D)         0.068    15.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.254    
                         arrival time                          15.889    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_Sin rise@12.500ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.362%)  route 0.463ns (76.638%))
  Logic Levels:           0  
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 13.395 - 12.500 ) 
    Source Clock Delay      (SCD):    2.867ns = ( 15.367 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219    12.719 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750    14.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045    14.514 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204    14.718    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.744 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623    15.367    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141    15.508 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.463    15.970    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.560    13.395    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.395    
                         clock uncertainty            1.791    15.186    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.068    15.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.254    
                         arrival time                          15.970    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
From Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.456ns (7.848%)  route 5.354ns (92.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 14.156 - 12.500 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.997     1.835    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     2.291 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           5.354     7.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_0
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.933    14.156    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.076    14.080    
                         clock uncertainty           -1.710    12.370    
    SLICE_X4Y9           FDCE (Setup_fdce_C_D)       -0.026    12.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.456ns (8.073%)  route 5.193ns (91.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 14.156 - 12.500 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.997     1.835    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     2.291 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           5.193     7.484    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_0
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.933    14.156    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.076    14.080    
                         clock uncertainty           -1.710    12.370    
    SLICE_X4Y9           FDCE (Setup_fdce_C_D)       -0.040    12.330    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  4.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns)
  Data Path Delay:        2.268ns  (logic 0.141ns (6.216%)  route 2.127ns (93.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 13.393 - 12.500 ) 
    Source Clock Delay      (SCD):    0.623ns = ( 13.123 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580    13.080    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    12.374 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398    12.772    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    12.792 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141    13.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           2.127    15.391    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_0
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.558    13.393    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.024    13.417    
                         clock uncertainty            1.710    15.127    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.063    15.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.190    
                         arrival time                          15.391    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns)
  Data Path Delay:        2.306ns  (logic 0.141ns (6.115%)  route 2.165ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 13.393 - 12.500 ) 
    Source Clock Delay      (SCD):    0.623ns = ( 13.123 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580    13.080    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    12.374 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398    12.772    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    12.792 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141    13.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           2.165    15.428    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_0
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.558    13.393    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.024    13.417    
                         clock uncertainty            1.710    15.127    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.056    15.183    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -15.183    
                         arrival time                          15.428    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.580ns (11.844%)  route 4.317ns (88.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 14.078 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          3.216     7.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    14.078    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.078    
                         clock uncertainty           -1.826    12.253    
    SLICE_X9Y10          FDRE (Setup_fdre_C_R)       -0.426    11.827    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.580ns (11.844%)  route 4.317ns (88.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 14.078 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          3.216     7.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    14.078    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.078    
                         clock uncertainty           -1.826    12.253    
    SLICE_X9Y10          FDRE (Setup_fdre_C_R)       -0.426    11.827    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.580ns (11.844%)  route 4.317ns (88.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 14.078 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          3.216     7.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.855    14.078    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.078    
                         clock uncertainty           -1.826    12.253    
    SLICE_X9Y10          FDRE (Setup_fdre_C_R)       -0.426    11.827    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.580ns (19.075%)  route 2.461ns (80.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 14.079 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.360     6.082    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.856    14.079    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.079    
                         clock uncertainty           -1.826    12.254    
    SLICE_X8Y8           FDRE (Setup_fdre_C_R)       -0.519    11.735    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.580ns (19.075%)  route 2.461ns (80.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 14.079 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.360     6.082    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.856    14.079    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.079    
                         clock uncertainty           -1.826    12.254    
    SLICE_X8Y8           FDRE (Setup_fdre_C_R)       -0.519    11.735    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.580ns (19.075%)  route 2.461ns (80.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 14.079 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.360     6.082    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.856    14.079    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.079    
                         clock uncertainty           -1.826    12.254    
    SLICE_X8Y8           FDRE (Setup_fdre_C_R)       -0.519    11.735    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.580ns (19.075%)  route 2.461ns (80.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 14.079 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.360     6.082    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.856    14.079    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    14.079    
                         clock uncertainty           -1.826    12.254    
    SLICE_X8Y8           FDRE (Setup_fdre_C_R)       -0.519    11.735    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.580ns (19.075%)  route 2.461ns (80.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 14.079 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.360     6.082    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.856    14.079    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.079    
                         clock uncertainty           -1.826    12.254    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.426    11.828    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.580ns (19.075%)  route 2.461ns (80.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 14.079 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.360     6.082    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.856    14.079    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y8           FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.079    
                         clock uncertainty           -1.826    12.254    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.426    11.828    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.478ns (33.084%)  route 0.967ns (66.916%))
  Logic Levels:           0  
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 14.067 - 12.500 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.743     3.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_register_aclk
    SLICE_X12Y28         FDSE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.478     3.515 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/Q
                         net (fo=1, routed)           0.967     4.482    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]
    SLICE_X11Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.844    14.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk
    SLICE_X11Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    14.067    
                         clock uncertainty           -1.826    12.242    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.270    11.972    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]
  -------------------------------------------------------------------
                         required time                         11.972    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  7.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.209ns (9.691%)  route 1.948ns (90.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.591     0.927    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X12Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          1.948     3.038    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.045     3.083 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[3]_i_1/O
                         net (fo=1, routed)           0.000     3.083    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[3]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            1.826     2.689    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     2.781    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.186ns (8.891%)  route 1.906ns (91.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.414     3.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            1.826     2.689    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009     2.698    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.186ns (8.891%)  route 1.906ns (91.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.414     3.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            1.826     2.689    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009     2.698    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.186ns (8.891%)  route 1.906ns (91.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.414     3.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            1.826     2.689    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009     2.698    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.186ns (8.891%)  route 1.906ns (91.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.414     3.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            1.826     2.689    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009     2.698    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.186ns (8.891%)  route 1.906ns (91.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.414     3.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            1.826     2.689    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009     2.698    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.186ns (8.891%)  route 1.906ns (91.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.414     3.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y10          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            1.826     2.689    
    SLICE_X8Y10          FDRE (Hold_fdre_C_R)         0.009     2.698    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.455%)  route 2.002ns (90.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.591     0.927    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X12Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          2.002     3.092    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045     3.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     3.137    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[0]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            1.826     2.689    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.121     2.810    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.209ns (9.608%)  route 1.966ns (90.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.591     0.927    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X12Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          1.966     3.057    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.045     3.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000     3.102    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.522     0.857    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y32          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            1.826     2.683    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.091     2.774    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.186ns (8.436%)  route 2.019ns (91.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.019     3.084    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.045     3.129 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_1/O
                         net (fo=1, routed)           0.000     3.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.526     0.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            1.826     2.687    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.092     2.779    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/read_spw_rx_reg
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.049%)  route 0.583ns (54.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 7.906 - 6.250 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.996     1.834    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X4Y11          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.478     2.312 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/Q
                         net (fo=8, routed)           0.583     2.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivsafe]__0
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570     7.820    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190     5.630 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262     6.892    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.973 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933     7.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.076     7.830    
                         clock uncertainty           -1.710     6.120    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.195     5.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.957%)  route 0.657ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 7.906 - 6.250 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.997     1.835    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X5Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     2.291 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/Q
                         net (fo=5, routed)           0.657     2.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/res_seq_reg[sysflip1]__0
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570     7.820    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190     5.630 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262     6.892    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.973 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933     7.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.076     7.830    
                         clock uncertainty           -1.710     6.120    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.040     6.080    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.456ns (44.851%)  route 0.561ns (55.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 7.906 - 6.250 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.998     1.836    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X3Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     2.292 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/Q
                         net (fo=5, routed)           0.561     2.853    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/res_seq_reg[sysflip0]__0
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570     7.820    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190     5.630 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262     6.892    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.973 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933     7.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.076     7.830    
                         clock uncertainty           -1.710     6.120    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.026     6.094    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.478ns (57.076%)  route 0.359ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 7.906 - 6.250 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.996     1.834    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X4Y11          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.478     2.312 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/Q
                         net (fo=2, routed)           0.359     2.671    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/res_seq_reg[txenreg]__0
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570     7.820    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190     5.630 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262     6.892    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.973 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933     7.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.076     7.830    
                         clock uncertainty           -1.710     6.120    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.197     5.923    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -2.671    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.580ns (9.592%)  route 5.467ns (90.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 14.070 - 12.500 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.907     1.745    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X9Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.456     2.201 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/Q
                         net (fo=1, routed)           5.467     7.668    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     7.792 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     7.792    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847    14.070    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism             -0.076    13.994    
                         clock uncertainty           -1.710    12.284    
    SLICE_X8Y18          FDCE (Setup_fdce_C_D)        0.079    12.363    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.580ns (9.662%)  route 5.423ns (90.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 14.073 - 12.500 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.909     1.747    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X9Y17          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     2.203 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/Q
                         net (fo=1, routed)           5.423     7.626    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124     7.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     7.750    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X8Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.850    14.073    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism             -0.076    13.997    
                         clock uncertainty           -1.710    12.287    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.077    12.364    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 0.609ns (10.199%)  route 5.362ns (89.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 14.070 - 12.500 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.907     1.745    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X9Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.456     2.201 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/Q
                         net (fo=1, routed)           5.362     7.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.153     7.716 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     7.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847    14.070    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism             -0.076    13.994    
                         clock uncertainty           -1.710    12.284    
    SLICE_X8Y18          FDCE (Setup_fdce_C_D)        0.118    12.402    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 0.580ns (9.800%)  route 5.338ns (90.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 14.148 - 12.500 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.988     1.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X7Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.456     2.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/Q
                         net (fo=1, routed)           5.338     7.620    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.124     7.744 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     7.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X6Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.925    14.148    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism             -0.076    14.072    
                         clock uncertainty           -1.710    12.362    
    SLICE_X6Y18          FDCE (Setup_fdce_C_D)        0.077    12.439    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 0.606ns (10.211%)  route 5.329ns (89.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 14.073 - 12.500 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.909     1.747    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X9Y17          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     2.203 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][7]/Q
                         net (fo=1, routed)           5.329     7.532    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][7]
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.682 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1/O
                         net (fo=1, routed)           0.000     7.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1_n_0
    SLICE_X8Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.850    14.073    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism             -0.076    13.997    
                         clock uncertainty           -1.710    12.287    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.118    12.405    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 0.580ns (10.000%)  route 5.220ns (90.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 14.070 - 12.500 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.907     1.745    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X9Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.456     2.201 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/Q
                         net (fo=1, routed)           5.220     7.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     7.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1/O
                         net (fo=1, routed)           0.000     7.545    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847    14.070    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism             -0.076    13.994    
                         clock uncertainty           -1.710    12.284    
    SLICE_X8Y18          FDCE (Setup_fdce_C_D)        0.079    12.363    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  4.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.209ns (9.367%)  route 2.022ns (90.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.326     0.618    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X4Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     0.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/Q
                         net (fo=1, routed)           2.022     2.804    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag_n_0_]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.045     2.849 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1/O
                         net (fo=1, routed)           0.000     2.849    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1_n_0
    SLICE_X6Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.550     0.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism              0.024     0.909    
                         clock uncertainty            1.710     2.619    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.121     2.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.186ns (8.284%)  route 2.059ns (91.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X9Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/Q
                         net (fo=1, routed)           2.059     2.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.045     2.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     2.834    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.521     0.856    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.024     0.880    
                         clock uncertainty            1.710     2.590    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.131     2.721    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.190ns (8.448%)  route 2.059ns (91.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X9Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/Q
                         net (fo=1, routed)           2.059     2.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.049     2.838 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1/O
                         net (fo=1, routed)           0.000     2.838    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.521     0.856    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.024     0.880    
                         clock uncertainty            1.710     2.590    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.131     2.721    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.248ns (10.997%)  route 2.007ns (89.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.298     0.590    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X8Y17          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148     0.738 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/Q
                         net (fo=1, routed)           2.007     2.745    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.100     2.845 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1/O
                         net (fo=1, routed)           0.000     2.845    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1_n_0
    SLICE_X8Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.523     0.858    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism              0.024     0.882    
                         clock uncertainty            1.710     2.592    
    SLICE_X8Y16          FDCE (Hold_fdce_C_D)         0.131     2.723    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.186ns (8.277%)  route 2.061ns (91.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X9Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/Q
                         net (fo=1, routed)           2.061     2.791    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.045     2.836 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1/O
                         net (fo=1, routed)           0.000     2.836    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.521     0.856    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism              0.024     0.880    
                         clock uncertainty            1.710     2.590    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.121     2.711    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.212ns (9.386%)  route 2.047ns (90.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.328     0.620    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X6Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.164     0.784 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/Q
                         net (fo=1, routed)           2.047     2.830    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy_n_0_]
    SLICE_X6Y15          LUT3 (Prop_lut3_I0_O)        0.048     2.878 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000     2.878    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.553     0.888    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.024     0.912    
                         clock uncertainty            1.710     2.622    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.131     2.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.209ns (9.216%)  route 2.059ns (90.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.298     0.590    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X8Y17          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     0.754 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/Q
                         net (fo=1, routed)           2.059     2.812    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.045     2.857 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     2.857    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.521     0.856    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.024     0.880    
                         clock uncertainty            1.710     2.590    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.121     2.711    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.246ns (10.794%)  route 2.033ns (89.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.298     0.590    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X8Y17          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148     0.738 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/Q
                         net (fo=1, routed)           2.033     2.771    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.098     2.869 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     2.869    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X8Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.523     0.858    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.024     0.882    
                         clock uncertainty            1.710     2.592    
    SLICE_X8Y16          FDCE (Hold_fdce_C_D)         0.120     2.712    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.209ns (9.098%)  route 2.088ns (90.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.326     0.618    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X4Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     0.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/Q
                         net (fo=1, routed)           2.088     2.870    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.045     2.915 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     2.915    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X6Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.550     0.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.024     0.909    
                         clock uncertainty            1.710     2.619    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.120     2.739    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.186ns (8.075%)  route 2.117ns (91.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      1.710ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X5Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     0.762 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/Q
                         net (fo=1, routed)           2.117     2.879    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct_n_0_]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000     2.924    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.553     0.888    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y15          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.024     0.912    
                         clock uncertainty            1.710     2.622    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.120     2.742    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.389ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.642ns (27.099%)  route 1.727ns (72.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 15.252 - 12.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.271 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/Q
                         net (fo=1, routed)           1.727     3.998    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[5]
    SLICE_X10Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     4.122    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.573    15.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    15.253    
                         clock uncertainty           -1.826    13.427    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.084    13.511    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         13.511    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                  9.389    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.043%)  route 1.647ns (73.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 15.252 - 12.500 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.914     1.752    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     2.208 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/Q
                         net (fo=2, routed)           1.647     3.855    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[7]
    SLICE_X10Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.979 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1/O
                         net (fo=1, routed)           0.000     3.979    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[7]__0_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.573    15.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    15.253    
                         clock uncertainty           -1.826    13.427    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.084    13.511    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[7]__0
  -------------------------------------------------------------------
                         required time                         13.511    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.564ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.580ns (26.414%)  route 1.616ns (73.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 15.252 - 12.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/Q
                         net (fo=1, routed)           1.616     3.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[2]
    SLICE_X10Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     3.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.573    15.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    15.253    
                         clock uncertainty           -1.826    13.427    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.086    13.513    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  9.564    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.891%)  route 1.436ns (69.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 15.250 - 12.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.271 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/Q
                         net (fo=1, routed)           1.436     3.707    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[4]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.831 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     3.831    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.571    15.250    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    15.250    
                         clock uncertainty           -1.826    13.425    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.086    13.511    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                         13.511    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.642ns (31.402%)  route 1.402ns (68.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 15.250 - 12.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.271 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/Q
                         net (fo=1, routed)           1.402     3.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[0]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.797 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000     3.797    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.571    15.250    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    15.250    
                         clock uncertainty           -1.826    13.425    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.084    13.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.728ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.642ns (31.662%)  route 1.386ns (68.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 15.250 - 12.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X8Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.271 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/Q
                         net (fo=1, routed)           1.386     3.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[6]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.781 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000     3.781    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.571    15.250    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    15.250    
                         clock uncertainty           -1.826    13.425    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.084    13.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  9.728    

Slack (MET) :             9.796ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.580ns (29.580%)  route 1.381ns (70.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 15.252 - 12.500 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.914     1.752    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y12          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     2.208 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/Q
                         net (fo=2, routed)           1.381     3.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[1]
    SLICE_X10Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.713 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1/O
                         net (fo=1, routed)           0.000     3.713    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.573    15.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    15.253    
                         clock uncertainty           -1.826    13.427    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.082    13.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  9.796    

Slack (MET) :             9.929ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.580ns (31.788%)  route 1.245ns (68.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 15.250 - 12.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y11          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/Q
                         net (fo=1, routed)           1.245     3.454    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg_n_0_[3]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.578 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     3.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.679 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.571    15.250    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y31         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    15.250    
                         clock uncertainty           -1.826    13.425    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.082    13.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  9.929    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        0.740ns  (logic 0.264ns (35.661%)  route 0.476ns (64.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.922ns = ( 25.921 - 25.000 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 13.353 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846    13.346    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    12.350 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    12.792    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    12.835 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.518    13.353    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk
    SLICE_X10Y28         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.208    13.561 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=18, routed)          0.476    14.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXWRITE
    SLICE_X8Y27          LUT5 (Prop_lut5_I2_O)        0.056    14.093 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0/O
                         net (fo=1, routed)           0.000    14.093    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1__0_n_0
    SLICE_X8Y27          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    25.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    25.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.586    25.921    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_register_aclk
    SLICE_X8Y27          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.000    25.921    
                         clock uncertainty           -1.826    24.096    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.034    24.130    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         24.130    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.195ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.230ns (37.986%)  route 0.375ns (62.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 13.425 - 12.500 ) 
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.522     0.857    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X9Y32          FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.175     1.032 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          0.375     1.407    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.055     1.462 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_i_1/O
                         net (fo=1, routed)           0.000     1.462    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID0
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    12.810    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    12.836 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.590    13.425    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_register_aclk
    SLICE_X10Y32         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.425    
                         clock uncertainty           -1.826    11.600    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.058    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 10.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.231ns (8.096%)  route 2.622ns (91.904%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.725 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           1.245     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           1.378     3.392    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.045     3.437 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_i_1/O
                         net (fo=1, routed)           0.000     3.437    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.856     1.222    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s_axi_lite_aclk
    SLICE_X31Y38         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            1.826     3.048    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.091     3.139    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.186ns (6.201%)  route 2.814ns (93.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X13Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141     0.727 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/Q
                         net (fo=17, routed)          2.814     3.540    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tlast
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.045     3.585 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_i_1/O
                         net (fo=1, routed)           0.000     3.585    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_mux_out
    SLICE_X14Y31         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.856     1.222    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y31         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_reg/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            1.826     3.048    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.121     3.169    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_reg
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.186ns (5.919%)  route 2.957ns (94.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X13Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141     0.727 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/Q
                         net (fo=17, routed)          2.957     3.683    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tlast
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.045     3.728 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_i_1/O
                         net (fo=1, routed)           0.000     3.728    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_slast_with_stop
    SLICE_X13Y31         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.856     1.222    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X13Y31         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_reg/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            1.826     3.048    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.091     3.139    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.231ns (6.895%)  route 3.119ns (93.105%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.725 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           1.245     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           1.053     3.068    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.113 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           0.821     3.934    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y35         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.854     1.220    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s_axi_lite_aclk
    SLICE_X24Y35         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.000     1.220    
                         clock uncertainty            1.826     3.046    
    SLICE_X24Y35         FDRE (Hold_fdre_C_CE)       -0.039     3.007    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.231ns (6.895%)  route 3.119ns (93.105%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.725 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           1.245     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           1.053     3.068    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.113 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           0.821     3.934    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y35         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.854     1.220    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s_axi_lite_aclk
    SLICE_X24Y35         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.000     1.220    
                         clock uncertainty            1.826     3.046    
    SLICE_X24Y35         FDRE (Hold_fdre_C_CE)       -0.039     3.007    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.231ns (6.895%)  route 3.119ns (93.105%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.725 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           1.245     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           1.053     3.068    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.113 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           0.821     3.934    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y35         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.854     1.220    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s_axi_lite_aclk
    SLICE_X24Y35         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism              0.000     1.220    
                         clock uncertainty            1.826     3.046    
    SLICE_X24Y35         FDRE (Hold_fdre_C_CE)       -0.039     3.007    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.231ns (6.895%)  route 3.119ns (93.105%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.725 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           1.245     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           1.053     3.068    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.113 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           0.821     3.934    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y35         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.854     1.220    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s_axi_lite_aclk
    SLICE_X24Y35         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.000     1.220    
                         clock uncertainty            1.826     3.046    
    SLICE_X24Y35         FDRE (Hold_fdre_C_CE)       -0.039     3.007    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.231ns (6.763%)  route 3.185ns (93.237%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.725 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           1.245     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           1.053     3.068    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.113 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           0.887     3.999    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y37         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.855     1.221    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s_axi_lite_aclk
    SLICE_X24Y37         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            1.826     3.047    
    SLICE_X24Y37         FDRE (Hold_fdre_C_CE)       -0.039     3.008    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.231ns (6.763%)  route 3.185ns (93.237%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.725 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           1.245     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           1.053     3.068    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.113 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           0.887     3.999    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y37         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.855     1.221    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s_axi_lite_aclk
    SLICE_X24Y37         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            1.826     3.047    
    SLICE_X24Y37         FDRE (Hold_fdre_C_CE)       -0.039     3.008    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.231ns (6.763%)  route 3.185ns (93.237%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X9Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.725 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           1.245     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           1.053     3.068    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.113 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           0.887     3.999    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y37         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.855     1.221    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s_axi_lite_aclk
    SLICE_X24Y37         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            1.826     3.047    
    SLICE_X24Y37         FDRE (Hold_fdre_C_CE)       -0.039     3.008    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.992    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        3.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        2.118ns  (logic 0.642ns (30.311%)  route 1.476ns (69.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.160ns = ( 19.660 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    14.819 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.465 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.955    16.420    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y7           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    19.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.865    20.524    
                         clock uncertainty           -0.169    20.356    
    SLICE_X5Y7           FDCE (Recov_fdce_C_CLR)     -0.405    19.951    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         19.951    
                         arrival time                         -16.420    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        2.118ns  (logic 0.642ns (30.311%)  route 1.476ns (69.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.160ns = ( 19.660 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    14.819 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.465 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.955    16.420    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y7           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    19.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.865    20.524    
                         clock uncertainty           -0.169    20.356    
    SLICE_X5Y7           FDCE (Recov_fdce_C_CLR)     -0.405    19.951    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                         19.951    
                         arrival time                         -16.420    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.642ns (30.875%)  route 1.437ns (69.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.161ns = ( 13.411 - 6.250 ) 
    Source Clock Delay      (SCD):    8.051ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978     5.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.115    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.216 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     8.569 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.091    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.215 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.916    10.131    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y4           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.655    13.411    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]_replica/C
                         clock pessimism              0.865    14.275    
                         clock uncertainty           -0.169    14.107    
    SLICE_X5Y4           FDCE (Recov_fdce_C_CLR)     -0.405    13.702    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]_replica
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.642ns (32.678%)  route 1.323ns (67.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.084ns = ( 13.334 - 6.250 ) 
    Source Clock Delay      (SCD):    8.051ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978     5.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.115    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.216 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     8.569 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.091    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.215 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.802    10.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X9Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.578    13.334    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X9Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.826    14.159    
                         clock uncertainty           -0.169    13.991    
    SLICE_X9Y0           FDCE (Recov_fdce_C_CLR)     -0.402    13.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.047%)  route 1.361ns (67.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    14.819 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.465 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.840    16.305    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y3           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.826    20.487    
                         clock uncertainty           -0.169    20.319    
    SLICE_X1Y3           FDCE (Recov_fdce_C_CLR)     -0.405    19.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         19.914    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.132%)  route 1.356ns (67.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    14.819 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.465 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.835    16.299    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y5           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism              0.826    20.487    
                         clock uncertainty           -0.169    20.319    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405    19.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         19.914    
                         arrival time                         -16.299    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.132%)  route 1.356ns (67.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    14.819 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.465 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.835    16.299    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y5           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.826    20.487    
                         clock uncertainty           -0.169    20.319    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405    19.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         19.914    
                         arrival time                         -16.299    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.305%)  route 1.345ns (67.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    14.819 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.465 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.824    16.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y4           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.826    20.487    
                         clock uncertainty           -0.169    20.319    
    SLICE_X3Y4           FDCE (Recov_fdce_C_CLR)     -0.405    19.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.914    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.305%)  route 1.345ns (67.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    14.819 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.465 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.824    16.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y4           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism              0.826    20.487    
                         clock uncertainty           -0.169    20.319    
    SLICE_X3Y4           FDCE (Recov_fdce_C_CLR)     -0.405    19.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         19.914    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din rise@12.500ns - SPW_Din fall@6.250ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.305%)  route 1.345ns (67.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 19.662 - 12.500 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    14.819 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.341    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.465 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.824    16.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y4           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   12.500    12.500 r  
    U7                                                0.000    12.500 r  SPW_Din (IN)
                         net (fo=0)                   0.000    12.500    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360    13.860 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    17.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    17.400 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    17.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.005 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    19.662    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.826    20.487    
                         clock uncertainty           -0.169    20.319    
    SLICE_X3Y4           FDCE (Recov_fdce_C_CLR)     -0.405    19.914    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         19.914    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  3.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.385%)  route 0.417ns (66.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.311 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.254     9.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                         clock pessimism             -0.742     8.975    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     8.908    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]
  -------------------------------------------------------------------
                         required time                         -8.908    
                         arrival time                           9.564    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.385%)  route 0.417ns (66.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.311 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.254     9.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.742     8.975    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     8.908    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -8.908    
                         arrival time                           9.564    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.385%)  route 0.417ns (66.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.311 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.254     9.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.742     8.975    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     8.908    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -8.908    
                         arrival time                           9.564    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]_replica_1/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.912%)  route 0.467ns (69.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.311 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.304     9.615    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X0Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]_replica_1/C
                         clock pessimism             -0.742     8.975    
    SLICE_X0Y0           FDCE (Remov_fdce_C_CLR)     -0.067     8.908    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         -8.908    
                         arrival time                           9.615    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.091%)  route 0.423ns (66.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     2.852 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     3.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     3.061 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.259     3.320    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X7Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     2.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     2.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.544    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     3.466    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.762     2.704    
    SLICE_X7Y0           FDCE (Remov_fdce_C_CLR)     -0.092     2.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.384%)  route 0.479ns (69.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.311 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.316     9.626    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.742     8.975    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067     8.908    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -8.908    
                         arrival time                           9.626    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.384%)  route 0.479ns (69.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.311 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.316     9.626    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.742     8.975    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067     8.908    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -8.908    
                         arrival time                           9.626    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.363%)  route 0.479ns (69.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     2.852 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     3.016    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     3.061 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.316     3.377    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X6Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     2.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     2.316 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.544    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.573 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     3.466    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
                         clock pessimism             -0.762     2.704    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.063     2.641    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]_replica_1/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.384%)  route 0.479ns (69.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.311 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.316     9.626    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]_replica_1/C  (IS_INVERTED)
                         clock pessimism             -0.742     8.975    
    SLICE_X3Y1           FDCE (Remov_fdce_C_CLR)     -0.085     8.890    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         -8.890    
                         arrival time                           9.626    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@6.250ns - SPW_Din fall@6.250ns)
  Data Path Delay:        0.672ns  (logic 0.209ns (31.117%)  route 0.463ns (68.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 8.938 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     6.448 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     8.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.084 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.289    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.315 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     8.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.102 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.311 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.300     9.610    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X5Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.762     8.954    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     8.862    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -8.862    
                         arrival time                           9.610    
  -------------------------------------------------------------------
                         slack                                  0.748    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_Din

Setup :            2  Failing Endpoints,  Worst Slack       -0.845ns,  Total Violation       -1.689ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.329ns  (logic 0.580ns (5.615%)  route 9.749ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.980     1.818    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     2.274 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          4.953     7.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     7.351 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           4.796    12.147    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X6Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    13.412    
                         clock uncertainty           -1.791    11.621    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319    11.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.302    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Din fall@6.250ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.329ns  (logic 0.580ns (5.615%)  route 9.749ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.980     1.818    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     2.274 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          4.953     7.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     7.351 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           4.796    12.147    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X6Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000    13.412    
                         clock uncertainty           -1.791    11.621    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319    11.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.302    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 -0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.186ns (3.672%)  route 4.880ns (96.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.320     0.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     0.753 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          2.525     3.277    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     3.322 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           2.355     5.677    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X6Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     2.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     2.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.544    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     3.466    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     3.466    
                         clock uncertainty            1.791     5.257    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     5.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.190    
                         arrival time                           5.677    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.186ns (3.672%)  route 4.880ns (96.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.320     0.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     0.753 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          2.525     3.277    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     3.322 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           2.355     5.677    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X6Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     2.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     2.316 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.544    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     3.466    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     3.466    
                         clock uncertainty            1.791     5.257    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     5.190    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.190    
                         arrival time                           5.677    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        3.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.642ns (30.311%)  route 1.476ns (69.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 13.792 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.955    10.627    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y7           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.792    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.940    14.732    
                         clock uncertainty           -0.169    14.563    
    SLICE_X5Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.642ns (30.311%)  route 1.476ns (69.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 13.792 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.955    10.627    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y7           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.792    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.940    14.732    
                         clock uncertainty           -0.169    14.563    
    SLICE_X5Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin rise@12.500ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        2.079ns  (logic 0.642ns (30.875%)  route 1.437ns (69.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 20.043 - 12.500 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518    15.277 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521    15.798    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124    15.922 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.916    16.838    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y4           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   12.500    12.500 r  
    W5                                                0.000    12.500 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    12.500    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380    13.880 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    17.682    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    17.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    18.297    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.388 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.655    20.043    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]_replica/C
                         clock pessimism              0.940    20.983    
                         clock uncertainty           -0.169    20.814    
    SLICE_X5Y4           FDCE (Recov_fdce_C_CLR)     -0.405    20.409    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]_replica
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                         -16.838    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.642ns (32.678%)  route 1.323ns (67.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.466ns = ( 13.716 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.802    10.474    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X9Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.578    13.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X9Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.901    14.617    
                         clock uncertainty           -0.169    14.448    
    SLICE_X9Y0           FDCE (Recov_fdce_C_CLR)     -0.402    14.046    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.047%)  route 1.361ns (67.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.840    10.512    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y3           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism              0.901    14.695    
                         clock uncertainty           -0.169    14.526    
    SLICE_X1Y3           FDCE (Recov_fdce_C_CLR)     -0.405    14.121    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.132%)  route 1.356ns (67.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.835    10.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y5           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism              0.901    14.695    
                         clock uncertainty           -0.169    14.526    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405    14.121    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.132%)  route 1.356ns (67.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.835    10.507    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y5           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.901    14.695    
                         clock uncertainty           -0.169    14.526    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405    14.121    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.305%)  route 1.345ns (67.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.824    10.496    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y4           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.901    14.695    
                         clock uncertainty           -0.169    14.526    
    SLICE_X3Y4           FDCE (Recov_fdce_C_CLR)     -0.405    14.121    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.305%)  route 1.345ns (67.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.824    10.496    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y4           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism              0.901    14.695    
                         clock uncertainty           -0.169    14.526    
    SLICE_X3Y4           FDCE (Recov_fdce_C_CLR)     -0.405    14.121    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.305%)  route 1.345ns (67.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.866    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583     6.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.674 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835     8.509    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     9.027 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     9.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     9.672 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.824    10.496    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X3Y4           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.901    14.695    
                         clock uncertainty           -0.169    14.526    
    SLICE_X3Y4           FDCE (Recov_fdce_C_CLR)     -0.405    14.121    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  3.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.385%)  route 0.417ns (66.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.445    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.490 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.254     9.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                         clock pessimism             -0.773     9.155    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]
  -------------------------------------------------------------------
                         required time                         -9.088    
                         arrival time                           9.744    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.385%)  route 0.417ns (66.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.445    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.490 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.254     9.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.773     9.155    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -9.088    
                         arrival time                           9.744    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.385%)  route 0.417ns (66.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.445    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.490 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.254     9.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.773     9.155    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -9.088    
                         arrival time                           9.744    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]_replica_1/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.912%)  route 0.467ns (69.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.445    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.490 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.304     9.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X0Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]_replica_1/C
                         clock pessimism             -0.773     9.155    
    SLICE_X0Y0           FDCE (Remov_fdce_C_CLR)     -0.067     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         -9.088    
                         arrival time                           9.794    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.091%)  route 0.423ns (66.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     3.032 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     3.195    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     3.240 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.259     3.499    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X7Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     2.470    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     2.526 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.784 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     3.677    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.793     2.884    
    SLICE_X7Y0           FDCE (Remov_fdce_C_CLR)     -0.092     2.792    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.384%)  route 0.479ns (69.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.445    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.490 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.316     9.806    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism             -0.773     9.155    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         -9.088    
                         arrival time                           9.806    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.384%)  route 0.479ns (69.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.445    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.490 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.316     9.806    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X2Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.773     9.155    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067     9.088    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -9.088    
                         arrival time                           9.806    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.363%)  route 0.479ns (69.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     3.032 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     3.195    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     3.240 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.316     3.556    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X6Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     2.470    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     2.526 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.784 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     3.677    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
                         clock pessimism             -0.793     2.884    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.063     2.821    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]_replica_1/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.384%)  route 0.479ns (69.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     3.032 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     3.195    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     3.240 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.316     3.556    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     2.470    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     2.526 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.784 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     3.678    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]_replica_1/C  (IS_INVERTED)
                         clock pessimism             -0.773     2.905    
    SLICE_X3Y1           FDCE (Remov_fdce_C_CLR)     -0.085     2.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@6.250ns - SPW_Sin fall@6.250ns)
  Data Path Delay:        0.672ns  (logic 0.209ns (31.117%)  route 0.463ns (68.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns = ( 9.118 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     6.469 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     8.219    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     8.264 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     8.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.494 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     9.118    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     9.282 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     9.445    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     9.490 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=53, routed)          0.300     9.790    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X5Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.793     9.134    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     9.042    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -9.042    
                         arrival time                           9.790    
  -------------------------------------------------------------------
                         slack                                  0.748    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_Sin

Setup :            2  Failing Endpoints,  Worst Slack       -0.462ns,  Total Violation       -0.924ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.329ns  (logic 0.580ns (5.615%)  route 9.749ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.980     1.818    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     2.274 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          4.953     7.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     7.351 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           4.796    12.147    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X6Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    13.794    
                         clock uncertainty           -1.791    12.004    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319    11.685    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (SPW_Sin fall@6.250ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.329ns  (logic 0.580ns (5.615%)  route 9.749ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.980     1.818    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     2.274 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          4.953     7.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     7.351 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           4.796    12.147    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X6Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000    13.794    
                         clock uncertainty           -1.791    12.004    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319    11.685    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 -0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.186ns (3.672%)  route 4.880ns (96.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.320     0.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     0.753 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          2.525     3.277    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     3.322 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           2.355     5.677    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X6Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     2.470    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     2.526 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.784 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     3.677    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     3.677    
                         clock uncertainty            1.791     5.468    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     5.401    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.401    
                         arrival time                           5.677    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.186ns (3.672%)  route 4.880ns (96.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.791ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.320     0.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     0.753 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          2.525     3.277    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     3.322 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           2.355     5.677    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X6Y2           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     2.470    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     2.526 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     2.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.784 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     3.677    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     3.677    
                         clock uncertainty            1.791     5.468    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     5.401    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.401    
                         arrival time                           5.677    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.642ns (13.935%)  route 3.965ns (86.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.276     6.347    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg_0
    SLICE_X0Y3           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.274    
                         clock uncertainty           -1.590    12.684    
    SLICE_X0Y3           FDCE (Recov_fdce_C_CLR)     -0.356    12.328    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.642ns (13.935%)  route 3.965ns (86.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.276     6.347    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg_0
    SLICE_X0Y3           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X0Y3           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.274    
                         clock uncertainty           -1.590    12.684    
    SLICE_X0Y3           FDCE (Recov_fdce_C_CLR)     -0.356    12.328    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.642ns (14.508%)  route 3.783ns (85.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.094     6.165    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg_0
    SLICE_X6Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.274    
                         clock uncertainty           -1.590    12.684    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.314    12.370    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.642ns (14.508%)  route 3.783ns (85.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         3.094     6.165    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg_0
    SLICE_X6Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X6Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.274    
                         clock uncertainty           -1.590    12.684    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.314    12.370    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.642ns (14.933%)  route 3.657ns (85.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         2.968     6.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg_0
    SLICE_X4Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.274    
                         clock uncertainty           -1.590    12.684    
    SLICE_X4Y1           FDCE (Recov_fdce_C_CLR)     -0.356    12.328    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.642ns (14.933%)  route 3.657ns (85.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 14.159 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         2.968     6.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg_0
    SLICE_X4Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.936    14.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X4Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.274    
                         clock uncertainty           -1.590    12.684    
    SLICE_X4Y1           FDCE (Recov_fdce_C_CLR)     -0.314    12.370    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.642ns (15.987%)  route 3.374ns (84.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 14.160 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         2.685     5.756    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg_0
    SLICE_X1Y0           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.937    14.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X1Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.275    
                         clock uncertainty           -1.590    12.685    
    SLICE_X1Y0           FDCE (Recov_fdce_C_CLR)     -0.402    12.283    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.642ns (18.438%)  route 2.840ns (81.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 14.156 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         2.151     5.222    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_1
    SLICE_X4Y9           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.933    14.156    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.271    
                         clock uncertainty           -1.590    12.681    
    SLICE_X4Y9           FDCE (Recov_fdce_C_CLR)     -0.314    12.367    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.642ns (18.438%)  route 2.840ns (81.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 14.156 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.902     1.740    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     2.258 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.689     2.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.071 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         2.151     5.222    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_1
    SLICE_X4Y9           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.933    14.156    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X4Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.271    
                         clock uncertainty           -1.590    12.681    
    SLICE_X4Y9           FDCE (Recov_fdce_C_CLR)     -0.314    12.367    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             15.603ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][5]/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 0.574ns (7.990%)  route 6.610ns (92.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 26.648 - 25.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      1.590ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.980     1.818    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X3Y24          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     2.274 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=17, routed)          4.953     7.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.118     7.345 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          1.657     9.002    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X1Y20          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.925    26.648    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X1Y20          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][5]/C
                         clock pessimism              0.154    26.802    
                         clock uncertainty           -1.590    25.212    
    SLICE_X1Y20          FDCE (Recov_fdce_C_CLR)     -0.607    24.605    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][5]
  -------------------------------------------------------------------
                         required time                         24.605    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                 15.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txdiscard]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.935%)  route 0.539ns (72.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.222     1.334    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC_n_1
    SLICE_X6Y20          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txdiscard]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.548     0.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X6Y20          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txdiscard]/C
                         clock pessimism             -0.233     0.650    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     0.583    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txdiscard]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txpacket]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.935%)  route 0.539ns (72.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.222     1.334    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC_n_1
    SLICE_X6Y20          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txpacket]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.548     0.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X6Y20          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txpacket]/C
                         clock pessimism             -0.233     0.650    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     0.583    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txpacket]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_char]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.480%)  route 0.552ns (72.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.234     1.346    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg
    SLICE_X6Y21          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_char]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X6Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_char]/C
                         clock pessimism             -0.233     0.649    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067     0.582    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_char]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][4]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.935%)  route 0.539ns (72.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.222     1.334    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg
    SLICE_X7Y20          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.548     0.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X7Y20          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][4]/C
                         clock pessimism             -0.233     0.650    
    SLICE_X7Y20          FDCE (Remov_fdce_C_CLR)     -0.092     0.558    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][4]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][6]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.935%)  route 0.539ns (72.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.222     1.334    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg
    SLICE_X7Y20          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.548     0.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X7Y20          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][6]/C
                         clock pessimism             -0.233     0.650    
    SLICE_X7Y20          FDCE (Remov_fdce_C_CLR)     -0.092     0.558    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][6]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][1]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.480%)  route 0.552ns (72.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.234     1.346    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg
    SLICE_X7Y21          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X7Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][1]/C
                         clock pessimism             -0.233     0.649    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     0.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][1]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][3]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.480%)  route 0.552ns (72.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.234     1.346    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg
    SLICE_X7Y21          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X7Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][3]/C
                         clock pessimism             -0.233     0.649    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     0.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][3]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][5]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.480%)  route 0.552ns (72.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.234     1.346    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg
    SLICE_X7Y21          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X7Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][5]/C
                         clock pessimism             -0.233     0.649    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     0.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][5]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][7]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.480%)  route 0.552ns (72.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.234     1.346    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg
    SLICE_X7Y21          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X7Y21          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][7]/C
                         clock pessimism             -0.233     0.649    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     0.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][7]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][8]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.914%)  route 0.598ns (74.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.317     1.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=211, routed)         0.280     1.392    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg
    SLICE_X6Y19          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.549     0.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X6Y19          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][8]/C
                         clock pessimism             -0.233     0.651    
    SLICE_X6Y19          FDCE (Remov_fdce_C_CLR)     -0.067     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[pend_data][8]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.809    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.596ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.580ns (12.120%)  route 4.205ns (87.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 26.567 - 25.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          3.105     7.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X10Y22         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.844    26.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    26.567    
                         clock uncertainty           -1.826    24.742    
    SLICE_X10Y22         FDCE (Recov_fdce_C_CLR)     -0.319    24.423    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.423    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                 16.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.186ns (8.936%)  route 1.895ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.826ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    3.180ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.404     3.006    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X10Y22         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=304, routed)         0.517     0.852    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X10Y22         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            1.826     2.678    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067     2.611    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.642ns (33.951%)  route 1.249ns (66.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 7.906 - 6.250 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.728     3.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg_0
    SLICE_X4Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570     7.820    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190     5.630 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262     6.892    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.973 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933     7.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     8.021    
                         clock uncertainty           -0.981     7.040    
    SLICE_X4Y10          FDCE (Recov_fdce_C_CLR)     -0.314     6.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.642ns (33.951%)  route 1.249ns (66.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 7.906 - 6.250 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.728     3.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_0
    SLICE_X4Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570     7.820    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190     5.630 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262     6.892    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.973 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933     7.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     8.021    
                         clock uncertainty           -0.981     7.040    
    SLICE_X4Y10          FDCE (Recov_fdce_C_CLR)     -0.314     6.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.642ns (33.951%)  route 1.249ns (66.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 7.906 - 6.250 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.728     3.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X4Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570     7.820    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190     5.630 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262     6.892    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.973 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933     7.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     8.021    
                         clock uncertainty           -0.981     7.040    
    SLICE_X4Y10          FDCE (Recov_fdce_C_CLR)     -0.314     6.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@6.250ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.642ns (33.951%)  route 1.249ns (66.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 7.906 - 6.250 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.728     3.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_0
    SLICE_X4Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570     7.820    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190     5.630 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262     6.892    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.973 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.933     7.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X4Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     8.021    
                         clock uncertainty           -0.981     7.040    
    SLICE_X4Y10          FDCE (Recov_fdce_C_CLR)     -0.314     6.726    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.642ns (19.526%)  route 2.646ns (80.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 14.070 - 12.500 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          2.125     5.042    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X8Y18          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847    14.070    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.151    14.221    
                         clock uncertainty           -0.981    13.240    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.361    12.879    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.642ns (19.526%)  route 2.646ns (80.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 14.070 - 12.500 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          2.125     5.042    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X8Y18          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847    14.070    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.151    14.221    
                         clock uncertainty           -0.981    13.240    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.361    12.879    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.642ns (19.526%)  route 2.646ns (80.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 14.070 - 12.500 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          2.125     5.042    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X8Y18          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847    14.070    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism              0.151    14.221    
                         clock uncertainty           -0.981    13.240    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.319    12.921    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.642ns (19.526%)  route 2.646ns (80.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 14.070 - 12.500 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          2.125     5.042    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X8Y18          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847    14.070    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y18          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.151    14.221    
                         clock uncertainty           -0.981    13.240    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.319    12.921    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.642ns (20.492%)  route 2.491ns (79.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 14.152 - 12.500 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.970     4.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X3Y16          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.929    14.152    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X3Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/C
                         clock pessimism              0.115    14.267    
                         clock uncertainty           -0.981    13.286    
    SLICE_X3Y16          FDCE (Recov_fdce_C_CLR)     -0.405    12.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.642ns (20.492%)  route 2.491ns (79.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 14.152 - 12.500 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.916     1.754    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     2.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.917 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.970     4.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X3Y16          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.929    14.152    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X3Y16          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/C
                         clock pessimism              0.115    14.267    
                         clock uncertainty           -0.981    13.286    
    SLICE_X3Y16          FDCE (Recov_fdce_C_CLR)     -0.405    12.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  7.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg_0
    SLICE_X6Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/C
                         clock pessimism             -0.233     0.659    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_0
    SLICE_X6Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                         clock pessimism             -0.233     0.659    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_0
    SLICE_X6Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                         clock pessimism             -0.233     0.659    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X6Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism             -0.233     0.659    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X6Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism             -0.233     0.659    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X6Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg_0
    SLICE_X7Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y10          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X7Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y10          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X7Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y10          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.076%)  route 0.510ns (70.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.303     0.595    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.759 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.922    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.967 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.347     1.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X7Y10          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y10          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.747    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.580ns (16.548%)  route 2.925ns (83.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 14.078 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.824     6.546    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X8Y9           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    14.078    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000    14.078    
                         clock uncertainty           -1.242    12.836    
    SLICE_X8Y9           FDCE (Recov_fdce_C_CLR)     -0.361    12.475    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.580ns (16.548%)  route 2.925ns (83.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 14.078 - 12.500 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.101     4.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.722 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          1.824     6.546    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X8Y9           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    14.078    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    14.078    
                         clock uncertainty           -1.242    12.836    
    SLICE_X8Y9           FDCE (Recov_fdce_C_CLR)     -0.319    12.517    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  5.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.186ns (12.376%)  route 1.317ns (87.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          0.825     2.427    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X8Y9           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.529     0.864    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            1.242     2.106    
    SLICE_X8Y9           FDCE (Remov_fdce_C_CLR)     -0.067     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.186ns (12.376%)  route 1.317ns (87.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.192ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.492     1.557    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_rst
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.602 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_awready_i_1/O
                         net (fo=45, routed)          0.825     2.427    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X8Y9           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.529     0.864    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X8Y9           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            1.242     2.106    
    SLICE_X8Y9           FDCE (Remov_fdce_C_CLR)     -0.067     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       21.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.122ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.580ns (19.094%)  route 2.458ns (80.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 27.668 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.328     5.995    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.489    27.668    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230    27.898    
                         clock uncertainty           -0.377    27.521    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    27.116    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 21.122    

Slack (MET) :             21.122ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.580ns (19.094%)  route 2.458ns (80.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 27.668 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.328     5.995    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.489    27.668    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.230    27.898    
                         clock uncertainty           -0.377    27.521    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    27.116    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 21.122    

Slack (MET) :             21.122ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.580ns (19.094%)  route 2.458ns (80.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 27.668 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.328     5.995    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.489    27.668    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230    27.898    
                         clock uncertainty           -0.377    27.521    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    27.116    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 21.122    

Slack (MET) :             21.126ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.580ns (19.121%)  route 2.453ns (80.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 27.668 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.324     5.990    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.489    27.668    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    27.898    
                         clock uncertainty           -0.377    27.521    
    SLICE_X49Y37         FDCE (Recov_fdce_C_CLR)     -0.405    27.116    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                 21.126    

Slack (MET) :             21.168ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.580ns (19.094%)  route 2.458ns (80.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 27.668 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.328     5.995    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y37         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.489    27.668    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y37         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230    27.898    
                         clock uncertainty           -0.377    27.521    
    SLICE_X48Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    27.162    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         27.162    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 21.168    

Slack (MET) :             21.264ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.580ns (20.022%)  route 2.317ns (79.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 27.670 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.187     5.854    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y38         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490    27.670    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y38         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    27.899    
                         clock uncertainty           -0.377    27.522    
    SLICE_X48Y38         FDCE (Recov_fdce_C_CLR)     -0.405    27.117    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         27.117    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                 21.264    

Slack (MET) :             21.264ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.580ns (20.022%)  route 2.317ns (79.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 27.670 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.187     5.854    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y38         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490    27.670    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y38         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    27.899    
                         clock uncertainty           -0.377    27.522    
    SLICE_X48Y38         FDCE (Recov_fdce_C_CLR)     -0.405    27.117    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         27.117    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                 21.264    

Slack (MET) :             21.264ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.580ns (20.022%)  route 2.317ns (79.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 27.670 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.187     5.854    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y38         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490    27.670    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y38         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    27.899    
                         clock uncertainty           -0.377    27.522    
    SLICE_X48Y38         FDCE (Recov_fdce_C_CLR)     -0.405    27.117    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         27.117    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                 21.264    

Slack (MET) :             21.264ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.580ns (20.022%)  route 2.317ns (79.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 27.670 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.187     5.854    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y38         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490    27.670    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y38         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    27.899    
                         clock uncertainty           -0.377    27.522    
    SLICE_X48Y38         FDCE (Recov_fdce_C_CLR)     -0.405    27.117    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         27.117    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                 21.264    

Slack (MET) :             21.264ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.580ns (20.022%)  route 2.317ns (79.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 27.670 - 25.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.663     2.957    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           1.130     4.543    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.667 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.187     5.854    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y38         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490    27.670    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y38         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230    27.899    
                         clock uncertainty           -0.377    27.522    
    SLICE_X48Y38         FDCE (Recov_fdce_C_CLR)     -0.405    27.117    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         27.117    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                 21.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.121%)  route 0.286ns (55.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.558     0.894    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.121     1.142    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.098     1.240 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.165     1.406    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X41Y37         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X41Y37         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.281     0.910    
    SLICE_X41Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     0.815    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.226ns (43.750%)  route 0.291ns (56.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.558     0.894    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.121     1.142    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.098     1.240 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.170     1.410    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X40Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X40Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.226ns (43.750%)  route 0.291ns (56.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.558     0.894    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.121     1.142    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.098     1.240 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.170     1.410    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X40Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X40Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.226ns (43.750%)  route 0.291ns (56.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.558     0.894    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.121     1.142    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.098     1.240 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.170     1.410    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X40Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X40Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.226ns (43.750%)  route 0.291ns (56.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.558     0.894    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.121     1.142    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.098     1.240 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.170     1.410    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X40Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X40Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.226ns (43.750%)  route 0.291ns (56.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.558     0.894    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y36         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.121     1.142    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.098     1.240 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.170     1.410    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X40Y37         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y37         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X40Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.988%)  route 0.395ns (68.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.562     0.898    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y46         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.196    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.238     1.479    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y46         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.829     1.195    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y46         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X38Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.988%)  route 0.395ns (68.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.562     0.898    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y46         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.196    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.238     1.479    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y46         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.829     1.195    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y46         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X38Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.988%)  route 0.395ns (68.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.562     0.898    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y46         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.196    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.238     1.479    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y46         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.829     1.195    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y46         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X38Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.988%)  route 0.395ns (68.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.562     0.898    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y46         FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.196    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.238     1.479    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y46         FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.829     1.195    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y46         FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X38Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.614    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.465ns  (logic 0.774ns (31.400%)  route 1.691ns (68.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.075    16.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.609 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=2, routed)           0.616    17.225    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.076%)  route 1.820ns (73.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.160ns = ( 13.410 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518    15.278 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           1.183    16.461    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.124    16.585 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.637    17.222    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.410    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.451ns  (logic 0.715ns (29.174%)  route 1.736ns (70.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    15.178 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.078    16.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.552 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=2, routed)           0.658    17.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.426ns  (logic 0.774ns (31.907%)  route 1.652ns (68.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.188    16.426    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.722 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           0.464    17.186    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.715ns (29.679%)  route 1.694ns (70.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    15.178 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.056    16.234    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.530 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.638    17.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.400ns  (logic 0.715ns (29.796%)  route 1.685ns (70.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    8.509ns = ( 14.759 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.759    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    15.178 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.046    16.224    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.520 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.639    17.159    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.365ns  (logic 0.774ns (32.726%)  route 1.591ns (67.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.161ns = ( 13.411 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.101    16.340    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.296    16.636 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=2, routed)           0.490    17.125    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.655    13.411    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.774ns (33.129%)  route 1.562ns (66.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.160ns = ( 13.410 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.097    16.335    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.296    16.631 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.466    17.096    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.410    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.307ns  (logic 0.774ns (33.550%)  route 1.533ns (66.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.162ns = ( 13.412 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.202    16.440    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.736 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.331    17.067    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.412    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.276ns  (logic 0.774ns (34.013%)  route 1.502ns (65.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.161ns = ( 13.411 - 6.250 ) 
    Source Clock Delay      (SCD):    8.510ns = ( 14.760 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.450     7.700 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.415    12.116    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.760    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    15.238 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          0.950    16.188    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.296    16.484 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.551    17.036    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X4Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.360     7.610 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.440    11.050    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    11.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.655    13.411    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X4Y6           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     3.009 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.056     3.065    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.148     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/Q
                         net (fo=1, routed)           0.059     3.075    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][1]
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.128     2.996 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.119     3.115    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.167ns (63.457%)  route 0.096ns (36.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167     3.035 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.096     3.131    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.151ns (57.100%)  route 0.113ns (42.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.151     3.019 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           0.113     3.132    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     3.009 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/Q
                         net (fo=1, routed)           0.172     3.181    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.922%)  route 0.123ns (39.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.146     3.014 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=3, routed)           0.123     3.136    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]
    SLICE_X7Y1           LUT1 (Prop_lut1_I0_O)        0.045     3.181 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[1]_i_1/O
                         net (fo=3, routed)           0.000     3.181    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[1]
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623     2.867    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     3.008 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=1, routed)           0.156     3.164    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     3.209 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=2, routed)           0.000     3.209    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 9.717 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     3.009 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=3, routed)           0.168     3.177    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/A
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045     3.222 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r[1]_i_1/O
                         net (fo=3, routed)           0.000     3.222    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp[1]
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.717    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.273%)  route 0.224ns (57.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 9.716 - 6.250 ) 
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.750     1.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.218    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.868    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     3.032 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/Q
                         net (fo=1, routed)           0.224     3.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[0]
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.385     6.635 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.874     8.510    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     8.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     8.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.823 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.465ns  (logic 0.774ns (31.400%)  route 1.691ns (68.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    14.780 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.075    15.855    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.151 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=2, routed)           0.616    16.767    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]_replica/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.076%)  route 1.820ns (73.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 13.792 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518    14.820 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           1.183    16.004    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.124    16.128 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.637    16.764    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.792    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.451ns  (logic 0.715ns (29.174%)  route 1.736ns (70.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    14.720 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.078    15.798    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.094 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=2, routed)           0.658    16.752    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]_replica/C

Slack:                    inf
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.493ns  (logic 1.430ns (13.626%)  route 9.063ns (86.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 6.250 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           9.063    16.743    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X6Y1           FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.426ns  (logic 0.774ns (31.907%)  route 1.652ns (68.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    14.780 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.188    15.969    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.265 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           0.464    16.728    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.715ns (29.679%)  route 1.694ns (70.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    14.720 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.056    15.777    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.073 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.638    16.711    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X0Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.400ns  (logic 0.715ns (29.796%)  route 1.685ns (70.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.051ns = ( 14.301 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.835    14.301    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    14.720 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           1.046    15.767    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/Q[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.296    16.063 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.639    16.701    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.365ns  (logic 0.774ns (32.726%)  route 1.591ns (67.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 13.793 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    14.780 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.101    15.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.296    16.178 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=2, routed)           0.490    16.668    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.655    13.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]_replica/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.774ns (33.129%)  route 1.562ns (66.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 13.792 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    14.780 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.097    15.877    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.296    16.173 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.466    16.639    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.654    13.792    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y7           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.307ns  (logic 0.774ns (33.550%)  route 1.533ns (66.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 13.794 - 6.250 ) 
    Source Clock Delay      (SCD):    8.052ns = ( 14.302 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    6.250     6.250 f  
    U7                                                0.000     6.250 f  SPW_Din (IN)
                         net (fo=0)                   0.000     6.250    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         1.430     7.680 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.978    11.658    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124    11.782 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.583    12.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    12.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.836    14.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.478    14.780 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          1.202    15.983    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.296    16.279 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.331    16.609    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         1.380     7.630 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.802    11.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    11.532 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.514    12.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.138 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          1.656    13.794    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y5           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     2.829 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.056     2.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.148     2.836 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/Q
                         net (fo=1, routed)           0.059     2.896    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][1]
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.128     2.816 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.119     2.936    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.167ns (63.457%)  route 0.096ns (36.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X6Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167     2.855 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.096     2.952    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.151ns (57.100%)  route 0.113ns (42.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.151     2.839 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           0.113     2.953    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     2.829 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/Q
                         net (fo=1, routed)           0.172     3.002    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.922%)  route 0.123ns (39.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.146     2.834 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=3, routed)           0.123     2.957    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]
    SLICE_X7Y1           LUT1 (Prop_lut1_I0_O)        0.045     3.002 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[1]_i_1/O
                         net (fo=3, routed)           0.000     3.002    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[1]
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X7Y1           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.623     2.687    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     2.828 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=1, routed)           0.156     2.985    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     3.030 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=2, routed)           0.000     3.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y4           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 9.928 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     2.829 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=3, routed)           0.168     2.998    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/A
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.045     3.043 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r[1]_i_1/O
                         net (fo=3, routed)           0.000     3.043    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp[1]
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.894     9.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y0           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.273%)  route 0.224ns (57.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 9.927 - 6.250 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.467ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    U7                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.591     1.789    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Din
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.204     2.039    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.065 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.624     2.688    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     2.852 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/Q
                         net (fo=1, routed)           0.224     3.076    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[0]
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    6.250     6.250 f  
    W5                                                0.000     6.250 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     6.250    SPW_Sin
    W5                   IBUF (Prop_ibuf_I_O)         0.406     6.656 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.064     8.720    Test_Implementaiton_i/SpaceWire_light_AXI_0/SPW_Sin
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     8.776 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3/O
                         net (fo=1, routed)           0.228     9.005    Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg[1]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.034 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/reset_reg_reg[1]_i_1/O
                         net (fo=55, routed)          0.893     9.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X6Y2           FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 0.124ns (3.338%)  route 3.591ns (96.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           3.591     3.591    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.715 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.715    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.565     2.744    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.045ns (2.870%)  route 1.523ns (97.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.523     1.523    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.568 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.568    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.850     1.216    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.275ns  (logic 0.580ns (9.242%)  route 5.695ns (90.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.827     7.324    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         1.869     9.316    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y45         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.495     2.674    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y45         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.275ns  (logic 0.580ns (9.242%)  route 5.695ns (90.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.827     7.324    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         1.869     9.316    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y45         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.495     2.674    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y45         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.172ns  (logic 0.580ns (9.397%)  route 5.592ns (90.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.827     7.324    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         1.765     9.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y36         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490     2.669    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y36         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.172ns  (logic 0.580ns (9.397%)  route 5.592ns (90.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.827     7.324    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         1.765     9.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y36         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490     2.669    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y36         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.172ns  (logic 0.580ns (9.397%)  route 5.592ns (90.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.827     7.324    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         1.765     9.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y36         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490     2.669    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y36         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.172ns  (logic 0.580ns (9.397%)  route 5.592ns (90.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.827     7.324    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         1.765     9.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y36         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.490     2.669    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y36         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.093ns  (logic 0.456ns (7.484%)  route 5.637ns (92.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          5.637     9.134    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X32Y82         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.471     2.650    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X32Y82         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.697ns  (logic 0.456ns (9.708%)  route 4.241ns (90.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.747     3.041    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.241     7.738    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X42Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.480     2.659    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X42Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.141ns (6.625%)  route 1.987ns (93.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.987     3.053    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X42Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.825     1.191    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X42Y50         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.186ns (6.990%)  route 2.475ns (93.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.779     2.844    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.889 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.696     3.585    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y36         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.824     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y36         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.186ns (6.990%)  route 2.475ns (93.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.779     2.844    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.889 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.696     3.585    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y36         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.824     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y36         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.186ns (6.990%)  route 2.475ns (93.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.779     2.844    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.889 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.696     3.585    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y36         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.824     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y36         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.186ns (6.990%)  route 2.475ns (93.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.779     2.844    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.889 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.696     3.585    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y36         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.824     1.190    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y36         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.186ns (6.812%)  route 2.544ns (93.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.779     2.844    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.889 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.766     3.655    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y45         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.829     1.195    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y45         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.730ns  (logic 0.186ns (6.812%)  route 2.544ns (93.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.779     2.844    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.889 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=170, routed)         0.766     3.655    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y45         FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.829     1.195    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y45         FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.755ns  (logic 0.141ns (5.117%)  route 2.614ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.589     0.924    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X24Y10         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          2.614     3.680    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X32Y82         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.817     1.183    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X32Y82         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 4.013ns (66.492%)  route 2.023ns (33.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.998     1.836    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X2Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     2.354 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           2.023     4.377    SPW_Sout_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.495     7.872 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000     7.872    SPW_Sout
    W7                                                                r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.941ns  (logic 4.023ns (67.715%)  route 1.918ns (32.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.998     1.836    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X2Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     2.354 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           1.918     4.272    SPW_Dout_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.505     7.777 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000     7.777    SPW_Dout
    W6                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.370ns (75.563%)  route 0.443ns (24.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331     0.623    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X2Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164     0.787 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           0.443     1.230    SPW_Dout_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.206     2.436 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000     2.436    SPW_Dout
    W6                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.361ns (74.385%)  route 0.469ns (25.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.961ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331     0.623    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X2Y10          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164     0.787 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           0.469     1.255    SPW_Sout_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.197     2.452 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000     2.452    SPW_Sout
    W7                                                                r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Test_Implementaiton_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Implementaiton_clk_wiz_0_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.458ns  (logic 0.132ns (5.370%)  route 2.326ns (94.630%))
  Logic Levels:           1  (BUFH=1)
  Clock Uncertainty:      0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.317ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/clkfbout_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.924    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clkfbout_buf_Test_Implementaiton_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Implementaiton_clk_wiz_0_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.020ns (2.833%)  route 0.686ns (97.167%))
  Logic Levels:           1  (BUFH=1)
  Clock Uncertainty:      0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.317ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3218, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/clkfbout_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.288     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clkfbout_buf_Test_Implementaiton_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





