
---------- Begin Simulation Statistics ----------
final_tick                               172955736000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312755                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697600                       # Number of bytes of host memory used
host_op_rate                                   312767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   319.74                       # Real time elapsed on the host
host_tick_rate                              540927367                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172956                       # Number of seconds simulated
sim_ticks                                172955736000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.555986                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600456                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               603134                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603580                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              144                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605503                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     613                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.459115                       # CPI: cycles per instruction
system.cpu.discardedOps                          2447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37133603                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49097195                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172890                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       236917362                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.289091                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        345911472                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       108994110                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1464222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2961740                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1495028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2992628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            528                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1463988                       # Transaction distribution
system.membus.trans_dist::CleanEvict              234                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1496741                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1496741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           777                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4459258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4459258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189536384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189536384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497518                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497518    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497518                       # Request fanout histogram
system.membus.respLayer1.occupancy         7890483500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9416482000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2958699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4488715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4490229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191464448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191517824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1464750                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93695232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2962351                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014159                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2961760     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    590      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2962351                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2991179000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2245385492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   58                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       71                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  58                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      71                       # number of overall hits
system.l2.demand_misses::.cpu.inst                622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1496908                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497530                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               622                       # number of overall misses
system.l2.overall_misses::.cpu.data           1496908                       # number of overall misses
system.l2.overall_misses::total               1497530                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 119474031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     119520694000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46662500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 119474031500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    119520694000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1496921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1497601                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1496921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1497601                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.914706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.914706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75020.096463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79813.877339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79811.886239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75020.096463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79813.877339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79811.886239                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1463988                       # number of writebacks
system.l2.writebacks::total                   1463988                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1496900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497518                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1496900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497518                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 104504471500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104544695500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 104504471500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104544695500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.908824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999945                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.908824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999945                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65087.378641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69813.929788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69811.979222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65087.378641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69813.929788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69811.979222                       # average overall mshr miss latency
system.l2.replacements                        1464750                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1494711                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1494711                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1494711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1494711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          135                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              135                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          135                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1496741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1496741                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 119460872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  119460872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1496741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79813.990530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79813.990530                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1496741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1496741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 104493462000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 104493462000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69813.990530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69813.990530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46662500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46662500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.914706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75020.096463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75020.096463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.908824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.908824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65087.378641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65087.378641                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.927778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.927778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78799.401198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78799.401198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11009500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11009500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69242.138365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69242.138365                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32431.060282                       # Cycle average of tags in use
system.l2.tags.total_refs                     2992554                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1497518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        12.138513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32418.921769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989717                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24112                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25438046                       # Number of tag accesses
system.l2.tags.data_accesses                 25438046                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95801600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95841152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93695232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93695232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1496900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1497518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1463988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1463988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            228683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         553908198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             554136880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       228683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           228683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      541729544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            541729544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      541729544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           228683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        553908198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1095866424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1463988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1496900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000510800500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        91487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        91488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4411354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1373187                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1497518                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1463988                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1463988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91520                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14815025500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7487590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42893488000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9893.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28643.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1375605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1370402                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1463988                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1497371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  91492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  91558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  91488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    879.615508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   768.960056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.204309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8975      4.17%      4.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6366      2.95%      7.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7526      3.49%     10.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4321      2.01%     12.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7994      3.71%     16.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8375      3.89%     20.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2510      1.16%     21.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15894      7.38%     28.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153513     71.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215474                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        91488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.368464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.342389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        91486    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         91488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        91487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.060847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91406     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               70      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         91487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95841152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93693696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95841152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93695232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       554.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       541.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    554.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    541.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172955695000                       # Total gap between requests
system.mem_ctrls.avgGap                      58401.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95801600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93693696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 228682.788525730080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 553908197.644280552864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 541720663.141232848167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1496900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1463988                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14939000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42878549000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4198083322500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24173.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28644.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2867566.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            769306440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            408896070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5346489120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13652383680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39718339860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32967979680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        96685270050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.017424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  84331562500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5775120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82849053500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            769185060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            408827760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5345789400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3819990780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13652383680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39709586940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32975350560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        96681114180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.993396                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  84351566250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5775120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82829049750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172955736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7790859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7790859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7790859                       # number of overall hits
system.cpu.icache.overall_hits::total         7790859                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49012500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49012500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49012500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49012500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7791539                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7791539                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7791539                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7791539                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72077.205882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72077.205882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72077.205882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72077.205882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          154                       # number of writebacks
system.cpu.icache.writebacks::total               154                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48332500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48332500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71077.205882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71077.205882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71077.205882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71077.205882                       # average overall mshr miss latency
system.cpu.icache.replacements                    154                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7790859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7790859                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49012500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49012500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7791539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7791539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72077.205882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72077.205882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71077.205882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71077.205882                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           525.914554                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7791539                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11458.145588                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   525.914554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.513588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.513588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          526                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          526                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.513672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15583758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15583758                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     58079937                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58079937                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58079965                       # number of overall hits
system.cpu.dcache.overall_hits::total        58079965                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2993644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2993644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2993655                       # number of overall misses
system.cpu.dcache.overall_misses::total       2993655                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 238334942500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 238334942500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 238334942500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 238334942500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073620                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049017                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79613.655632                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79613.655632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79613.363096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79613.363096                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1494711                       # number of writebacks
system.cpu.dcache.writebacks::total           1494711                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1496731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1496731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1496731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1496731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1496913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1496913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1496921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1496921                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 121718916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 121718916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 121719569500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 121719569500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81313.287078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81313.287078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81313.288744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81313.288744                       # average overall mshr miss latency
system.cpu.dcache.replacements                1494873                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899250                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899250                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14339000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14339000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75073.298429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75073.298429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12932500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12932500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75188.953488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75188.953488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10180687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10180687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2993453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2993453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 238320603500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 238320603500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79613.945333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79613.945333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1496712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1496712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1496741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1496741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 121705984000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 121705984000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81313.990864                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81313.990864                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.282051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.282051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.205128                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.205128                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.151845                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59576914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1496921                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.799638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.151845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123644217                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123644217                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172955736000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
