#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001045160 .scope module, "testff" "testff" 2 29;
 .timescale 0 0;
v00000000010a0f80_0 .var "clk", 0 0;
v00000000010a1020_0 .var "d", 0 0;
v00000000010a10c0_0 .net "q", 0 0, L_00000000010a22d0;  1 drivers
v00000000010a0da0_0 .var "reset", 0 0;
S_0000000001056710 .scope module, "cff" "circuit_ff" 2 32, 2 19 0, S_0000000001045160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
L_000000000018dbe0 .functor NOT 1, v00000000010a0850_0, C4<0>, C4<0>, C4<0>;
L_0000000001052f50 .functor AND 1, v000000000018dec0_0, v00000000010a1020_0, C4<1>, C4<1>;
L_0000000001052fc0 .functor AND 1, v00000000010a0850_0, v00000000010a1020_0, C4<1>, C4<1>;
L_0000000001053030 .functor AND 1, L_000000000018dbe0, v00000000010a1020_0, C4<1>, C4<1>;
L_00000000010a19a0 .functor AND 1, v000000000018dec0_0, v00000000010a0850_0, C4<1>, C4<1>;
L_00000000010a1aa0 .functor OR 1, L_0000000001052f50, L_0000000001052fc0, C4<0>, C4<0>;
L_00000000010a1b10 .functor OR 1, L_0000000001052f50, L_0000000001053030, C4<0>, C4<0>;
L_00000000010a22d0 .functor AND 1, v00000000010a0850_0, v000000000018dec0_0, C4<1>, C4<1>;
v00000000010a0b20_0 .net "A", 0 0, v000000000018dec0_0;  1 drivers
v00000000010a1340_0 .net "AND1", 0 0, L_0000000001052f50;  1 drivers
v00000000010a0bc0_0 .net "AND2", 0 0, L_0000000001052fc0;  1 drivers
v00000000010a0a80_0 .net "AND3", 0 0, L_0000000001053030;  1 drivers
v00000000010a1160_0 .net "AND4", 0 0, L_00000000010a19a0;  1 drivers
v00000000010a1200_0 .net "B", 0 0, v00000000010a0850_0;  1 drivers
v00000000010a1700_0 .net "Bnot", 0 0, L_000000000018dbe0;  1 drivers
v00000000010a1480_0 .net "OR1", 0 0, L_00000000010a1aa0;  1 drivers
v00000000010a1520_0 .net "OR2", 0 0, L_00000000010a1b10;  1 drivers
v00000000010a0e40_0 .net "clk", 0 0, v00000000010a0f80_0;  1 drivers
v00000000010a0c60_0 .net "reset", 0 0, v00000000010a0da0_0;  1 drivers
v00000000010a0d00_0 .net "x", 0 0, v00000000010a1020_0;  1 drivers
v00000000010a0ee0_0 .net "y", 0 0, L_00000000010a22d0;  alias, 1 drivers
S_00000000010568a0 .scope module, "ff1" "flip_flop" 2 23, 2 1 0, S_0000000001056710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000000000018dd00_0 .net "clk", 0 0, v00000000010a0f80_0;  alias, 1 drivers
v0000000001056a30_0 .net "d", 0 0, L_00000000010a1aa0;  alias, 1 drivers
v000000000018dec0_0 .var "q", 0 0;
v000000000018df60_0 .net "reset", 0 0, v00000000010a0da0_0;  alias, 1 drivers
E_000000000105a2b0 .event posedge, v000000000018dd00_0;
S_000000000018e000 .scope module, "ff2" "flip_flop" 2 24, 2 1 0, S_0000000001056710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000000000018e190_0 .net "clk", 0 0, v00000000010a0f80_0;  alias, 1 drivers
v000000000018e230_0 .net "d", 0 0, L_00000000010a1b10;  alias, 1 drivers
v00000000010a0850_0 .var "q", 0 0;
v00000000010a08f0_0 .net "reset", 0 0, v00000000010a0da0_0;  alias, 1 drivers
    .scope S_00000000010568a0;
T_0 ;
    %wait E_000000000105a2b0;
    %load/vec4 v000000000018df60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000018dec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001056a30_0;
    %assign/vec4 v000000000018dec0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000018e000;
T_1 ;
    %wait E_000000000105a2b0;
    %load/vec4 v00000000010a08f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a0850_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000018e230_0;
    %assign/vec4 v00000000010a0850_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001045160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a0f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010a0da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a1020_0, 0, 1;
    %vpi_call 2 36 "$monitor", "clk=%b reset=%b d=%b q=%b", v00000000010a0f80_0, v00000000010a0da0_0, v00000000010a1020_0, v00000000010a10c0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000001045160;
T_3 ;
T_3.0 ;
    %delay 1, 0;
    %load/vec4 v00000000010a0f80_0;
    %inv;
    %store/vec4 v00000000010a0f80_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000000001045160;
T_4 ;
    %fork t_1, S_0000000001045160;
    %fork t_2, S_0000000001045160;
    %fork t_3, S_0000000001045160;
    %fork t_4, S_0000000001045160;
    %fork t_5, S_0000000001045160;
    %fork t_6, S_0000000001045160;
    %fork t_7, S_0000000001045160;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a0da0_0, 0, 1;
    %end;
t_2 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010a1020_0, 0, 1;
    %end;
t_3 ;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010a0da0_0, 0, 1;
    %end;
t_4 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a0da0_0, 0, 1;
    %end;
t_5 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a1020_0, 0, 1;
    %end;
t_6 ;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010a1020_0, 0, 1;
    %end;
t_7 ;
    %delay 10, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .scope S_0000000001045160;
t_0 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Drill5_1.vl";
