{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537917713325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537917713325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 20:21:53 2018 " "Processing started: Tue Sep 25 20:21:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537917713325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537917713325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAMINHO_DADOS -c CAMINHO_DADOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAMINHO_DADOS -c CAMINHO_DADOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537917713325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1537917713651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-BEHAVIORAL " "Found design unit 1: ULA-BEHAVIORAL" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714013 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917714013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/registradores/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/registradores/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-BEHAVIORAL " "Found design unit 1: REGISTRADOR-BEHAVIORAL" {  } { { "../registradores/REGISTRADOR.vhd" "" { Text "D:/VHDL/projects/processador/registradores/REGISTRADOR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714016 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "../registradores/REGISTRADOR.vhd" "" { Text "D:/VHDL/projects/processador/registradores/REGISTRADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917714016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/mux/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/mux/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLEXADOR-behavioral " "Found design unit 1: MULTIPLEXADOR-behavioral" {  } { { "../mux/MULTIPLEXADOR.vhd" "" { Text "D:/VHDL/projects/processador/mux/MULTIPLEXADOR.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714016 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXADOR " "Found entity 1: MULTIPLEXADOR" {  } { { "../mux/MULTIPLEXADOR.vhd" "" { Text "D:/VHDL/projects/processador/mux/MULTIPLEXADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917714016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/banco_de_registradores/banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/banco_de_registradores/banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_DE_REGISTRADORES-BEHAVIORAL " "Found design unit 1: BANCO_DE_REGISTRADORES-BEHAVIORAL" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714025 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_DE_REGISTRADORES " "Found entity 1: BANCO_DE_REGISTRADORES" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917714025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-BEHAVIORAL " "Found design unit 1: CAMINHO_DADOS-BEHAVIORAL" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714028 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917714028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917714028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAMINHO_DADOS " "Elaborating entity \"CAMINHO_DADOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537917714063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANCO_DE_REGISTRADORES BANCO_DE_REGISTRADORES:U00 " "Elaborating entity \"BANCO_DE_REGISTRADORES\" for hierarchy \"BANCO_DE_REGISTRADORES:U00\"" {  } { { "CAMINHO_DADOS.vhd" "U00" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537917714083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR BANCO_DE_REGISTRADORES:U00\|REGISTRADOR:UR0 " "Elaborating entity \"REGISTRADOR\" for hierarchy \"BANCO_DE_REGISTRADORES:U00\|REGISTRADOR:UR0\"" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "UR0" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537917714103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXADOR BANCO_DE_REGISTRADORES:U00\|MULTIPLEXADOR:MUX1 " "Elaborating entity \"MULTIPLEXADOR\" for hierarchy \"BANCO_DE_REGISTRADORES:U00\|MULTIPLEXADOR:MUX1\"" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "MUX1" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537917714123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:U01 " "Elaborating entity \"ULA\" for hierarchy \"ULA:U01\"" {  } { { "CAMINHO_DADOS.vhd" "U01" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537917714143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537917714895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714895 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_CLK " "No output dependent on input pin \"I_CLK\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_RST " "No output dependent on input pin \"I_RST\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_WE\[0\] " "No output dependent on input pin \"I_WE\[0\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_WE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_WE\[1\] " "No output dependent on input pin \"I_WE\[1\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_WE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_WE\[2\] " "No output dependent on input pin \"I_WE\[2\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_WE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_WE\[3\] " "No output dependent on input pin \"I_WE\[3\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_WE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DATA\[0\] " "No output dependent on input pin \"I_DATA\[0\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DATA\[1\] " "No output dependent on input pin \"I_DATA\[1\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DATA\[2\] " "No output dependent on input pin \"I_DATA\[2\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DATA\[3\] " "No output dependent on input pin \"I_DATA\[3\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DATA\[4\] " "No output dependent on input pin \"I_DATA\[4\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DATA\[5\] " "No output dependent on input pin \"I_DATA\[5\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DATA\[6\] " "No output dependent on input pin \"I_DATA\[6\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DATA\[7\] " "No output dependent on input pin \"I_DATA\[7\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SEL_RS1\[0\] " "No output dependent on input pin \"I_SEL_RS1\[0\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_SEL_RS1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SEL_RS1\[1\] " "No output dependent on input pin \"I_SEL_RS1\[1\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_SEL_RS1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SEL_RS2\[0\] " "No output dependent on input pin \"I_SEL_RS2\[0\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_SEL_RS2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SEL_RS2\[1\] " "No output dependent on input pin \"I_SEL_RS2\[1\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_SEL_RS2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SEL_ULA\[0\] " "No output dependent on input pin \"I_SEL_ULA\[0\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_SEL_ULA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SEL_ULA\[1\] " "No output dependent on input pin \"I_SEL_ULA\[1\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_SEL_ULA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SEL_ULA\[2\] " "No output dependent on input pin \"I_SEL_ULA\[2\]\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_SEL_ULA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SEL_IMED " "No output dependent on input pin \"I_SEL_IMED\"" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537917714951 "|CAMINHO_DADOS|I_SEL_IMED"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1537917714951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537917714953 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537917714953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537917714953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537917714992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 25 20:21:54 2018 " "Processing ended: Tue Sep 25 20:21:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537917714992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537917714992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537917714992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537917714992 ""}
