0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v,1512845036,verilog,,,,ALU;DataMemoryModule;IM;RAM32M_HD12;RAM32M_HD13;RAM32M_HD14;RAM32M_HD15;RAM32M_HD16;RAM32M_HD17;RAM32M_HD18;RAM32M_HD19;RAM32M_HD20;RAM32M_HD21;RAM32M_HD22;RAM32M_UNIQ_BASE_;glbl;registerfile;top,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd,1512427692,vhdl,,,,tb_processor,,,,,,,,
