
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gettext_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401328 <.init>:
  401328:	stp	x29, x30, [sp, #-16]!
  40132c:	mov	x29, sp
  401330:	bl	401720 <ferror@plt+0x60>
  401334:	ldp	x29, x30, [sp], #16
  401338:	ret

Disassembly of section .plt:

0000000000401340 <mbrtowc@plt-0x20>:
  401340:	stp	x16, x30, [sp, #-16]!
  401344:	adrp	x16, 417000 <ferror@plt+0x15940>
  401348:	ldr	x17, [x16, #4088]
  40134c:	add	x16, x16, #0xff8
  401350:	br	x17
  401354:	nop
  401358:	nop
  40135c:	nop

0000000000401360 <mbrtowc@plt>:
  401360:	adrp	x16, 418000 <ferror@plt+0x16940>
  401364:	ldr	x17, [x16]
  401368:	add	x16, x16, #0x0
  40136c:	br	x17

0000000000401370 <memcpy@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x16940>
  401374:	ldr	x17, [x16, #8]
  401378:	add	x16, x16, #0x8
  40137c:	br	x17

0000000000401380 <memmove@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x16940>
  401384:	ldr	x17, [x16, #16]
  401388:	add	x16, x16, #0x10
  40138c:	br	x17

0000000000401390 <strlen@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x16940>
  401394:	ldr	x17, [x16, #24]
  401398:	add	x16, x16, #0x18
  40139c:	br	x17

00000000004013a0 <fputs@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013a4:	ldr	x17, [x16, #32]
  4013a8:	add	x16, x16, #0x20
  4013ac:	br	x17

00000000004013b0 <exit@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013b4:	ldr	x17, [x16, #40]
  4013b8:	add	x16, x16, #0x28
  4013bc:	br	x17

00000000004013c0 <error@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013c4:	ldr	x17, [x16, #48]
  4013c8:	add	x16, x16, #0x30
  4013cc:	br	x17

00000000004013d0 <strnlen@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013d4:	ldr	x17, [x16, #56]
  4013d8:	add	x16, x16, #0x38
  4013dc:	br	x17

00000000004013e0 <iconv_close@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013e4:	ldr	x17, [x16, #64]
  4013e8:	add	x16, x16, #0x40
  4013ec:	br	x17

00000000004013f0 <sprintf@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4013f4:	ldr	x17, [x16, #72]
  4013f8:	add	x16, x16, #0x48
  4013fc:	br	x17

0000000000401400 <__cxa_atexit@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16940>
  401404:	ldr	x17, [x16, #80]
  401408:	add	x16, x16, #0x50
  40140c:	br	x17

0000000000401410 <fputc@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16940>
  401414:	ldr	x17, [x16, #88]
  401418:	add	x16, x16, #0x58
  40141c:	br	x17

0000000000401420 <iswcntrl@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16940>
  401424:	ldr	x17, [x16, #96]
  401428:	add	x16, x16, #0x60
  40142c:	br	x17

0000000000401430 <fclose@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16940>
  401434:	ldr	x17, [x16, #104]
  401438:	add	x16, x16, #0x68
  40143c:	br	x17

0000000000401440 <iswspace@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16940>
  401444:	ldr	x17, [x16, #112]
  401448:	add	x16, x16, #0x70
  40144c:	br	x17

0000000000401450 <nl_langinfo@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16940>
  401454:	ldr	x17, [x16, #120]
  401458:	add	x16, x16, #0x78
  40145c:	br	x17

0000000000401460 <malloc@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16940>
  401464:	ldr	x17, [x16, #128]
  401468:	add	x16, x16, #0x80
  40146c:	br	x17

0000000000401470 <wcwidth@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16940>
  401474:	ldr	x17, [x16, #136]
  401478:	add	x16, x16, #0x88
  40147c:	br	x17

0000000000401480 <strncmp@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16940>
  401484:	ldr	x17, [x16, #144]
  401488:	add	x16, x16, #0x90
  40148c:	br	x17

0000000000401490 <bindtextdomain@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16940>
  401494:	ldr	x17, [x16, #152]
  401498:	add	x16, x16, #0x98
  40149c:	br	x17

00000000004014a0 <__libc_start_main@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014a4:	ldr	x17, [x16, #160]
  4014a8:	add	x16, x16, #0xa0
  4014ac:	br	x17

00000000004014b0 <memset@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014b4:	ldr	x17, [x16, #168]
  4014b8:	add	x16, x16, #0xa8
  4014bc:	br	x17

00000000004014c0 <calloc@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014c4:	ldr	x17, [x16, #176]
  4014c8:	add	x16, x16, #0xb0
  4014cc:	br	x17

00000000004014d0 <realloc@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014d4:	ldr	x17, [x16, #184]
  4014d8:	add	x16, x16, #0xb8
  4014dc:	br	x17

00000000004014e0 <strdup@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014e4:	ldr	x17, [x16, #192]
  4014e8:	add	x16, x16, #0xc0
  4014ec:	br	x17

00000000004014f0 <strrchr@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014f4:	ldr	x17, [x16, #200]
  4014f8:	add	x16, x16, #0xc8
  4014fc:	br	x17

0000000000401500 <__gmon_start__@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16940>
  401504:	ldr	x17, [x16, #208]
  401508:	add	x16, x16, #0xd0
  40150c:	br	x17

0000000000401510 <abort@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16940>
  401514:	ldr	x17, [x16, #216]
  401518:	add	x16, x16, #0xd8
  40151c:	br	x17

0000000000401520 <mbsinit@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16940>
  401524:	ldr	x17, [x16, #224]
  401528:	add	x16, x16, #0xe0
  40152c:	br	x17

0000000000401530 <memcmp@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16940>
  401534:	ldr	x17, [x16, #232]
  401538:	add	x16, x16, #0xe8
  40153c:	br	x17

0000000000401540 <textdomain@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16940>
  401544:	ldr	x17, [x16, #240]
  401548:	add	x16, x16, #0xf0
  40154c:	br	x17

0000000000401550 <getopt_long@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16940>
  401554:	ldr	x17, [x16, #248]
  401558:	add	x16, x16, #0xf8
  40155c:	br	x17

0000000000401560 <strcmp@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16940>
  401564:	ldr	x17, [x16, #256]
  401568:	add	x16, x16, #0x100
  40156c:	br	x17

0000000000401570 <basename@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16940>
  401574:	ldr	x17, [x16, #264]
  401578:	add	x16, x16, #0x108
  40157c:	br	x17

0000000000401580 <iconv@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16940>
  401584:	ldr	x17, [x16, #272]
  401588:	add	x16, x16, #0x110
  40158c:	br	x17

0000000000401590 <__ctype_b_loc@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16940>
  401594:	ldr	x17, [x16, #280]
  401598:	add	x16, x16, #0x118
  40159c:	br	x17

00000000004015a0 <dgettext@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015a4:	ldr	x17, [x16, #288]
  4015a8:	add	x16, x16, #0x120
  4015ac:	br	x17

00000000004015b0 <free@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015b4:	ldr	x17, [x16, #296]
  4015b8:	add	x16, x16, #0x128
  4015bc:	br	x17

00000000004015c0 <__ctype_get_mb_cur_max@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015c4:	ldr	x17, [x16, #304]
  4015c8:	add	x16, x16, #0x130
  4015cc:	br	x17

00000000004015d0 <strchr@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015d4:	ldr	x17, [x16, #312]
  4015d8:	add	x16, x16, #0x138
  4015dc:	br	x17

00000000004015e0 <fwrite@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015e4:	ldr	x17, [x16, #320]
  4015e8:	add	x16, x16, #0x140
  4015ec:	br	x17

00000000004015f0 <fflush@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015f4:	ldr	x17, [x16, #328]
  4015f8:	add	x16, x16, #0x148
  4015fc:	br	x17

0000000000401600 <iconv_open@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16940>
  401604:	ldr	x17, [x16, #336]
  401608:	add	x16, x16, #0x150
  40160c:	br	x17

0000000000401610 <memchr@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16940>
  401614:	ldr	x17, [x16, #344]
  401618:	add	x16, x16, #0x158
  40161c:	br	x17

0000000000401620 <iswalnum@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16940>
  401624:	ldr	x17, [x16, #352]
  401628:	add	x16, x16, #0x160
  40162c:	br	x17

0000000000401630 <dcgettext@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16940>
  401634:	ldr	x17, [x16, #360]
  401638:	add	x16, x16, #0x168
  40163c:	br	x17

0000000000401640 <printf@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16940>
  401644:	ldr	x17, [x16, #368]
  401648:	add	x16, x16, #0x170
  40164c:	br	x17

0000000000401650 <__assert_fail@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16940>
  401654:	ldr	x17, [x16, #376]
  401658:	add	x16, x16, #0x178
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16940>
  401664:	ldr	x17, [x16, #384]
  401668:	add	x16, x16, #0x180
  40166c:	br	x17

0000000000401670 <getenv@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16940>
  401674:	ldr	x17, [x16, #392]
  401678:	add	x16, x16, #0x188
  40167c:	br	x17

0000000000401680 <putchar@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16940>
  401684:	ldr	x17, [x16, #400]
  401688:	add	x16, x16, #0x190
  40168c:	br	x17

0000000000401690 <gettext@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16940>
  401694:	ldr	x17, [x16, #408]
  401698:	add	x16, x16, #0x198
  40169c:	br	x17

00000000004016a0 <fprintf@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016a4:	ldr	x17, [x16, #416]
  4016a8:	add	x16, x16, #0x1a0
  4016ac:	br	x17

00000000004016b0 <setlocale@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016b4:	ldr	x17, [x16, #424]
  4016b8:	add	x16, x16, #0x1a8
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016c4:	ldr	x17, [x16, #432]
  4016c8:	add	x16, x16, #0x1b0
  4016cc:	br	x17

Disassembly of section .text:

00000000004016d0 <.text>:
  4016d0:	mov	x29, #0x0                   	// #0
  4016d4:	mov	x30, #0x0                   	// #0
  4016d8:	mov	x5, x0
  4016dc:	ldr	x1, [sp]
  4016e0:	add	x2, sp, #0x8
  4016e4:	mov	x6, sp
  4016e8:	movz	x0, #0x0, lsl #48
  4016ec:	movk	x0, #0x0, lsl #32
  4016f0:	movk	x0, #0x40, lsl #16
  4016f4:	movk	x0, #0x1a04
  4016f8:	movz	x3, #0x0, lsl #48
  4016fc:	movk	x3, #0x0, lsl #32
  401700:	movk	x3, #0x40, lsl #16
  401704:	movk	x3, #0x5f90
  401708:	movz	x4, #0x0, lsl #48
  40170c:	movk	x4, #0x0, lsl #32
  401710:	movk	x4, #0x40, lsl #16
  401714:	movk	x4, #0x6010
  401718:	bl	4014a0 <__libc_start_main@plt>
  40171c:	bl	401510 <abort@plt>
  401720:	adrp	x0, 417000 <ferror@plt+0x15940>
  401724:	ldr	x0, [x0, #4064]
  401728:	cbz	x0, 401730 <ferror@plt+0x70>
  40172c:	b	401500 <__gmon_start__@plt>
  401730:	ret
  401734:	stp	x29, x30, [sp, #-32]!
  401738:	mov	x29, sp
  40173c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401740:	add	x0, x0, #0x1d0
  401744:	str	x0, [sp, #24]
  401748:	ldr	x0, [sp, #24]
  40174c:	str	x0, [sp, #24]
  401750:	ldr	x1, [sp, #24]
  401754:	adrp	x0, 418000 <ferror@plt+0x16940>
  401758:	add	x0, x0, #0x1d0
  40175c:	cmp	x1, x0
  401760:	b.eq	40179c <ferror@plt+0xdc>  // b.none
  401764:	adrp	x0, 406000 <ferror@plt+0x4940>
  401768:	add	x0, x0, #0x40
  40176c:	ldr	x0, [x0]
  401770:	str	x0, [sp, #16]
  401774:	ldr	x0, [sp, #16]
  401778:	str	x0, [sp, #16]
  40177c:	ldr	x0, [sp, #16]
  401780:	cmp	x0, #0x0
  401784:	b.eq	4017a0 <ferror@plt+0xe0>  // b.none
  401788:	ldr	x1, [sp, #16]
  40178c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401790:	add	x0, x0, #0x1d0
  401794:	blr	x1
  401798:	b	4017a0 <ferror@plt+0xe0>
  40179c:	nop
  4017a0:	ldp	x29, x30, [sp], #32
  4017a4:	ret
  4017a8:	stp	x29, x30, [sp, #-48]!
  4017ac:	mov	x29, sp
  4017b0:	adrp	x0, 418000 <ferror@plt+0x16940>
  4017b4:	add	x0, x0, #0x1d0
  4017b8:	str	x0, [sp, #40]
  4017bc:	ldr	x0, [sp, #40]
  4017c0:	str	x0, [sp, #40]
  4017c4:	ldr	x1, [sp, #40]
  4017c8:	adrp	x0, 418000 <ferror@plt+0x16940>
  4017cc:	add	x0, x0, #0x1d0
  4017d0:	sub	x0, x1, x0
  4017d4:	asr	x0, x0, #3
  4017d8:	lsr	x1, x0, #63
  4017dc:	add	x0, x1, x0
  4017e0:	asr	x0, x0, #1
  4017e4:	str	x0, [sp, #32]
  4017e8:	ldr	x0, [sp, #32]
  4017ec:	cmp	x0, #0x0
  4017f0:	b.eq	401830 <ferror@plt+0x170>  // b.none
  4017f4:	adrp	x0, 406000 <ferror@plt+0x4940>
  4017f8:	add	x0, x0, #0x48
  4017fc:	ldr	x0, [x0]
  401800:	str	x0, [sp, #24]
  401804:	ldr	x0, [sp, #24]
  401808:	str	x0, [sp, #24]
  40180c:	ldr	x0, [sp, #24]
  401810:	cmp	x0, #0x0
  401814:	b.eq	401834 <ferror@plt+0x174>  // b.none
  401818:	ldr	x2, [sp, #24]
  40181c:	ldr	x1, [sp, #32]
  401820:	adrp	x0, 418000 <ferror@plt+0x16940>
  401824:	add	x0, x0, #0x1d0
  401828:	blr	x2
  40182c:	b	401834 <ferror@plt+0x174>
  401830:	nop
  401834:	ldp	x29, x30, [sp], #48
  401838:	ret
  40183c:	stp	x29, x30, [sp, #-16]!
  401840:	mov	x29, sp
  401844:	adrp	x0, 418000 <ferror@plt+0x16940>
  401848:	add	x0, x0, #0x200
  40184c:	ldrb	w0, [x0]
  401850:	and	x0, x0, #0xff
  401854:	cmp	x0, #0x0
  401858:	b.ne	401874 <ferror@plt+0x1b4>  // b.any
  40185c:	bl	401734 <ferror@plt+0x74>
  401860:	adrp	x0, 418000 <ferror@plt+0x16940>
  401864:	add	x0, x0, #0x200
  401868:	mov	w1, #0x1                   	// #1
  40186c:	strb	w1, [x0]
  401870:	b	401878 <ferror@plt+0x1b8>
  401874:	nop
  401878:	ldp	x29, x30, [sp], #16
  40187c:	ret
  401880:	stp	x29, x30, [sp, #-16]!
  401884:	mov	x29, sp
  401888:	bl	4017a8 <ferror@plt+0xe8>
  40188c:	nop
  401890:	ldp	x29, x30, [sp], #16
  401894:	ret
  401898:	stp	x29, x30, [sp, #-176]!
  40189c:	mov	x29, sp
  4018a0:	stp	x19, x20, [sp, #16]
  4018a4:	stp	x21, x22, [sp, #32]
  4018a8:	stp	x23, x24, [sp, #48]
  4018ac:	stp	x25, x26, [sp, #64]
  4018b0:	str	x27, [sp, #80]
  4018b4:	str	x0, [x29, #120]
  4018b8:	str	x1, [x29, #112]
  4018bc:	str	x2, [x29, #104]
  4018c0:	str	w3, [x29, #100]
  4018c4:	mov	x0, sp
  4018c8:	mov	x19, x0
  4018cc:	ldr	x0, [x29, #112]
  4018d0:	bl	401390 <strlen@plt>
  4018d4:	add	x0, x0, #0x1
  4018d8:	str	x0, [x29, #168]
  4018dc:	ldr	x0, [x29, #104]
  4018e0:	bl	401390 <strlen@plt>
  4018e4:	add	x0, x0, #0x1
  4018e8:	str	x0, [x29, #160]
  4018ec:	ldr	x1, [x29, #168]
  4018f0:	ldr	x0, [x29, #160]
  4018f4:	add	x0, x1, x0
  4018f8:	mov	x1, x0
  4018fc:	sub	x1, x1, #0x1
  401900:	str	x1, [x29, #152]
  401904:	mov	x26, x0
  401908:	mov	x27, #0x0                   	// #0
  40190c:	lsr	x1, x26, #61
  401910:	lsl	x23, x27, #3
  401914:	orr	x23, x1, x23
  401918:	lsl	x22, x26, #3
  40191c:	mov	x24, x0
  401920:	mov	x25, #0x0                   	// #0
  401924:	lsr	x1, x24, #61
  401928:	lsl	x21, x25, #3
  40192c:	orr	x21, x1, x21
  401930:	lsl	x20, x24, #3
  401934:	add	x0, x0, #0xf
  401938:	lsr	x0, x0, #4
  40193c:	lsl	x0, x0, #4
  401940:	sub	sp, sp, x0
  401944:	mov	x0, sp
  401948:	add	x0, x0, #0x0
  40194c:	str	x0, [x29, #144]
  401950:	ldr	x3, [x29, #144]
  401954:	ldr	x0, [x29, #168]
  401958:	sub	x0, x0, #0x1
  40195c:	mov	x2, x0
  401960:	ldr	x1, [x29, #112]
  401964:	mov	x0, x3
  401968:	bl	401370 <memcpy@plt>
  40196c:	ldr	x0, [x29, #168]
  401970:	sub	x0, x0, #0x1
  401974:	ldr	x1, [x29, #144]
  401978:	mov	w2, #0x4                   	// #4
  40197c:	strb	w2, [x1, x0]
  401980:	ldr	x1, [x29, #144]
  401984:	ldr	x0, [x29, #168]
  401988:	add	x0, x1, x0
  40198c:	ldr	x2, [x29, #160]
  401990:	ldr	x1, [x29, #104]
  401994:	bl	401370 <memcpy@plt>
  401998:	ldr	x0, [x29, #144]
  40199c:	ldr	w2, [x29, #100]
  4019a0:	mov	x1, x0
  4019a4:	ldr	x0, [x29, #120]
  4019a8:	bl	401630 <dcgettext@plt>
  4019ac:	str	x0, [x29, #136]
  4019b0:	ldr	x0, [x29, #144]
  4019b4:	ldr	x1, [x29, #136]
  4019b8:	cmp	x1, x0
  4019bc:	cset	w0, ne  // ne = any
  4019c0:	and	w0, w0, #0xff
  4019c4:	str	w0, [x29, #132]
  4019c8:	ldr	w0, [x29, #132]
  4019cc:	cmp	w0, #0x0
  4019d0:	b.eq	4019dc <ferror@plt+0x31c>  // b.none
  4019d4:	ldr	x0, [x29, #136]
  4019d8:	b	4019e0 <ferror@plt+0x320>
  4019dc:	ldr	x0, [x29, #104]
  4019e0:	mov	sp, x19
  4019e4:	mov	sp, x29
  4019e8:	ldp	x19, x20, [sp, #16]
  4019ec:	ldp	x21, x22, [sp, #32]
  4019f0:	ldp	x23, x24, [sp, #48]
  4019f4:	ldp	x25, x26, [sp, #64]
  4019f8:	ldr	x27, [sp, #80]
  4019fc:	ldp	x29, x30, [sp], #176
  401a00:	ret
  401a04:	stp	x29, x30, [sp, #-96]!
  401a08:	mov	x29, sp
  401a0c:	str	x19, [sp, #16]
  401a10:	str	w0, [sp, #44]
  401a14:	str	x1, [sp, #32]
  401a18:	strb	wzr, [sp, #87]
  401a1c:	strb	wzr, [sp, #86]
  401a20:	strb	wzr, [sp, #85]
  401a24:	adrp	x0, 406000 <ferror@plt+0x4940>
  401a28:	add	x0, x0, #0x140
  401a2c:	bl	401670 <getenv@plt>
  401a30:	str	x0, [sp, #72]
  401a34:	adrp	x0, 406000 <ferror@plt+0x4940>
  401a38:	add	x0, x0, #0x150
  401a3c:	bl	401670 <getenv@plt>
  401a40:	str	x0, [sp, #56]
  401a44:	str	xzr, [sp, #64]
  401a48:	adrp	x0, 418000 <ferror@plt+0x16940>
  401a4c:	add	x0, x0, #0x201
  401a50:	mov	w1, #0x1                   	// #1
  401a54:	strb	w1, [x0]
  401a58:	adrp	x0, 418000 <ferror@plt+0x16940>
  401a5c:	add	x0, x0, #0x202
  401a60:	strb	wzr, [x0]
  401a64:	ldr	x0, [sp, #32]
  401a68:	ldr	x0, [x0]
  401a6c:	bl	402874 <ferror@plt+0x11b4>
  401a70:	adrp	x0, 406000 <ferror@plt+0x4940>
  401a74:	add	x1, x0, #0x160
  401a78:	mov	w0, #0x6                   	// #6
  401a7c:	bl	4016b0 <setlocale@plt>
  401a80:	adrp	x0, 406000 <ferror@plt+0x4940>
  401a84:	add	x1, x0, #0x168
  401a88:	adrp	x0, 406000 <ferror@plt+0x4940>
  401a8c:	add	x0, x0, #0x180
  401a90:	bl	401490 <bindtextdomain@plt>
  401a94:	adrp	x0, 406000 <ferror@plt+0x4940>
  401a98:	add	x0, x0, #0x180
  401a9c:	bl	401540 <textdomain@plt>
  401aa0:	adrp	x0, 402000 <ferror@plt+0x940>
  401aa4:	add	x0, x0, #0x5e4
  401aa8:	bl	406018 <ferror@plt+0x4958>
  401aac:	b	401bec <ferror@plt+0x52c>
  401ab0:	ldr	w0, [sp, #52]
  401ab4:	cmp	w0, #0x73
  401ab8:	b.eq	401bcc <ferror@plt+0x50c>  // b.none
  401abc:	ldr	w0, [sp, #52]
  401ac0:	cmp	w0, #0x73
  401ac4:	b.gt	401be4 <ferror@plt+0x524>
  401ac8:	ldr	w0, [sp, #52]
  401acc:	cmp	w0, #0x6e
  401ad0:	b.eq	401bbc <ferror@plt+0x4fc>  // b.none
  401ad4:	ldr	w0, [sp, #52]
  401ad8:	cmp	w0, #0x6e
  401adc:	b.gt	401be4 <ferror@plt+0x524>
  401ae0:	ldr	w0, [sp, #52]
  401ae4:	cmp	w0, #0x68
  401ae8:	b.eq	401bb0 <ferror@plt+0x4f0>  // b.none
  401aec:	ldr	w0, [sp, #52]
  401af0:	cmp	w0, #0x68
  401af4:	b.gt	401be4 <ferror@plt+0x524>
  401af8:	ldr	w0, [sp, #52]
  401afc:	cmp	w0, #0x65
  401b00:	b.eq	401b9c <ferror@plt+0x4dc>  // b.none
  401b04:	ldr	w0, [sp, #52]
  401b08:	cmp	w0, #0x65
  401b0c:	b.gt	401be4 <ferror@plt+0x524>
  401b10:	ldr	w0, [sp, #52]
  401b14:	cmp	w0, #0x64
  401b18:	b.eq	401b88 <ferror@plt+0x4c8>  // b.none
  401b1c:	ldr	w0, [sp, #52]
  401b20:	cmp	w0, #0x64
  401b24:	b.gt	401be4 <ferror@plt+0x524>
  401b28:	ldr	w0, [sp, #52]
  401b2c:	cmp	w0, #0x63
  401b30:	b.eq	401b74 <ferror@plt+0x4b4>  // b.none
  401b34:	ldr	w0, [sp, #52]
  401b38:	cmp	w0, #0x63
  401b3c:	b.gt	401be4 <ferror@plt+0x524>
  401b40:	ldr	w0, [sp, #52]
  401b44:	cmp	w0, #0x56
  401b48:	b.eq	401bd8 <ferror@plt+0x518>  // b.none
  401b4c:	ldr	w0, [sp, #52]
  401b50:	cmp	w0, #0x56
  401b54:	b.gt	401be4 <ferror@plt+0x524>
  401b58:	ldr	w0, [sp, #52]
  401b5c:	cmp	w0, #0x0
  401b60:	b.eq	401bec <ferror@plt+0x52c>  // b.none
  401b64:	ldr	w0, [sp, #52]
  401b68:	cmp	w0, #0x45
  401b6c:	b.eq	401bec <ferror@plt+0x52c>  // b.none
  401b70:	b	401be4 <ferror@plt+0x524>
  401b74:	adrp	x0, 418000 <ferror@plt+0x16940>
  401b78:	add	x0, x0, #0x1e0
  401b7c:	ldr	x0, [x0]
  401b80:	str	x0, [sp, #64]
  401b84:	b	401bec <ferror@plt+0x52c>
  401b88:	adrp	x0, 418000 <ferror@plt+0x16940>
  401b8c:	add	x0, x0, #0x1e0
  401b90:	ldr	x0, [x0]
  401b94:	str	x0, [sp, #72]
  401b98:	b	401bec <ferror@plt+0x52c>
  401b9c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401ba0:	add	x0, x0, #0x202
  401ba4:	mov	w1, #0x1                   	// #1
  401ba8:	strb	w1, [x0]
  401bac:	b	401bec <ferror@plt+0x52c>
  401bb0:	mov	w0, #0x1                   	// #1
  401bb4:	strb	w0, [sp, #87]
  401bb8:	b	401bec <ferror@plt+0x52c>
  401bbc:	adrp	x0, 418000 <ferror@plt+0x16940>
  401bc0:	add	x0, x0, #0x201
  401bc4:	strb	wzr, [x0]
  401bc8:	b	401bec <ferror@plt+0x52c>
  401bcc:	mov	w0, #0x1                   	// #1
  401bd0:	strb	w0, [sp, #86]
  401bd4:	b	401bec <ferror@plt+0x52c>
  401bd8:	mov	w0, #0x1                   	// #1
  401bdc:	strb	w0, [sp, #85]
  401be0:	b	401bec <ferror@plt+0x52c>
  401be4:	mov	w0, #0x1                   	// #1
  401be8:	bl	402004 <ferror@plt+0x944>
  401bec:	mov	x4, #0x0                   	// #0
  401bf0:	adrp	x0, 406000 <ferror@plt+0x4940>
  401bf4:	add	x3, x0, #0x80
  401bf8:	adrp	x0, 406000 <ferror@plt+0x4940>
  401bfc:	add	x2, x0, #0x190
  401c00:	ldr	x1, [sp, #32]
  401c04:	ldr	w0, [sp, #44]
  401c08:	bl	401550 <getopt_long@plt>
  401c0c:	str	w0, [sp, #52]
  401c10:	ldr	w0, [sp, #52]
  401c14:	cmn	w0, #0x1
  401c18:	b.ne	401ab0 <ferror@plt+0x3f0>  // b.any
  401c1c:	ldrb	w0, [sp, #85]
  401c20:	cmp	w0, #0x0
  401c24:	b.eq	401cb0 <ferror@plt+0x5f0>  // b.none
  401c28:	adrp	x0, 418000 <ferror@plt+0x16940>
  401c2c:	add	x0, x0, #0x208
  401c30:	ldr	x0, [x0]
  401c34:	bl	401570 <basename@plt>
  401c38:	mov	x1, x0
  401c3c:	adrp	x0, 406000 <ferror@plt+0x4940>
  401c40:	add	x3, x0, #0x1a0
  401c44:	adrp	x0, 406000 <ferror@plt+0x4940>
  401c48:	add	x2, x0, #0x180
  401c4c:	adrp	x0, 406000 <ferror@plt+0x4940>
  401c50:	add	x0, x0, #0x1a8
  401c54:	bl	401640 <printf@plt>
  401c58:	adrp	x0, 406000 <ferror@plt+0x4940>
  401c5c:	add	x0, x0, #0x1b8
  401c60:	bl	401690 <gettext@plt>
  401c64:	mov	x3, x0
  401c68:	adrp	x0, 406000 <ferror@plt+0x4940>
  401c6c:	add	x2, x0, #0x298
  401c70:	adrp	x0, 406000 <ferror@plt+0x4940>
  401c74:	add	x1, x0, #0x2c0
  401c78:	mov	x0, x3
  401c7c:	bl	401640 <printf@plt>
  401c80:	adrp	x0, 406000 <ferror@plt+0x4940>
  401c84:	add	x0, x0, #0x2d0
  401c88:	bl	401690 <gettext@plt>
  401c8c:	mov	x19, x0
  401c90:	adrp	x0, 406000 <ferror@plt+0x4940>
  401c94:	add	x0, x0, #0x2e0
  401c98:	bl	402dec <ferror@plt+0x172c>
  401c9c:	mov	x1, x0
  401ca0:	mov	x0, x19
  401ca4:	bl	401640 <printf@plt>
  401ca8:	mov	w0, #0x0                   	// #0
  401cac:	bl	4013b0 <exit@plt>
  401cb0:	ldrb	w0, [sp, #87]
  401cb4:	cmp	w0, #0x0
  401cb8:	b.eq	401cc4 <ferror@plt+0x604>  // b.none
  401cbc:	mov	w0, #0x0                   	// #0
  401cc0:	bl	402004 <ferror@plt+0x944>
  401cc4:	ldrb	w0, [sp, #86]
  401cc8:	eor	w0, w0, #0x1
  401ccc:	and	w0, w0, #0xff
  401cd0:	cmp	w0, #0x0
  401cd4:	b.eq	401e7c <ferror@plt+0x7bc>  // b.none
  401cd8:	adrp	x0, 418000 <ferror@plt+0x16940>
  401cdc:	add	x0, x0, #0x1e8
  401ce0:	ldr	w0, [x0]
  401ce4:	ldr	w1, [sp, #44]
  401ce8:	sub	w0, w1, w0
  401cec:	cmp	w0, #0x2
  401cf0:	b.eq	401d28 <ferror@plt+0x668>  // b.none
  401cf4:	cmp	w0, #0x2
  401cf8:	b.gt	401d0c <ferror@plt+0x64c>
  401cfc:	cmp	w0, #0x0
  401d00:	b.eq	401d60 <ferror@plt+0x6a0>  // b.none
  401d04:	cmp	w0, #0x1
  401d08:	b.eq	401d80 <ferror@plt+0x6c0>  // b.none
  401d0c:	adrp	x0, 406000 <ferror@plt+0x4940>
  401d10:	add	x0, x0, #0x2f0
  401d14:	bl	401690 <gettext@plt>
  401d18:	mov	x2, x0
  401d1c:	mov	w1, #0x0                   	// #0
  401d20:	mov	w0, #0x1                   	// #1
  401d24:	bl	4013c0 <error@plt>
  401d28:	adrp	x0, 418000 <ferror@plt+0x16940>
  401d2c:	add	x0, x0, #0x1e8
  401d30:	ldr	w0, [x0]
  401d34:	add	w2, w0, #0x1
  401d38:	adrp	x1, 418000 <ferror@plt+0x16940>
  401d3c:	add	x1, x1, #0x1e8
  401d40:	str	w2, [x1]
  401d44:	sxtw	x0, w0
  401d48:	lsl	x0, x0, #3
  401d4c:	ldr	x1, [sp, #32]
  401d50:	add	x0, x1, x0
  401d54:	ldr	x0, [x0]
  401d58:	str	x0, [sp, #72]
  401d5c:	b	401d80 <ferror@plt+0x6c0>
  401d60:	adrp	x0, 406000 <ferror@plt+0x4940>
  401d64:	add	x0, x0, #0x308
  401d68:	bl	401690 <gettext@plt>
  401d6c:	mov	x2, x0
  401d70:	mov	w1, #0x0                   	// #0
  401d74:	mov	w0, #0x1                   	// #1
  401d78:	bl	4013c0 <error@plt>
  401d7c:	b	401d84 <ferror@plt+0x6c4>
  401d80:	nop
  401d84:	adrp	x0, 418000 <ferror@plt+0x16940>
  401d88:	add	x0, x0, #0x1e8
  401d8c:	ldr	w0, [x0]
  401d90:	add	w2, w0, #0x1
  401d94:	adrp	x1, 418000 <ferror@plt+0x16940>
  401d98:	add	x1, x1, #0x1e8
  401d9c:	str	w2, [x1]
  401da0:	sxtw	x0, w0
  401da4:	lsl	x0, x0, #3
  401da8:	ldr	x1, [sp, #32]
  401dac:	add	x0, x1, x0
  401db0:	ldr	x0, [x0]
  401db4:	str	x0, [sp, #88]
  401db8:	adrp	x0, 418000 <ferror@plt+0x16940>
  401dbc:	add	x0, x0, #0x202
  401dc0:	ldrb	w0, [x0]
  401dc4:	cmp	w0, #0x0
  401dc8:	b.eq	401dd8 <ferror@plt+0x718>  // b.none
  401dcc:	ldr	x0, [sp, #88]
  401dd0:	bl	4021c8 <ferror@plt+0xb08>
  401dd4:	str	x0, [sp, #88]
  401dd8:	ldr	x0, [sp, #72]
  401ddc:	cmp	x0, #0x0
  401de0:	b.eq	401df4 <ferror@plt+0x734>  // b.none
  401de4:	ldr	x0, [sp, #72]
  401de8:	ldrb	w0, [x0]
  401dec:	cmp	w0, #0x0
  401df0:	b.ne	401e10 <ferror@plt+0x750>  // b.any
  401df4:	adrp	x0, 418000 <ferror@plt+0x16940>
  401df8:	add	x0, x0, #0x1f0
  401dfc:	ldr	x0, [x0]
  401e00:	mov	x1, x0
  401e04:	ldr	x0, [sp, #88]
  401e08:	bl	4013a0 <fputs@plt>
  401e0c:	b	401ffc <ferror@plt+0x93c>
  401e10:	ldr	x0, [sp, #56]
  401e14:	cmp	x0, #0x0
  401e18:	b.eq	401e38 <ferror@plt+0x778>  // b.none
  401e1c:	ldr	x0, [sp, #56]
  401e20:	ldrb	w0, [x0]
  401e24:	cmp	w0, #0x0
  401e28:	b.eq	401e38 <ferror@plt+0x778>  // b.none
  401e2c:	ldr	x1, [sp, #56]
  401e30:	ldr	x0, [sp, #72]
  401e34:	bl	401490 <bindtextdomain@plt>
  401e38:	ldr	x0, [sp, #64]
  401e3c:	cmp	x0, #0x0
  401e40:	b.eq	401e5c <ferror@plt+0x79c>  // b.none
  401e44:	mov	w3, #0x5                   	// #5
  401e48:	ldr	x2, [sp, #88]
  401e4c:	ldr	x1, [sp, #64]
  401e50:	ldr	x0, [sp, #72]
  401e54:	bl	401898 <ferror@plt+0x1d8>
  401e58:	b	401e68 <ferror@plt+0x7a8>
  401e5c:	ldr	x1, [sp, #88]
  401e60:	ldr	x0, [sp, #72]
  401e64:	bl	4015a0 <dgettext@plt>
  401e68:	adrp	x1, 418000 <ferror@plt+0x16940>
  401e6c:	add	x1, x1, #0x1f0
  401e70:	ldr	x1, [x1]
  401e74:	bl	4013a0 <fputs@plt>
  401e78:	b	401ffc <ferror@plt+0x93c>
  401e7c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401e80:	add	x0, x0, #0x1e8
  401e84:	ldr	w0, [x0]
  401e88:	ldr	w1, [sp, #44]
  401e8c:	cmp	w1, w0
  401e90:	b.le	401fd0 <ferror@plt+0x910>
  401e94:	ldr	x0, [sp, #72]
  401e98:	cmp	x0, #0x0
  401e9c:	b.eq	401eb0 <ferror@plt+0x7f0>  // b.none
  401ea0:	ldr	x0, [sp, #72]
  401ea4:	ldrb	w0, [x0]
  401ea8:	cmp	w0, #0x0
  401eac:	b.ne	401eb8 <ferror@plt+0x7f8>  // b.any
  401eb0:	str	xzr, [sp, #72]
  401eb4:	b	401ee0 <ferror@plt+0x820>
  401eb8:	ldr	x0, [sp, #56]
  401ebc:	cmp	x0, #0x0
  401ec0:	b.eq	401ee0 <ferror@plt+0x820>  // b.none
  401ec4:	ldr	x0, [sp, #56]
  401ec8:	ldrb	w0, [x0]
  401ecc:	cmp	w0, #0x0
  401ed0:	b.eq	401ee0 <ferror@plt+0x820>  // b.none
  401ed4:	ldr	x1, [sp, #56]
  401ed8:	ldr	x0, [sp, #72]
  401edc:	bl	401490 <bindtextdomain@plt>
  401ee0:	adrp	x0, 418000 <ferror@plt+0x16940>
  401ee4:	add	x0, x0, #0x1e8
  401ee8:	ldr	w0, [x0]
  401eec:	add	w2, w0, #0x1
  401ef0:	adrp	x1, 418000 <ferror@plt+0x16940>
  401ef4:	add	x1, x1, #0x1e8
  401ef8:	str	w2, [x1]
  401efc:	sxtw	x0, w0
  401f00:	lsl	x0, x0, #3
  401f04:	ldr	x1, [sp, #32]
  401f08:	add	x0, x1, x0
  401f0c:	ldr	x0, [x0]
  401f10:	str	x0, [sp, #88]
  401f14:	adrp	x0, 418000 <ferror@plt+0x16940>
  401f18:	add	x0, x0, #0x202
  401f1c:	ldrb	w0, [x0]
  401f20:	cmp	w0, #0x0
  401f24:	b.eq	401f34 <ferror@plt+0x874>  // b.none
  401f28:	ldr	x0, [sp, #88]
  401f2c:	bl	4021c8 <ferror@plt+0xb08>
  401f30:	str	x0, [sp, #88]
  401f34:	ldr	x0, [sp, #72]
  401f38:	cmp	x0, #0x0
  401f3c:	b.eq	401f74 <ferror@plt+0x8b4>  // b.none
  401f40:	ldr	x0, [sp, #64]
  401f44:	cmp	x0, #0x0
  401f48:	b.eq	401f64 <ferror@plt+0x8a4>  // b.none
  401f4c:	mov	w3, #0x5                   	// #5
  401f50:	ldr	x2, [sp, #88]
  401f54:	ldr	x1, [sp, #64]
  401f58:	ldr	x0, [sp, #72]
  401f5c:	bl	401898 <ferror@plt+0x1d8>
  401f60:	b	401f78 <ferror@plt+0x8b8>
  401f64:	ldr	x1, [sp, #88]
  401f68:	ldr	x0, [sp, #72]
  401f6c:	bl	4015a0 <dgettext@plt>
  401f70:	b	401f78 <ferror@plt+0x8b8>
  401f74:	ldr	x0, [sp, #88]
  401f78:	adrp	x1, 418000 <ferror@plt+0x16940>
  401f7c:	add	x1, x1, #0x1f0
  401f80:	ldr	x1, [x1]
  401f84:	bl	4013a0 <fputs@plt>
  401f88:	adrp	x0, 418000 <ferror@plt+0x16940>
  401f8c:	add	x0, x0, #0x1e8
  401f90:	ldr	w0, [x0]
  401f94:	ldr	w1, [sp, #44]
  401f98:	cmp	w1, w0
  401f9c:	b.le	401fb8 <ferror@plt+0x8f8>
  401fa0:	adrp	x0, 418000 <ferror@plt+0x16940>
  401fa4:	add	x0, x0, #0x1f0
  401fa8:	ldr	x0, [x0]
  401fac:	mov	x1, x0
  401fb0:	mov	w0, #0x20                  	// #32
  401fb4:	bl	401410 <fputc@plt>
  401fb8:	adrp	x0, 418000 <ferror@plt+0x16940>
  401fbc:	add	x0, x0, #0x1e8
  401fc0:	ldr	w0, [x0]
  401fc4:	ldr	w1, [sp, #44]
  401fc8:	cmp	w1, w0
  401fcc:	b.gt	401ee0 <ferror@plt+0x820>
  401fd0:	adrp	x0, 418000 <ferror@plt+0x16940>
  401fd4:	add	x0, x0, #0x201
  401fd8:	ldrb	w0, [x0]
  401fdc:	cmp	w0, #0x0
  401fe0:	b.eq	401ffc <ferror@plt+0x93c>  // b.none
  401fe4:	adrp	x0, 418000 <ferror@plt+0x16940>
  401fe8:	add	x0, x0, #0x1f0
  401fec:	ldr	x0, [x0]
  401ff0:	mov	x1, x0
  401ff4:	mov	w0, #0xa                   	// #10
  401ff8:	bl	401410 <fputc@plt>
  401ffc:	mov	w0, #0x0                   	// #0
  402000:	bl	4013b0 <exit@plt>
  402004:	stp	x29, x30, [sp, #-48]!
  402008:	mov	x29, sp
  40200c:	str	x19, [sp, #16]
  402010:	str	w0, [sp, #44]
  402014:	ldr	w0, [sp, #44]
  402018:	cmp	w0, #0x0
  40201c:	b.eq	402058 <ferror@plt+0x998>  // b.none
  402020:	adrp	x0, 418000 <ferror@plt+0x16940>
  402024:	add	x0, x0, #0x1d8
  402028:	ldr	x19, [x0]
  40202c:	adrp	x0, 406000 <ferror@plt+0x4940>
  402030:	add	x0, x0, #0x320
  402034:	bl	401690 <gettext@plt>
  402038:	mov	x1, x0
  40203c:	adrp	x0, 418000 <ferror@plt+0x16940>
  402040:	add	x0, x0, #0x208
  402044:	ldr	x0, [x0]
  402048:	mov	x2, x0
  40204c:	mov	x0, x19
  402050:	bl	4016a0 <fprintf@plt>
  402054:	b	4021c0 <ferror@plt+0xb00>
  402058:	adrp	x0, 406000 <ferror@plt+0x4940>
  40205c:	add	x0, x0, #0x348
  402060:	bl	401690 <gettext@plt>
  402064:	mov	x3, x0
  402068:	adrp	x0, 418000 <ferror@plt+0x16940>
  40206c:	add	x0, x0, #0x208
  402070:	ldr	x1, [x0]
  402074:	adrp	x0, 418000 <ferror@plt+0x16940>
  402078:	add	x0, x0, #0x208
  40207c:	ldr	x0, [x0]
  402080:	mov	x2, x0
  402084:	mov	x0, x3
  402088:	bl	401640 <printf@plt>
  40208c:	mov	w0, #0xa                   	// #10
  402090:	bl	401680 <putchar@plt>
  402094:	adrp	x0, 406000 <ferror@plt+0x4940>
  402098:	add	x0, x0, #0x398
  40209c:	bl	401690 <gettext@plt>
  4020a0:	bl	401640 <printf@plt>
  4020a4:	mov	w0, #0xa                   	// #10
  4020a8:	bl	401680 <putchar@plt>
  4020ac:	adrp	x0, 406000 <ferror@plt+0x4940>
  4020b0:	add	x0, x0, #0x3d8
  4020b4:	bl	401690 <gettext@plt>
  4020b8:	bl	401640 <printf@plt>
  4020bc:	adrp	x0, 406000 <ferror@plt+0x4940>
  4020c0:	add	x0, x0, #0x428
  4020c4:	bl	401690 <gettext@plt>
  4020c8:	bl	401640 <printf@plt>
  4020cc:	adrp	x0, 406000 <ferror@plt+0x4940>
  4020d0:	add	x0, x0, #0x460
  4020d4:	bl	401690 <gettext@plt>
  4020d8:	bl	401640 <printf@plt>
  4020dc:	adrp	x0, 406000 <ferror@plt+0x4940>
  4020e0:	add	x0, x0, #0x4a8
  4020e4:	bl	401690 <gettext@plt>
  4020e8:	bl	401640 <printf@plt>
  4020ec:	adrp	x0, 406000 <ferror@plt+0x4940>
  4020f0:	add	x0, x0, #0x4e0
  4020f4:	bl	401690 <gettext@plt>
  4020f8:	bl	401640 <printf@plt>
  4020fc:	adrp	x0, 406000 <ferror@plt+0x4940>
  402100:	add	x0, x0, #0x520
  402104:	bl	401690 <gettext@plt>
  402108:	bl	401640 <printf@plt>
  40210c:	mov	w0, #0xa                   	// #10
  402110:	bl	401680 <putchar@plt>
  402114:	adrp	x0, 406000 <ferror@plt+0x4940>
  402118:	add	x0, x0, #0x5a0
  40211c:	bl	401690 <gettext@plt>
  402120:	bl	401640 <printf@plt>
  402124:	adrp	x0, 406000 <ferror@plt+0x4940>
  402128:	add	x0, x0, #0x5b8
  40212c:	bl	401690 <gettext@plt>
  402130:	bl	401640 <printf@plt>
  402134:	adrp	x0, 406000 <ferror@plt+0x4940>
  402138:	add	x0, x0, #0x5f0
  40213c:	bl	401690 <gettext@plt>
  402140:	bl	401640 <printf@plt>
  402144:	mov	w0, #0xa                   	// #10
  402148:	bl	401680 <putchar@plt>
  40214c:	adrp	x0, 406000 <ferror@plt+0x4940>
  402150:	add	x0, x0, #0x638
  402154:	bl	401690 <gettext@plt>
  402158:	mov	x19, x0
  40215c:	adrp	x0, 406000 <ferror@plt+0x4940>
  402160:	add	x0, x0, #0x818
  402164:	bl	401670 <getenv@plt>
  402168:	cmp	x0, #0x0
  40216c:	b.ne	40217c <ferror@plt+0xabc>  // b.any
  402170:	adrp	x0, 406000 <ferror@plt+0x4940>
  402174:	add	x0, x0, #0x168
  402178:	b	402184 <ferror@plt+0xac4>
  40217c:	adrp	x0, 406000 <ferror@plt+0x4940>
  402180:	add	x0, x0, #0x828
  402184:	mov	x1, x0
  402188:	mov	x0, x19
  40218c:	bl	401640 <printf@plt>
  402190:	mov	w0, #0xa                   	// #10
  402194:	bl	401680 <putchar@plt>
  402198:	adrp	x0, 406000 <ferror@plt+0x4940>
  40219c:	add	x0, x0, #0x838
  4021a0:	bl	401690 <gettext@plt>
  4021a4:	mov	x3, x0
  4021a8:	adrp	x0, 406000 <ferror@plt+0x4940>
  4021ac:	add	x2, x0, #0x878
  4021b0:	adrp	x0, 406000 <ferror@plt+0x4940>
  4021b4:	add	x1, x0, #0x890
  4021b8:	mov	x0, x3
  4021bc:	bl	401640 <printf@plt>
  4021c0:	ldr	w0, [sp, #44]
  4021c4:	bl	4013b0 <exit@plt>
  4021c8:	stp	x29, x30, [sp, #-64]!
  4021cc:	mov	x29, sp
  4021d0:	str	x0, [sp, #24]
  4021d4:	ldr	x0, [sp, #24]
  4021d8:	str	x0, [sp, #48]
  4021dc:	b	4021ec <ferror@plt+0xb2c>
  4021e0:	ldr	x0, [sp, #48]
  4021e4:	add	x0, x0, #0x1
  4021e8:	str	x0, [sp, #48]
  4021ec:	ldr	x0, [sp, #48]
  4021f0:	ldrb	w0, [x0]
  4021f4:	cmp	w0, #0x0
  4021f8:	b.eq	40220c <ferror@plt+0xb4c>  // b.none
  4021fc:	ldr	x0, [sp, #48]
  402200:	ldrb	w0, [x0]
  402204:	cmp	w0, #0x5c
  402208:	b.ne	4021e0 <ferror@plt+0xb20>  // b.any
  40220c:	ldr	x0, [sp, #48]
  402210:	ldrb	w0, [x0]
  402214:	cmp	w0, #0x0
  402218:	b.ne	402224 <ferror@plt+0xb64>  // b.any
  40221c:	ldr	x0, [sp, #24]
  402220:	b	4025dc <ferror@plt+0xf1c>
  402224:	ldr	x0, [sp, #48]
  402228:	add	x0, x0, #0x1
  40222c:	ldrb	w0, [x0]
  402230:	cmp	w0, #0x0
  402234:	b.ne	402240 <ferror@plt+0xb80>  // b.any
  402238:	ldr	x0, [sp, #24]
  40223c:	b	4025dc <ferror@plt+0xf1c>
  402240:	ldr	x0, [sp, #48]
  402244:	add	x0, x0, #0x1
  402248:	ldrb	w0, [x0]
  40224c:	mov	w1, w0
  402250:	adrp	x0, 406000 <ferror@plt+0x4940>
  402254:	add	x0, x0, #0x8c0
  402258:	bl	4015d0 <strchr@plt>
  40225c:	cmp	x0, #0x0
  402260:	b.ne	402274 <ferror@plt+0xbb4>  // b.any
  402264:	ldr	x0, [sp, #48]
  402268:	add	x0, x0, #0x1
  40226c:	str	x0, [sp, #48]
  402270:	b	4021ec <ferror@plt+0xb2c>
  402274:	nop
  402278:	ldr	x0, [sp, #24]
  40227c:	bl	401390 <strlen@plt>
  402280:	bl	403564 <ferror@plt+0x1ea4>
  402284:	str	x0, [sp, #32]
  402288:	ldr	x1, [sp, #48]
  40228c:	ldr	x0, [sp, #24]
  402290:	sub	x0, x1, x0
  402294:	mov	x1, x0
  402298:	ldr	x0, [sp, #32]
  40229c:	add	x0, x0, x1
  4022a0:	str	x0, [sp, #56]
  4022a4:	ldr	x1, [sp, #48]
  4022a8:	ldr	x0, [sp, #24]
  4022ac:	sub	x0, x1, x0
  4022b0:	mov	x2, x0
  4022b4:	ldr	x1, [sp, #24]
  4022b8:	ldr	x0, [sp, #32]
  4022bc:	bl	401370 <memcpy@plt>
  4022c0:	ldr	x0, [sp, #48]
  4022c4:	add	x0, x0, #0x1
  4022c8:	str	x0, [sp, #48]
  4022cc:	ldr	x0, [sp, #48]
  4022d0:	ldrb	w0, [x0]
  4022d4:	cmp	w0, #0x76
  4022d8:	b.eq	402468 <ferror@plt+0xda8>  // b.none
  4022dc:	cmp	w0, #0x76
  4022e0:	b.gt	40256c <ferror@plt+0xeac>
  4022e4:	cmp	w0, #0x74
  4022e8:	b.eq	402444 <ferror@plt+0xd84>  // b.none
  4022ec:	cmp	w0, #0x74
  4022f0:	b.gt	40256c <ferror@plt+0xeac>
  4022f4:	cmp	w0, #0x72
  4022f8:	b.eq	402420 <ferror@plt+0xd60>  // b.none
  4022fc:	cmp	w0, #0x72
  402300:	b.gt	40256c <ferror@plt+0xeac>
  402304:	cmp	w0, #0x6e
  402308:	b.eq	4023fc <ferror@plt+0xd3c>  // b.none
  40230c:	cmp	w0, #0x6e
  402310:	b.gt	40256c <ferror@plt+0xeac>
  402314:	cmp	w0, #0x66
  402318:	b.eq	4023d8 <ferror@plt+0xd18>  // b.none
  40231c:	cmp	w0, #0x66
  402320:	b.gt	40256c <ferror@plt+0xeac>
  402324:	cmp	w0, #0x63
  402328:	b.eq	4023bc <ferror@plt+0xcfc>  // b.none
  40232c:	cmp	w0, #0x63
  402330:	b.gt	40256c <ferror@plt+0xeac>
  402334:	cmp	w0, #0x62
  402338:	b.eq	402398 <ferror@plt+0xcd8>  // b.none
  40233c:	cmp	w0, #0x62
  402340:	b.gt	40256c <ferror@plt+0xeac>
  402344:	cmp	w0, #0x61
  402348:	b.eq	402374 <ferror@plt+0xcb4>  // b.none
  40234c:	cmp	w0, #0x61
  402350:	b.gt	40256c <ferror@plt+0xeac>
  402354:	cmp	w0, #0x37
  402358:	b.gt	402368 <ferror@plt+0xca8>
  40235c:	cmp	w0, #0x30
  402360:	b.ge	4024a8 <ferror@plt+0xde8>  // b.tcont
  402364:	b	40256c <ferror@plt+0xeac>
  402368:	cmp	w0, #0x5c
  40236c:	b.eq	40248c <ferror@plt+0xdcc>  // b.none
  402370:	b	40256c <ferror@plt+0xeac>
  402374:	ldr	x0, [sp, #56]
  402378:	add	x1, x0, #0x1
  40237c:	str	x1, [sp, #56]
  402380:	mov	w1, #0x7                   	// #7
  402384:	strb	w1, [x0]
  402388:	ldr	x0, [sp, #48]
  40238c:	add	x0, x0, #0x1
  402390:	str	x0, [sp, #48]
  402394:	b	40257c <ferror@plt+0xebc>
  402398:	ldr	x0, [sp, #56]
  40239c:	add	x1, x0, #0x1
  4023a0:	str	x1, [sp, #56]
  4023a4:	mov	w1, #0x8                   	// #8
  4023a8:	strb	w1, [x0]
  4023ac:	ldr	x0, [sp, #48]
  4023b0:	add	x0, x0, #0x1
  4023b4:	str	x0, [sp, #48]
  4023b8:	b	40257c <ferror@plt+0xebc>
  4023bc:	adrp	x0, 418000 <ferror@plt+0x16940>
  4023c0:	add	x0, x0, #0x201
  4023c4:	strb	wzr, [x0]
  4023c8:	ldr	x0, [sp, #48]
  4023cc:	add	x0, x0, #0x1
  4023d0:	str	x0, [sp, #48]
  4023d4:	b	40257c <ferror@plt+0xebc>
  4023d8:	ldr	x0, [sp, #56]
  4023dc:	add	x1, x0, #0x1
  4023e0:	str	x1, [sp, #56]
  4023e4:	mov	w1, #0xc                   	// #12
  4023e8:	strb	w1, [x0]
  4023ec:	ldr	x0, [sp, #48]
  4023f0:	add	x0, x0, #0x1
  4023f4:	str	x0, [sp, #48]
  4023f8:	b	40257c <ferror@plt+0xebc>
  4023fc:	ldr	x0, [sp, #56]
  402400:	add	x1, x0, #0x1
  402404:	str	x1, [sp, #56]
  402408:	mov	w1, #0xa                   	// #10
  40240c:	strb	w1, [x0]
  402410:	ldr	x0, [sp, #48]
  402414:	add	x0, x0, #0x1
  402418:	str	x0, [sp, #48]
  40241c:	b	40257c <ferror@plt+0xebc>
  402420:	ldr	x0, [sp, #56]
  402424:	add	x1, x0, #0x1
  402428:	str	x1, [sp, #56]
  40242c:	mov	w1, #0xd                   	// #13
  402430:	strb	w1, [x0]
  402434:	ldr	x0, [sp, #48]
  402438:	add	x0, x0, #0x1
  40243c:	str	x0, [sp, #48]
  402440:	b	40257c <ferror@plt+0xebc>
  402444:	ldr	x0, [sp, #56]
  402448:	add	x1, x0, #0x1
  40244c:	str	x1, [sp, #56]
  402450:	mov	w1, #0x9                   	// #9
  402454:	strb	w1, [x0]
  402458:	ldr	x0, [sp, #48]
  40245c:	add	x0, x0, #0x1
  402460:	str	x0, [sp, #48]
  402464:	b	40257c <ferror@plt+0xebc>
  402468:	ldr	x0, [sp, #56]
  40246c:	add	x1, x0, #0x1
  402470:	str	x1, [sp, #56]
  402474:	mov	w1, #0xb                   	// #11
  402478:	strb	w1, [x0]
  40247c:	ldr	x0, [sp, #48]
  402480:	add	x0, x0, #0x1
  402484:	str	x0, [sp, #48]
  402488:	b	40257c <ferror@plt+0xebc>
  40248c:	ldr	x0, [sp, #56]
  402490:	mov	w1, #0x5c                  	// #92
  402494:	strb	w1, [x0]
  402498:	ldr	x0, [sp, #48]
  40249c:	add	x0, x0, #0x1
  4024a0:	str	x0, [sp, #48]
  4024a4:	b	40257c <ferror@plt+0xebc>
  4024a8:	ldr	x0, [sp, #48]
  4024ac:	add	x1, x0, #0x1
  4024b0:	str	x1, [sp, #48]
  4024b4:	ldrb	w0, [x0]
  4024b8:	sub	w0, w0, #0x30
  4024bc:	str	w0, [sp, #44]
  4024c0:	ldr	x0, [sp, #48]
  4024c4:	ldrb	w0, [x0]
  4024c8:	cmp	w0, #0x2f
  4024cc:	b.ls	402558 <ferror@plt+0xe98>  // b.plast
  4024d0:	ldr	x0, [sp, #48]
  4024d4:	ldrb	w0, [x0]
  4024d8:	cmp	w0, #0x37
  4024dc:	b.hi	402558 <ferror@plt+0xe98>  // b.pmore
  4024e0:	ldr	w0, [sp, #44]
  4024e4:	lsl	w0, w0, #3
  4024e8:	str	w0, [sp, #44]
  4024ec:	ldr	x0, [sp, #48]
  4024f0:	add	x1, x0, #0x1
  4024f4:	str	x1, [sp, #48]
  4024f8:	ldrb	w0, [x0]
  4024fc:	sub	w0, w0, #0x30
  402500:	ldr	w1, [sp, #44]
  402504:	add	w0, w1, w0
  402508:	str	w0, [sp, #44]
  40250c:	ldr	x0, [sp, #48]
  402510:	ldrb	w0, [x0]
  402514:	cmp	w0, #0x2f
  402518:	b.ls	402558 <ferror@plt+0xe98>  // b.plast
  40251c:	ldr	x0, [sp, #48]
  402520:	ldrb	w0, [x0]
  402524:	cmp	w0, #0x37
  402528:	b.hi	402558 <ferror@plt+0xe98>  // b.pmore
  40252c:	ldr	w0, [sp, #44]
  402530:	lsl	w0, w0, #3
  402534:	str	w0, [sp, #44]
  402538:	ldr	x0, [sp, #48]
  40253c:	add	x1, x0, #0x1
  402540:	str	x1, [sp, #48]
  402544:	ldrb	w0, [x0]
  402548:	sub	w0, w0, #0x30
  40254c:	ldr	w1, [sp, #44]
  402550:	add	w0, w1, w0
  402554:	str	w0, [sp, #44]
  402558:	ldr	w0, [sp, #44]
  40255c:	and	w1, w0, #0xff
  402560:	ldr	x0, [sp, #56]
  402564:	strb	w1, [x0]
  402568:	b	40257c <ferror@plt+0xebc>
  40256c:	ldr	x0, [sp, #56]
  402570:	mov	w1, #0x5c                  	// #92
  402574:	strb	w1, [x0]
  402578:	nop
  40257c:	b	4025a0 <ferror@plt+0xee0>
  402580:	ldr	x1, [sp, #48]
  402584:	add	x0, x1, #0x1
  402588:	str	x0, [sp, #48]
  40258c:	ldr	x0, [sp, #56]
  402590:	add	x2, x0, #0x1
  402594:	str	x2, [sp, #56]
  402598:	ldrb	w1, [x1]
  40259c:	strb	w1, [x0]
  4025a0:	ldr	x0, [sp, #48]
  4025a4:	ldrb	w0, [x0]
  4025a8:	cmp	w0, #0x0
  4025ac:	b.eq	4025c0 <ferror@plt+0xf00>  // b.none
  4025b0:	ldr	x0, [sp, #48]
  4025b4:	ldrb	w0, [x0]
  4025b8:	cmp	w0, #0x5c
  4025bc:	b.ne	402580 <ferror@plt+0xec0>  // b.any
  4025c0:	ldr	x0, [sp, #48]
  4025c4:	ldrb	w0, [x0]
  4025c8:	cmp	w0, #0x0
  4025cc:	b.ne	4022c0 <ferror@plt+0xc00>  // b.any
  4025d0:	ldr	x0, [sp, #56]
  4025d4:	strb	wzr, [x0]
  4025d8:	ldr	x0, [sp, #32]
  4025dc:	ldp	x29, x30, [sp], #64
  4025e0:	ret
  4025e4:	stp	x29, x30, [sp, #-32]!
  4025e8:	mov	x29, sp
  4025ec:	str	x19, [sp, #16]
  4025f0:	adrp	x0, 418000 <ferror@plt+0x16940>
  4025f4:	add	x0, x0, #0x1f0
  4025f8:	ldr	x0, [x0]
  4025fc:	bl	402854 <ferror@plt+0x1194>
  402600:	cmp	w0, #0x0
  402604:	b.eq	402634 <ferror@plt+0xf74>  // b.none
  402608:	bl	401660 <__errno_location@plt>
  40260c:	ldr	w19, [x0]
  402610:	adrp	x0, 406000 <ferror@plt+0x4940>
  402614:	add	x0, x0, #0x8d8
  402618:	bl	401690 <gettext@plt>
  40261c:	mov	x3, x0
  402620:	adrp	x0, 406000 <ferror@plt+0x4940>
  402624:	add	x2, x0, #0x8e8
  402628:	mov	w1, w19
  40262c:	mov	w0, #0x1                   	// #1
  402630:	bl	4013c0 <error@plt>
  402634:	bl	401660 <__errno_location@plt>
  402638:	str	wzr, [x0]
  40263c:	adrp	x0, 418000 <ferror@plt+0x16940>
  402640:	add	x0, x0, #0x1d8
  402644:	ldr	x0, [x0]
  402648:	bl	4016c0 <ferror@plt>
  40264c:	cmp	w0, #0x0
  402650:	b.ne	40266c <ferror@plt+0xfac>  // b.any
  402654:	adrp	x0, 418000 <ferror@plt+0x16940>
  402658:	add	x0, x0, #0x1d8
  40265c:	ldr	x0, [x0]
  402660:	bl	4015f0 <fflush@plt>
  402664:	cmp	w0, #0x0
  402668:	b.eq	402684 <ferror@plt+0xfc4>  // b.none
  40266c:	adrp	x0, 418000 <ferror@plt+0x16940>
  402670:	add	x0, x0, #0x1d8
  402674:	ldr	x0, [x0]
  402678:	bl	401430 <fclose@plt>
  40267c:	mov	w0, #0x1                   	// #1
  402680:	bl	4013b0 <exit@plt>
  402684:	adrp	x0, 418000 <ferror@plt+0x16940>
  402688:	add	x0, x0, #0x1d8
  40268c:	ldr	x0, [x0]
  402690:	bl	401430 <fclose@plt>
  402694:	cmp	w0, #0x0
  402698:	b.eq	4026b4 <ferror@plt+0xff4>  // b.none
  40269c:	bl	401660 <__errno_location@plt>
  4026a0:	ldr	w0, [x0]
  4026a4:	cmp	w0, #0x9
  4026a8:	b.eq	4026b4 <ferror@plt+0xff4>  // b.none
  4026ac:	mov	w0, #0x1                   	// #1
  4026b0:	bl	4013b0 <exit@plt>
  4026b4:	nop
  4026b8:	ldr	x19, [sp, #16]
  4026bc:	ldp	x29, x30, [sp], #32
  4026c0:	ret
  4026c4:	stp	x29, x30, [sp, #-48]!
  4026c8:	mov	x29, sp
  4026cc:	str	x0, [sp, #24]
  4026d0:	strb	w1, [sp, #23]
  4026d4:	adrp	x0, 418000 <ferror@plt+0x16940>
  4026d8:	add	x0, x0, #0x1f0
  4026dc:	ldr	x0, [x0]
  4026e0:	ldr	x1, [sp, #24]
  4026e4:	cmp	x1, x0
  4026e8:	b.ne	402718 <ferror@plt+0x1058>  // b.any
  4026ec:	adrp	x0, 418000 <ferror@plt+0x16940>
  4026f0:	add	x0, x0, #0x203
  4026f4:	ldrb	w0, [x0]
  4026f8:	cmp	w0, #0x0
  4026fc:	b.eq	402708 <ferror@plt+0x1048>  // b.none
  402700:	mov	w0, #0x0                   	// #0
  402704:	b	40282c <ferror@plt+0x116c>
  402708:	adrp	x0, 418000 <ferror@plt+0x16940>
  40270c:	add	x0, x0, #0x203
  402710:	mov	w1, #0x1                   	// #1
  402714:	strb	w1, [x0]
  402718:	bl	401660 <__errno_location@plt>
  40271c:	str	wzr, [x0]
  402720:	ldr	x0, [sp, #24]
  402724:	bl	4016c0 <ferror@plt>
  402728:	cmp	w0, #0x0
  40272c:	b.eq	402770 <ferror@plt+0x10b0>  // b.none
  402730:	ldr	x0, [sp, #24]
  402734:	bl	4015f0 <fflush@plt>
  402738:	cmp	w0, #0x0
  40273c:	b.ne	4027c8 <ferror@plt+0x1108>  // b.any
  402740:	ldr	x1, [sp, #24]
  402744:	mov	w0, #0x0                   	// #0
  402748:	bl	401410 <fputc@plt>
  40274c:	cmn	w0, #0x1
  402750:	b.eq	4027d0 <ferror@plt+0x1110>  // b.none
  402754:	ldr	x0, [sp, #24]
  402758:	bl	4015f0 <fflush@plt>
  40275c:	cmp	w0, #0x0
  402760:	b.ne	4027d8 <ferror@plt+0x1118>  // b.any
  402764:	bl	401660 <__errno_location@plt>
  402768:	str	wzr, [x0]
  40276c:	b	4027e4 <ferror@plt+0x1124>
  402770:	ldrb	w0, [sp, #23]
  402774:	cmp	w0, #0x0
  402778:	b.eq	4027b0 <ferror@plt+0x10f0>  // b.none
  40277c:	ldr	x0, [sp, #24]
  402780:	bl	4015f0 <fflush@plt>
  402784:	cmp	w0, #0x0
  402788:	b.ne	4027e0 <ferror@plt+0x1120>  // b.any
  40278c:	ldr	x0, [sp, #24]
  402790:	bl	401430 <fclose@plt>
  402794:	cmp	w0, #0x0
  402798:	b.eq	4027c0 <ferror@plt+0x1100>  // b.none
  40279c:	bl	401660 <__errno_location@plt>
  4027a0:	ldr	w0, [x0]
  4027a4:	cmp	w0, #0x9
  4027a8:	b.eq	4027c0 <ferror@plt+0x1100>  // b.none
  4027ac:	b	402810 <ferror@plt+0x1150>
  4027b0:	ldr	x0, [sp, #24]
  4027b4:	bl	401430 <fclose@plt>
  4027b8:	cmp	w0, #0x0
  4027bc:	b.ne	40280c <ferror@plt+0x114c>  // b.any
  4027c0:	mov	w0, #0x0                   	// #0
  4027c4:	b	40282c <ferror@plt+0x116c>
  4027c8:	nop
  4027cc:	b	4027e4 <ferror@plt+0x1124>
  4027d0:	nop
  4027d4:	b	4027e4 <ferror@plt+0x1124>
  4027d8:	nop
  4027dc:	b	4027e4 <ferror@plt+0x1124>
  4027e0:	nop
  4027e4:	bl	401660 <__errno_location@plt>
  4027e8:	ldr	w0, [x0]
  4027ec:	str	w0, [sp, #44]
  4027f0:	ldr	x0, [sp, #24]
  4027f4:	bl	401430 <fclose@plt>
  4027f8:	bl	401660 <__errno_location@plt>
  4027fc:	mov	x1, x0
  402800:	ldr	w0, [sp, #44]
  402804:	str	w0, [x1]
  402808:	b	402810 <ferror@plt+0x1150>
  40280c:	nop
  402810:	bl	401660 <__errno_location@plt>
  402814:	ldr	w0, [x0]
  402818:	cmp	w0, #0x20
  40281c:	b.ne	402828 <ferror@plt+0x1168>  // b.any
  402820:	mov	w0, #0x0                   	// #0
  402824:	b	40282c <ferror@plt+0x116c>
  402828:	mov	w0, #0xffffffff            	// #-1
  40282c:	ldp	x29, x30, [sp], #48
  402830:	ret
  402834:	stp	x29, x30, [sp, #-32]!
  402838:	mov	x29, sp
  40283c:	str	x0, [sp, #24]
  402840:	mov	w1, #0x0                   	// #0
  402844:	ldr	x0, [sp, #24]
  402848:	bl	4026c4 <ferror@plt+0x1004>
  40284c:	ldp	x29, x30, [sp], #32
  402850:	ret
  402854:	stp	x29, x30, [sp, #-32]!
  402858:	mov	x29, sp
  40285c:	str	x0, [sp, #24]
  402860:	mov	w1, #0x1                   	// #1
  402864:	ldr	x0, [sp, #24]
  402868:	bl	4026c4 <ferror@plt+0x1004>
  40286c:	ldp	x29, x30, [sp], #32
  402870:	ret
  402874:	stp	x29, x30, [sp, #-48]!
  402878:	mov	x29, sp
  40287c:	str	x0, [sp, #24]
  402880:	ldr	x0, [sp, #24]
  402884:	cmp	x0, #0x0
  402888:	b.ne	4028b4 <ferror@plt+0x11f4>  // b.any
  40288c:	adrp	x0, 418000 <ferror@plt+0x16940>
  402890:	add	x0, x0, #0x1d8
  402894:	ldr	x0, [x0]
  402898:	mov	x3, x0
  40289c:	mov	x2, #0x37                  	// #55
  4028a0:	mov	x1, #0x1                   	// #1
  4028a4:	adrp	x0, 406000 <ferror@plt+0x4940>
  4028a8:	add	x0, x0, #0x8f0
  4028ac:	bl	4015e0 <fwrite@plt>
  4028b0:	bl	401510 <abort@plt>
  4028b4:	mov	w1, #0x2f                  	// #47
  4028b8:	ldr	x0, [sp, #24]
  4028bc:	bl	4014f0 <strrchr@plt>
  4028c0:	str	x0, [sp, #40]
  4028c4:	ldr	x0, [sp, #40]
  4028c8:	cmp	x0, #0x0
  4028cc:	b.eq	4028dc <ferror@plt+0x121c>  // b.none
  4028d0:	ldr	x0, [sp, #40]
  4028d4:	add	x0, x0, #0x1
  4028d8:	b	4028e0 <ferror@plt+0x1220>
  4028dc:	ldr	x0, [sp, #24]
  4028e0:	str	x0, [sp, #32]
  4028e4:	ldr	x1, [sp, #32]
  4028e8:	ldr	x0, [sp, #24]
  4028ec:	sub	x0, x1, x0
  4028f0:	cmp	x0, #0x6
  4028f4:	b.le	40295c <ferror@plt+0x129c>
  4028f8:	ldr	x0, [sp, #32]
  4028fc:	sub	x3, x0, #0x7
  402900:	mov	x2, #0x7                   	// #7
  402904:	adrp	x0, 406000 <ferror@plt+0x4940>
  402908:	add	x1, x0, #0x928
  40290c:	mov	x0, x3
  402910:	bl	401480 <strncmp@plt>
  402914:	cmp	w0, #0x0
  402918:	b.ne	40295c <ferror@plt+0x129c>  // b.any
  40291c:	ldr	x0, [sp, #32]
  402920:	str	x0, [sp, #24]
  402924:	mov	x2, #0x3                   	// #3
  402928:	adrp	x0, 406000 <ferror@plt+0x4940>
  40292c:	add	x1, x0, #0x930
  402930:	ldr	x0, [sp, #32]
  402934:	bl	401480 <strncmp@plt>
  402938:	cmp	w0, #0x0
  40293c:	b.ne	40295c <ferror@plt+0x129c>  // b.any
  402940:	ldr	x0, [sp, #32]
  402944:	add	x0, x0, #0x3
  402948:	str	x0, [sp, #24]
  40294c:	adrp	x0, 418000 <ferror@plt+0x16940>
  402950:	add	x0, x0, #0x1f8
  402954:	ldr	x1, [sp, #24]
  402958:	str	x1, [x0]
  40295c:	adrp	x0, 418000 <ferror@plt+0x16940>
  402960:	add	x0, x0, #0x208
  402964:	ldr	x1, [sp, #24]
  402968:	str	x1, [x0]
  40296c:	adrp	x0, 418000 <ferror@plt+0x16940>
  402970:	add	x0, x0, #0x1d0
  402974:	ldr	x1, [sp, #24]
  402978:	str	x1, [x0]
  40297c:	nop
  402980:	ldp	x29, x30, [sp], #48
  402984:	ret
  402988:	stp	x29, x30, [sp, #-192]!
  40298c:	mov	x29, sp
  402990:	str	x0, [sp, #24]
  402994:	str	x1, [sp, #16]
  402998:	mov	w1, #0x2                   	// #2
  40299c:	ldr	x0, [sp, #16]
  4029a0:	bl	403150 <ferror@plt+0x1a90>
  4029a4:	str	x0, [sp, #176]
  4029a8:	strb	wzr, [sp, #191]
  4029ac:	b	402db0 <ferror@plt+0x16f0>
  4029b0:	ldr	x1, [sp, #176]
  4029b4:	ldr	x0, [sp, #24]
  4029b8:	bl	4045d8 <ferror@plt+0x2f18>
  4029bc:	str	x0, [sp, #168]
  4029c0:	ldr	x0, [sp, #168]
  4029c4:	cmp	x0, #0x0
  4029c8:	b.eq	402dc4 <ferror@plt+0x1704>  // b.none
  4029cc:	bl	4015c0 <__ctype_get_mb_cur_max@plt>
  4029d0:	cmp	x0, #0x1
  4029d4:	b.ls	402cc4 <ferror@plt+0x1604>  // b.plast
  4029d8:	ldr	x0, [sp, #24]
  4029dc:	str	x0, [sp, #48]
  4029e0:	strb	wzr, [sp, #32]
  4029e4:	add	x0, sp, #0x20
  4029e8:	add	x0, x0, #0x4
  4029ec:	mov	x2, #0x8                   	// #8
  4029f0:	mov	w1, #0x0                   	// #0
  4029f4:	bl	4014b0 <memset@plt>
  4029f8:	strb	wzr, [sp, #44]
  4029fc:	mov	w0, #0x1                   	// #1
  402a00:	strb	w0, [sp, #190]
  402a04:	ldr	x0, [sp, #48]
  402a08:	ldr	x1, [sp, #168]
  402a0c:	cmp	x1, x0
  402a10:	b.ls	402ab8 <ferror@plt+0x13f8>  // b.plast
  402a14:	add	x0, sp, #0x20
  402a18:	bl	404cbc <ferror@plt+0x35fc>
  402a1c:	ldrb	w0, [sp, #64]
  402a20:	eor	w0, w0, #0x1
  402a24:	and	w0, w0, #0xff
  402a28:	cmp	w0, #0x0
  402a2c:	b.ne	402a3c <ferror@plt+0x137c>  // b.any
  402a30:	ldr	w0, [sp, #68]
  402a34:	cmp	w0, #0x0
  402a38:	b.eq	402a44 <ferror@plt+0x1384>  // b.none
  402a3c:	mov	w0, #0x1                   	// #1
  402a40:	b	402a48 <ferror@plt+0x1388>
  402a44:	mov	w0, #0x0                   	// #0
  402a48:	cmp	w0, #0x0
  402a4c:	b.ne	402a54 <ferror@plt+0x1394>  // b.any
  402a50:	bl	401510 <abort@plt>
  402a54:	add	x0, sp, #0x60
  402a58:	add	x1, sp, #0x30
  402a5c:	ldp	x2, x3, [x1]
  402a60:	stp	x2, x3, [x0]
  402a64:	ldp	x2, x3, [x1, #16]
  402a68:	stp	x2, x3, [x0, #16]
  402a6c:	ldp	x2, x3, [x1, #32]
  402a70:	stp	x2, x3, [x0, #32]
  402a74:	ldr	x1, [sp, #48]
  402a78:	ldr	x0, [sp, #56]
  402a7c:	add	x0, x1, x0
  402a80:	str	x0, [sp, #48]
  402a84:	strb	wzr, [sp, #44]
  402a88:	ldr	x0, [sp, #48]
  402a8c:	ldr	x1, [sp, #168]
  402a90:	cmp	x1, x0
  402a94:	b.hi	402a14 <ferror@plt+0x1354>  // b.pmore
  402a98:	ldrb	w0, [sp, #112]
  402a9c:	cmp	w0, #0x0
  402aa0:	b.eq	402ab8 <ferror@plt+0x13f8>  // b.none
  402aa4:	ldr	w0, [sp, #116]
  402aa8:	bl	401620 <iswalnum@plt>
  402aac:	cmp	w0, #0x0
  402ab0:	b.eq	402ab8 <ferror@plt+0x13f8>  // b.none
  402ab4:	strb	wzr, [sp, #190]
  402ab8:	ldr	x0, [sp, #168]
  402abc:	str	x0, [sp, #48]
  402ac0:	strb	wzr, [sp, #32]
  402ac4:	add	x0, sp, #0x20
  402ac8:	add	x0, x0, #0x4
  402acc:	mov	x2, #0x8                   	// #8
  402ad0:	mov	w1, #0x0                   	// #0
  402ad4:	bl	4014b0 <memset@plt>
  402ad8:	strb	wzr, [sp, #44]
  402adc:	ldr	x0, [sp, #176]
  402ae0:	str	x0, [sp, #112]
  402ae4:	strb	wzr, [sp, #96]
  402ae8:	add	x0, sp, #0x60
  402aec:	add	x0, x0, #0x4
  402af0:	mov	x2, #0x8                   	// #8
  402af4:	mov	w1, #0x0                   	// #0
  402af8:	bl	4014b0 <memset@plt>
  402afc:	strb	wzr, [sp, #108]
  402b00:	b	402b6c <ferror@plt+0x14ac>
  402b04:	add	x0, sp, #0x20
  402b08:	bl	404cbc <ferror@plt+0x35fc>
  402b0c:	ldrb	w0, [sp, #64]
  402b10:	eor	w0, w0, #0x1
  402b14:	and	w0, w0, #0xff
  402b18:	cmp	w0, #0x0
  402b1c:	b.ne	402b2c <ferror@plt+0x146c>  // b.any
  402b20:	ldr	w0, [sp, #68]
  402b24:	cmp	w0, #0x0
  402b28:	b.eq	402b34 <ferror@plt+0x1474>  // b.none
  402b2c:	mov	w0, #0x1                   	// #1
  402b30:	b	402b38 <ferror@plt+0x1478>
  402b34:	mov	w0, #0x0                   	// #0
  402b38:	cmp	w0, #0x0
  402b3c:	b.ne	402b44 <ferror@plt+0x1484>  // b.any
  402b40:	bl	401510 <abort@plt>
  402b44:	ldr	x1, [sp, #48]
  402b48:	ldr	x0, [sp, #56]
  402b4c:	add	x0, x1, x0
  402b50:	str	x0, [sp, #48]
  402b54:	strb	wzr, [sp, #44]
  402b58:	ldr	x1, [sp, #112]
  402b5c:	ldr	x0, [sp, #120]
  402b60:	add	x0, x1, x0
  402b64:	str	x0, [sp, #112]
  402b68:	strb	wzr, [sp, #108]
  402b6c:	add	x0, sp, #0x60
  402b70:	bl	404cbc <ferror@plt+0x35fc>
  402b74:	ldrb	w0, [sp, #128]
  402b78:	eor	w0, w0, #0x1
  402b7c:	and	w0, w0, #0xff
  402b80:	cmp	w0, #0x0
  402b84:	b.ne	402b94 <ferror@plt+0x14d4>  // b.any
  402b88:	ldr	w0, [sp, #132]
  402b8c:	cmp	w0, #0x0
  402b90:	b.eq	402b9c <ferror@plt+0x14dc>  // b.none
  402b94:	mov	w0, #0x1                   	// #1
  402b98:	b	402ba0 <ferror@plt+0x14e0>
  402b9c:	mov	w0, #0x0                   	// #0
  402ba0:	cmp	w0, #0x0
  402ba4:	b.ne	402b04 <ferror@plt+0x1444>  // b.any
  402ba8:	mov	w0, #0x1                   	// #1
  402bac:	strb	w0, [sp, #189]
  402bb0:	add	x0, sp, #0x20
  402bb4:	bl	404cbc <ferror@plt+0x35fc>
  402bb8:	ldrb	w0, [sp, #64]
  402bbc:	eor	w0, w0, #0x1
  402bc0:	and	w0, w0, #0xff
  402bc4:	cmp	w0, #0x0
  402bc8:	b.ne	402bd8 <ferror@plt+0x1518>  // b.any
  402bcc:	ldr	w0, [sp, #68]
  402bd0:	cmp	w0, #0x0
  402bd4:	b.eq	402be0 <ferror@plt+0x1520>  // b.none
  402bd8:	mov	w0, #0x1                   	// #1
  402bdc:	b	402be4 <ferror@plt+0x1524>
  402be0:	mov	w0, #0x0                   	// #0
  402be4:	cmp	w0, #0x0
  402be8:	b.eq	402c2c <ferror@plt+0x156c>  // b.none
  402bec:	add	x0, sp, #0x60
  402bf0:	add	x1, sp, #0x30
  402bf4:	ldp	x2, x3, [x1]
  402bf8:	stp	x2, x3, [x0]
  402bfc:	ldp	x2, x3, [x1, #16]
  402c00:	stp	x2, x3, [x0, #16]
  402c04:	ldp	x2, x3, [x1, #32]
  402c08:	stp	x2, x3, [x0, #32]
  402c0c:	ldrb	w0, [sp, #112]
  402c10:	cmp	w0, #0x0
  402c14:	b.eq	402c2c <ferror@plt+0x156c>  // b.none
  402c18:	ldr	w0, [sp, #116]
  402c1c:	bl	401620 <iswalnum@plt>
  402c20:	cmp	w0, #0x0
  402c24:	b.eq	402c2c <ferror@plt+0x156c>  // b.none
  402c28:	strb	wzr, [sp, #189]
  402c2c:	ldrb	w0, [sp, #190]
  402c30:	cmp	w0, #0x0
  402c34:	b.eq	402c50 <ferror@plt+0x1590>  // b.none
  402c38:	ldrb	w0, [sp, #189]
  402c3c:	cmp	w0, #0x0
  402c40:	b.eq	402c50 <ferror@plt+0x1590>  // b.none
  402c44:	mov	w0, #0x1                   	// #1
  402c48:	strb	w0, [sp, #191]
  402c4c:	b	402dd8 <ferror@plt+0x1718>
  402c50:	ldr	x0, [sp, #168]
  402c54:	str	x0, [sp, #48]
  402c58:	strb	wzr, [sp, #32]
  402c5c:	add	x0, sp, #0x20
  402c60:	add	x0, x0, #0x4
  402c64:	mov	x2, #0x8                   	// #8
  402c68:	mov	w1, #0x0                   	// #0
  402c6c:	bl	4014b0 <memset@plt>
  402c70:	strb	wzr, [sp, #44]
  402c74:	add	x0, sp, #0x20
  402c78:	bl	404cbc <ferror@plt+0x35fc>
  402c7c:	ldrb	w0, [sp, #64]
  402c80:	eor	w0, w0, #0x1
  402c84:	and	w0, w0, #0xff
  402c88:	cmp	w0, #0x0
  402c8c:	b.ne	402c9c <ferror@plt+0x15dc>  // b.any
  402c90:	ldr	w0, [sp, #68]
  402c94:	cmp	w0, #0x0
  402c98:	b.eq	402ca4 <ferror@plt+0x15e4>  // b.none
  402c9c:	mov	w0, #0x1                   	// #1
  402ca0:	b	402ca8 <ferror@plt+0x15e8>
  402ca4:	mov	w0, #0x0                   	// #0
  402ca8:	cmp	w0, #0x0
  402cac:	b.eq	402dcc <ferror@plt+0x170c>  // b.none
  402cb0:	ldr	x0, [sp, #56]
  402cb4:	ldr	x1, [sp, #168]
  402cb8:	add	x0, x1, x0
  402cbc:	str	x0, [sp, #24]
  402cc0:	b	402db0 <ferror@plt+0x16f0>
  402cc4:	mov	w0, #0x1                   	// #1
  402cc8:	strb	w0, [sp, #188]
  402ccc:	ldr	x1, [sp, #24]
  402cd0:	ldr	x0, [sp, #168]
  402cd4:	cmp	x1, x0
  402cd8:	b.cs	402d10 <ferror@plt+0x1650>  // b.hs, b.nlast
  402cdc:	bl	401590 <__ctype_b_loc@plt>
  402ce0:	ldr	x1, [x0]
  402ce4:	ldr	x0, [sp, #168]
  402ce8:	sub	x0, x0, #0x1
  402cec:	ldrb	w0, [x0]
  402cf0:	and	x0, x0, #0xff
  402cf4:	lsl	x0, x0, #1
  402cf8:	add	x0, x1, x0
  402cfc:	ldrh	w0, [x0]
  402d00:	and	w0, w0, #0x8
  402d04:	cmp	w0, #0x0
  402d08:	b.eq	402d10 <ferror@plt+0x1650>  // b.none
  402d0c:	strb	wzr, [sp, #188]
  402d10:	ldr	x0, [sp, #176]
  402d14:	bl	401390 <strlen@plt>
  402d18:	mov	x1, x0
  402d1c:	ldr	x0, [sp, #168]
  402d20:	add	x0, x0, x1
  402d24:	str	x0, [sp, #160]
  402d28:	mov	w0, #0x1                   	// #1
  402d2c:	strb	w0, [sp, #187]
  402d30:	ldr	x0, [sp, #160]
  402d34:	ldrb	w0, [x0]
  402d38:	cmp	w0, #0x0
  402d3c:	b.eq	402d70 <ferror@plt+0x16b0>  // b.none
  402d40:	bl	401590 <__ctype_b_loc@plt>
  402d44:	ldr	x1, [x0]
  402d48:	ldr	x0, [sp, #160]
  402d4c:	ldrb	w0, [x0]
  402d50:	and	x0, x0, #0xff
  402d54:	lsl	x0, x0, #1
  402d58:	add	x0, x1, x0
  402d5c:	ldrh	w0, [x0]
  402d60:	and	w0, w0, #0x8
  402d64:	cmp	w0, #0x0
  402d68:	b.eq	402d70 <ferror@plt+0x16b0>  // b.none
  402d6c:	strb	wzr, [sp, #187]
  402d70:	ldrb	w0, [sp, #188]
  402d74:	cmp	w0, #0x0
  402d78:	b.eq	402d94 <ferror@plt+0x16d4>  // b.none
  402d7c:	ldrb	w0, [sp, #187]
  402d80:	cmp	w0, #0x0
  402d84:	b.eq	402d94 <ferror@plt+0x16d4>  // b.none
  402d88:	mov	w0, #0x1                   	// #1
  402d8c:	strb	w0, [sp, #191]
  402d90:	b	402dd8 <ferror@plt+0x1718>
  402d94:	ldr	x0, [sp, #168]
  402d98:	ldrb	w0, [x0]
  402d9c:	cmp	w0, #0x0
  402da0:	b.eq	402dd4 <ferror@plt+0x1714>  // b.none
  402da4:	ldr	x0, [sp, #168]
  402da8:	add	x0, x0, #0x1
  402dac:	str	x0, [sp, #24]
  402db0:	ldr	x0, [sp, #24]
  402db4:	ldrb	w0, [x0]
  402db8:	cmp	w0, #0x0
  402dbc:	b.ne	4029b0 <ferror@plt+0x12f0>  // b.any
  402dc0:	b	402dd8 <ferror@plt+0x1718>
  402dc4:	nop
  402dc8:	b	402dd8 <ferror@plt+0x1718>
  402dcc:	nop
  402dd0:	b	402dd8 <ferror@plt+0x1718>
  402dd4:	nop
  402dd8:	ldr	x0, [sp, #176]
  402ddc:	bl	4015b0 <free@plt>
  402de0:	ldrb	w0, [sp, #191]
  402de4:	ldp	x29, x30, [sp], #192
  402de8:	ret
  402dec:	stp	x29, x30, [sp, #-64]!
  402df0:	mov	x29, sp
  402df4:	str	x19, [sp, #16]
  402df8:	str	x0, [sp, #40]
  402dfc:	ldr	x0, [sp, #40]
  402e00:	bl	401690 <gettext@plt>
  402e04:	str	x0, [sp, #56]
  402e08:	ldr	x1, [sp, #56]
  402e0c:	ldr	x0, [sp, #40]
  402e10:	cmp	x1, x0
  402e14:	b.eq	402e7c <ferror@plt+0x17bc>  // b.none
  402e18:	ldr	x1, [sp, #40]
  402e1c:	ldr	x0, [sp, #56]
  402e20:	bl	402988 <ferror@plt+0x12c8>
  402e24:	and	w0, w0, #0xff
  402e28:	cmp	w0, #0x0
  402e2c:	b.eq	402e38 <ferror@plt+0x1778>  // b.none
  402e30:	ldr	x0, [sp, #56]
  402e34:	b	402e80 <ferror@plt+0x17c0>
  402e38:	ldr	x0, [sp, #56]
  402e3c:	bl	401390 <strlen@plt>
  402e40:	mov	x19, x0
  402e44:	ldr	x0, [sp, #40]
  402e48:	bl	401390 <strlen@plt>
  402e4c:	add	x0, x19, x0
  402e50:	add	x0, x0, #0x4
  402e54:	bl	403564 <ferror@plt+0x1ea4>
  402e58:	str	x0, [sp, #48]
  402e5c:	ldr	x3, [sp, #40]
  402e60:	ldr	x2, [sp, #56]
  402e64:	adrp	x0, 406000 <ferror@plt+0x4940>
  402e68:	add	x1, x0, #0x938
  402e6c:	ldr	x0, [sp, #48]
  402e70:	bl	4013f0 <sprintf@plt>
  402e74:	ldr	x0, [sp, #48]
  402e78:	b	402e80 <ferror@plt+0x17c0>
  402e7c:	ldr	x0, [sp, #40]
  402e80:	ldr	x19, [sp, #16]
  402e84:	ldp	x29, x30, [sp], #64
  402e88:	ret
  402e8c:	stp	x29, x30, [sp, #-144]!
  402e90:	mov	x29, sp
  402e94:	str	x19, [sp, #16]
  402e98:	str	x0, [sp, #40]
  402e9c:	str	x1, [sp, #32]
  402ea0:	ldr	x0, [sp, #40]
  402ea4:	bl	401690 <gettext@plt>
  402ea8:	str	x0, [sp, #104]
  402eac:	bl	40387c <ferror@plt+0x21bc>
  402eb0:	str	x0, [sp, #96]
  402eb4:	str	xzr, [sp, #136]
  402eb8:	str	xzr, [sp, #128]
  402ebc:	str	xzr, [sp, #120]
  402ec0:	str	xzr, [sp, #112]
  402ec4:	adrp	x0, 406000 <ferror@plt+0x4940>
  402ec8:	add	x1, x0, #0x940
  402ecc:	ldr	x0, [sp, #96]
  402ed0:	bl	4037f4 <ferror@plt+0x2134>
  402ed4:	cmp	w0, #0x0
  402ed8:	b.eq	402fa8 <ferror@plt+0x18e8>  // b.none
  402edc:	ldr	x2, [sp, #96]
  402ee0:	adrp	x0, 406000 <ferror@plt+0x4940>
  402ee4:	add	x1, x0, #0x940
  402ee8:	ldr	x0, [sp, #32]
  402eec:	bl	4037a0 <ferror@plt+0x20e0>
  402ef0:	str	x0, [sp, #136]
  402ef4:	ldr	x0, [sp, #136]
  402ef8:	str	x0, [sp, #120]
  402efc:	ldr	x0, [sp, #96]
  402f00:	bl	401390 <strlen@plt>
  402f04:	str	x0, [sp, #88]
  402f08:	ldr	x0, [sp, #88]
  402f0c:	add	x0, x0, #0xb
  402f10:	bl	403564 <ferror@plt+0x1ea4>
  402f14:	str	x0, [sp, #80]
  402f18:	ldr	x2, [sp, #88]
  402f1c:	ldr	x1, [sp, #96]
  402f20:	ldr	x0, [sp, #80]
  402f24:	bl	401370 <memcpy@plt>
  402f28:	ldr	x1, [sp, #80]
  402f2c:	ldr	x0, [sp, #88]
  402f30:	add	x3, x1, x0
  402f34:	mov	x2, #0xb                   	// #11
  402f38:	adrp	x0, 406000 <ferror@plt+0x4940>
  402f3c:	add	x1, x0, #0x948
  402f40:	mov	x0, x3
  402f44:	bl	401370 <memcpy@plt>
  402f48:	ldr	x2, [sp, #80]
  402f4c:	adrp	x0, 406000 <ferror@plt+0x4940>
  402f50:	add	x1, x0, #0x940
  402f54:	ldr	x0, [sp, #32]
  402f58:	bl	4037a0 <ferror@plt+0x20e0>
  402f5c:	str	x0, [sp, #72]
  402f60:	ldr	x0, [sp, #80]
  402f64:	bl	4015b0 <free@plt>
  402f68:	ldr	x0, [sp, #72]
  402f6c:	cmp	x0, #0x0
  402f70:	b.eq	402fb8 <ferror@plt+0x18f8>  // b.none
  402f74:	mov	w1, #0x3f                  	// #63
  402f78:	ldr	x0, [sp, #72]
  402f7c:	bl	4015d0 <strchr@plt>
  402f80:	cmp	x0, #0x0
  402f84:	b.eq	402f94 <ferror@plt+0x18d4>  // b.none
  402f88:	ldr	x0, [sp, #72]
  402f8c:	bl	4015b0 <free@plt>
  402f90:	b	402fb8 <ferror@plt+0x18f8>
  402f94:	ldr	x0, [sp, #72]
  402f98:	str	x0, [sp, #128]
  402f9c:	ldr	x0, [sp, #128]
  402fa0:	str	x0, [sp, #112]
  402fa4:	b	402fb8 <ferror@plt+0x18f8>
  402fa8:	ldr	x0, [sp, #32]
  402fac:	str	x0, [sp, #120]
  402fb0:	ldr	x0, [sp, #32]
  402fb4:	str	x0, [sp, #112]
  402fb8:	ldr	x0, [sp, #120]
  402fbc:	cmp	x0, #0x0
  402fc0:	b.ne	402fe0 <ferror@plt+0x1920>  // b.any
  402fc4:	ldr	x0, [sp, #112]
  402fc8:	cmp	x0, #0x0
  402fcc:	b.eq	402fd8 <ferror@plt+0x1918>  // b.none
  402fd0:	ldr	x0, [sp, #112]
  402fd4:	b	402fe4 <ferror@plt+0x1924>
  402fd8:	ldr	x0, [sp, #40]
  402fdc:	b	402fe4 <ferror@plt+0x1924>
  402fe0:	ldr	x0, [sp, #120]
  402fe4:	str	x0, [sp, #64]
  402fe8:	ldr	x1, [sp, #40]
  402fec:	ldr	x0, [sp, #104]
  402ff0:	bl	401560 <strcmp@plt>
  402ff4:	cmp	w0, #0x0
  402ff8:	b.eq	4030f8 <ferror@plt+0x1a38>  // b.none
  402ffc:	ldr	x1, [sp, #40]
  403000:	ldr	x0, [sp, #104]
  403004:	bl	402988 <ferror@plt+0x12c8>
  403008:	and	w0, w0, #0xff
  40300c:	cmp	w0, #0x0
  403010:	b.ne	40305c <ferror@plt+0x199c>  // b.any
  403014:	ldr	x0, [sp, #120]
  403018:	cmp	x0, #0x0
  40301c:	b.eq	403038 <ferror@plt+0x1978>  // b.none
  403020:	ldr	x1, [sp, #120]
  403024:	ldr	x0, [sp, #104]
  403028:	bl	402988 <ferror@plt+0x12c8>
  40302c:	and	w0, w0, #0xff
  403030:	cmp	w0, #0x0
  403034:	b.ne	40305c <ferror@plt+0x199c>  // b.any
  403038:	ldr	x0, [sp, #112]
  40303c:	cmp	x0, #0x0
  403040:	b.eq	40308c <ferror@plt+0x19cc>  // b.none
  403044:	ldr	x1, [sp, #112]
  403048:	ldr	x0, [sp, #104]
  40304c:	bl	402988 <ferror@plt+0x12c8>
  403050:	and	w0, w0, #0xff
  403054:	cmp	w0, #0x0
  403058:	b.eq	40308c <ferror@plt+0x19cc>  // b.none
  40305c:	ldr	x0, [sp, #136]
  403060:	cmp	x0, #0x0
  403064:	b.eq	403070 <ferror@plt+0x19b0>  // b.none
  403068:	ldr	x0, [sp, #136]
  40306c:	bl	4015b0 <free@plt>
  403070:	ldr	x0, [sp, #128]
  403074:	cmp	x0, #0x0
  403078:	b.eq	403084 <ferror@plt+0x19c4>  // b.none
  40307c:	ldr	x0, [sp, #128]
  403080:	bl	4015b0 <free@plt>
  403084:	ldr	x0, [sp, #104]
  403088:	b	403144 <ferror@plt+0x1a84>
  40308c:	ldr	x0, [sp, #104]
  403090:	bl	401390 <strlen@plt>
  403094:	mov	x19, x0
  403098:	ldr	x0, [sp, #64]
  40309c:	bl	401390 <strlen@plt>
  4030a0:	add	x0, x19, x0
  4030a4:	add	x0, x0, #0x4
  4030a8:	bl	403564 <ferror@plt+0x1ea4>
  4030ac:	str	x0, [sp, #56]
  4030b0:	ldr	x3, [sp, #64]
  4030b4:	ldr	x2, [sp, #104]
  4030b8:	adrp	x0, 406000 <ferror@plt+0x4940>
  4030bc:	add	x1, x0, #0x938
  4030c0:	ldr	x0, [sp, #56]
  4030c4:	bl	4013f0 <sprintf@plt>
  4030c8:	ldr	x0, [sp, #136]
  4030cc:	cmp	x0, #0x0
  4030d0:	b.eq	4030dc <ferror@plt+0x1a1c>  // b.none
  4030d4:	ldr	x0, [sp, #136]
  4030d8:	bl	4015b0 <free@plt>
  4030dc:	ldr	x0, [sp, #128]
  4030e0:	cmp	x0, #0x0
  4030e4:	b.eq	4030f0 <ferror@plt+0x1a30>  // b.none
  4030e8:	ldr	x0, [sp, #128]
  4030ec:	bl	4015b0 <free@plt>
  4030f0:	ldr	x0, [sp, #56]
  4030f4:	b	403144 <ferror@plt+0x1a84>
  4030f8:	ldr	x0, [sp, #136]
  4030fc:	cmp	x0, #0x0
  403100:	b.eq	40311c <ferror@plt+0x1a5c>  // b.none
  403104:	ldr	x1, [sp, #136]
  403108:	ldr	x0, [sp, #64]
  40310c:	cmp	x1, x0
  403110:	b.eq	40311c <ferror@plt+0x1a5c>  // b.none
  403114:	ldr	x0, [sp, #136]
  403118:	bl	4015b0 <free@plt>
  40311c:	ldr	x0, [sp, #128]
  403120:	cmp	x0, #0x0
  403124:	b.eq	403140 <ferror@plt+0x1a80>  // b.none
  403128:	ldr	x1, [sp, #128]
  40312c:	ldr	x0, [sp, #64]
  403130:	cmp	x1, x0
  403134:	b.eq	403140 <ferror@plt+0x1a80>  // b.none
  403138:	ldr	x0, [sp, #128]
  40313c:	bl	4015b0 <free@plt>
  403140:	ldr	x0, [sp, #64]
  403144:	ldr	x19, [sp, #16]
  403148:	ldp	x29, x30, [sp], #144
  40314c:	ret
  403150:	stp	x29, x30, [sp, #-160]!
  403154:	mov	x29, sp
  403158:	str	x19, [sp, #16]
  40315c:	str	x0, [sp, #40]
  403160:	str	w1, [sp, #36]
  403164:	ldr	x0, [sp, #40]
  403168:	bl	4014e0 <strdup@plt>
  40316c:	str	x0, [sp, #128]
  403170:	ldr	x0, [sp, #128]
  403174:	cmp	x0, #0x0
  403178:	b.ne	403180 <ferror@plt+0x1ac0>  // b.any
  40317c:	bl	4034e4 <ferror@plt+0x1e24>
  403180:	bl	4015c0 <__ctype_get_mb_cur_max@plt>
  403184:	cmp	x0, #0x1
  403188:	b.ls	4033e0 <ferror@plt+0x1d20>  // b.plast
  40318c:	ldr	w0, [sp, #36]
  403190:	cmp	w0, #0x0
  403194:	b.eq	40323c <ferror@plt+0x1b7c>  // b.none
  403198:	ldr	x0, [sp, #128]
  40319c:	str	x0, [sp, #80]
  4031a0:	ldr	x19, [sp, #80]
  4031a4:	ldr	x0, [sp, #128]
  4031a8:	bl	401390 <strlen@plt>
  4031ac:	add	x0, x19, x0
  4031b0:	str	x0, [sp, #56]
  4031b4:	strb	wzr, [sp, #64]
  4031b8:	add	x0, sp, #0x38
  4031bc:	add	x0, x0, #0xc
  4031c0:	mov	x2, #0x8                   	// #8
  4031c4:	mov	w1, #0x0                   	// #0
  4031c8:	bl	4014b0 <memset@plt>
  4031cc:	strb	wzr, [sp, #76]
  4031d0:	b	4031e8 <ferror@plt+0x1b28>
  4031d4:	ldr	x1, [sp, #80]
  4031d8:	ldr	x0, [sp, #88]
  4031dc:	add	x0, x1, x0
  4031e0:	str	x0, [sp, #80]
  4031e4:	strb	wzr, [sp, #76]
  4031e8:	ldr	x1, [sp, #80]
  4031ec:	ldr	x0, [sp, #56]
  4031f0:	cmp	x1, x0
  4031f4:	b.cs	40321c <ferror@plt+0x1b5c>  // b.hs, b.nlast
  4031f8:	add	x0, sp, #0x38
  4031fc:	bl	4038d0 <ferror@plt+0x2210>
  403200:	ldrb	w0, [sp, #96]
  403204:	cmp	w0, #0x0
  403208:	b.eq	40321c <ferror@plt+0x1b5c>  // b.none
  40320c:	ldr	w0, [sp, #100]
  403210:	bl	401440 <iswspace@plt>
  403214:	cmp	w0, #0x0
  403218:	b.ne	4031d4 <ferror@plt+0x1b14>  // b.any
  40321c:	ldr	x19, [sp, #80]
  403220:	ldr	x0, [sp, #80]
  403224:	bl	401390 <strlen@plt>
  403228:	add	x0, x0, #0x1
  40322c:	mov	x2, x0
  403230:	mov	x1, x19
  403234:	ldr	x0, [sp, #128]
  403238:	bl	401380 <memmove@plt>
  40323c:	ldr	w0, [sp, #36]
  403240:	cmp	w0, #0x1
  403244:	b.eq	4034d4 <ferror@plt+0x1e14>  // b.none
  403248:	str	wzr, [sp, #156]
  40324c:	ldr	x0, [sp, #128]
  403250:	str	x0, [sp, #80]
  403254:	ldr	x19, [sp, #80]
  403258:	ldr	x0, [sp, #128]
  40325c:	bl	401390 <strlen@plt>
  403260:	add	x0, x19, x0
  403264:	str	x0, [sp, #56]
  403268:	strb	wzr, [sp, #64]
  40326c:	add	x0, sp, #0x38
  403270:	add	x0, x0, #0xc
  403274:	mov	x2, #0x8                   	// #8
  403278:	mov	w1, #0x0                   	// #0
  40327c:	bl	4014b0 <memset@plt>
  403280:	strb	wzr, [sp, #76]
  403284:	b	4033a0 <ferror@plt+0x1ce0>
  403288:	ldrb	w0, [sp, #96]
  40328c:	cmp	w0, #0x0
  403290:	b.eq	4032a4 <ferror@plt+0x1be4>  // b.none
  403294:	ldr	w0, [sp, #100]
  403298:	bl	401440 <iswspace@plt>
  40329c:	cmp	w0, #0x0
  4032a0:	b.ne	403380 <ferror@plt+0x1cc0>  // b.any
  4032a4:	ldr	w0, [sp, #156]
  4032a8:	cmp	w0, #0x0
  4032ac:	b.ne	4032e0 <ferror@plt+0x1c20>  // b.any
  4032b0:	ldrb	w0, [sp, #96]
  4032b4:	eor	w0, w0, #0x1
  4032b8:	and	w0, w0, #0xff
  4032bc:	cmp	w0, #0x0
  4032c0:	b.ne	4032d4 <ferror@plt+0x1c14>  // b.any
  4032c4:	ldr	w0, [sp, #100]
  4032c8:	bl	401440 <iswspace@plt>
  4032cc:	cmp	w0, #0x0
  4032d0:	b.ne	4032e0 <ferror@plt+0x1c20>  // b.any
  4032d4:	mov	w0, #0x1                   	// #1
  4032d8:	str	w0, [sp, #156]
  4032dc:	b	40338c <ferror@plt+0x1ccc>
  4032e0:	ldr	w0, [sp, #156]
  4032e4:	cmp	w0, #0x1
  4032e8:	b.ne	403310 <ferror@plt+0x1c50>  // b.any
  4032ec:	ldrb	w0, [sp, #96]
  4032f0:	eor	w0, w0, #0x1
  4032f4:	and	w0, w0, #0xff
  4032f8:	cmp	w0, #0x0
  4032fc:	b.ne	403388 <ferror@plt+0x1cc8>  // b.any
  403300:	ldr	w0, [sp, #100]
  403304:	bl	401440 <iswspace@plt>
  403308:	cmp	w0, #0x0
  40330c:	b.eq	403388 <ferror@plt+0x1cc8>  // b.none
  403310:	ldr	w0, [sp, #156]
  403314:	cmp	w0, #0x1
  403318:	b.ne	40334c <ferror@plt+0x1c8c>  // b.any
  40331c:	ldrb	w0, [sp, #96]
  403320:	cmp	w0, #0x0
  403324:	b.eq	40334c <ferror@plt+0x1c8c>  // b.none
  403328:	ldr	w0, [sp, #100]
  40332c:	bl	401440 <iswspace@plt>
  403330:	cmp	w0, #0x0
  403334:	b.eq	40334c <ferror@plt+0x1c8c>  // b.none
  403338:	mov	w0, #0x2                   	// #2
  40333c:	str	w0, [sp, #156]
  403340:	ldr	x0, [sp, #80]
  403344:	str	x0, [sp, #144]
  403348:	b	40338c <ferror@plt+0x1ccc>
  40334c:	ldr	w0, [sp, #156]
  403350:	cmp	w0, #0x2
  403354:	b.ne	403374 <ferror@plt+0x1cb4>  // b.any
  403358:	ldrb	w0, [sp, #96]
  40335c:	cmp	w0, #0x0
  403360:	b.eq	403374 <ferror@plt+0x1cb4>  // b.none
  403364:	ldr	w0, [sp, #100]
  403368:	bl	401440 <iswspace@plt>
  40336c:	cmp	w0, #0x0
  403370:	b.ne	40338c <ferror@plt+0x1ccc>  // b.any
  403374:	mov	w0, #0x1                   	// #1
  403378:	str	w0, [sp, #156]
  40337c:	b	40338c <ferror@plt+0x1ccc>
  403380:	nop
  403384:	b	40338c <ferror@plt+0x1ccc>
  403388:	nop
  40338c:	ldr	x1, [sp, #80]
  403390:	ldr	x0, [sp, #88]
  403394:	add	x0, x1, x0
  403398:	str	x0, [sp, #80]
  40339c:	strb	wzr, [sp, #76]
  4033a0:	ldr	x1, [sp, #80]
  4033a4:	ldr	x0, [sp, #56]
  4033a8:	cmp	x1, x0
  4033ac:	b.cs	4033c8 <ferror@plt+0x1d08>  // b.hs, b.nlast
  4033b0:	add	x0, sp, #0x38
  4033b4:	bl	4038d0 <ferror@plt+0x2210>
  4033b8:	ldr	w0, [sp, #156]
  4033bc:	cmp	w0, #0x0
  4033c0:	b.ne	4032a4 <ferror@plt+0x1be4>  // b.any
  4033c4:	b	403288 <ferror@plt+0x1bc8>
  4033c8:	ldr	w0, [sp, #156]
  4033cc:	cmp	w0, #0x2
  4033d0:	b.ne	4034d4 <ferror@plt+0x1e14>  // b.any
  4033d4:	ldr	x0, [sp, #144]
  4033d8:	strb	wzr, [x0]
  4033dc:	b	4034d4 <ferror@plt+0x1e14>
  4033e0:	ldr	w0, [sp, #36]
  4033e4:	cmp	w0, #0x0
  4033e8:	b.eq	40345c <ferror@plt+0x1d9c>  // b.none
  4033ec:	ldr	x0, [sp, #128]
  4033f0:	str	x0, [sp, #136]
  4033f4:	b	403404 <ferror@plt+0x1d44>
  4033f8:	ldr	x0, [sp, #136]
  4033fc:	add	x0, x0, #0x1
  403400:	str	x0, [sp, #136]
  403404:	ldr	x0, [sp, #136]
  403408:	ldrb	w0, [x0]
  40340c:	cmp	w0, #0x0
  403410:	b.eq	403440 <ferror@plt+0x1d80>  // b.none
  403414:	bl	401590 <__ctype_b_loc@plt>
  403418:	ldr	x1, [x0]
  40341c:	ldr	x0, [sp, #136]
  403420:	ldrb	w0, [x0]
  403424:	and	x0, x0, #0xff
  403428:	lsl	x0, x0, #1
  40342c:	add	x0, x1, x0
  403430:	ldrh	w0, [x0]
  403434:	and	w0, w0, #0x2000
  403438:	cmp	w0, #0x0
  40343c:	b.ne	4033f8 <ferror@plt+0x1d38>  // b.any
  403440:	ldr	x0, [sp, #136]
  403444:	bl	401390 <strlen@plt>
  403448:	add	x0, x0, #0x1
  40344c:	mov	x2, x0
  403450:	ldr	x1, [sp, #136]
  403454:	ldr	x0, [sp, #128]
  403458:	bl	401380 <memmove@plt>
  40345c:	ldr	w0, [sp, #36]
  403460:	cmp	w0, #0x1
  403464:	b.eq	4034d4 <ferror@plt+0x1e14>  // b.none
  403468:	ldr	x0, [sp, #128]
  40346c:	bl	401390 <strlen@plt>
  403470:	sub	x0, x0, #0x1
  403474:	ldr	x1, [sp, #128]
  403478:	add	x0, x1, x0
  40347c:	str	x0, [sp, #136]
  403480:	b	403498 <ferror@plt+0x1dd8>
  403484:	ldr	x0, [sp, #136]
  403488:	strb	wzr, [x0]
  40348c:	ldr	x0, [sp, #136]
  403490:	sub	x0, x0, #0x1
  403494:	str	x0, [sp, #136]
  403498:	ldr	x1, [sp, #136]
  40349c:	ldr	x0, [sp, #128]
  4034a0:	cmp	x1, x0
  4034a4:	b.cc	4034d4 <ferror@plt+0x1e14>  // b.lo, b.ul, b.last
  4034a8:	bl	401590 <__ctype_b_loc@plt>
  4034ac:	ldr	x1, [x0]
  4034b0:	ldr	x0, [sp, #136]
  4034b4:	ldrb	w0, [x0]
  4034b8:	and	x0, x0, #0xff
  4034bc:	lsl	x0, x0, #1
  4034c0:	add	x0, x1, x0
  4034c4:	ldrh	w0, [x0]
  4034c8:	and	w0, w0, #0x2000
  4034cc:	cmp	w0, #0x0
  4034d0:	b.ne	403484 <ferror@plt+0x1dc4>  // b.any
  4034d4:	ldr	x0, [sp, #128]
  4034d8:	ldr	x19, [sp, #16]
  4034dc:	ldp	x29, x30, [sp], #160
  4034e0:	ret
  4034e4:	stp	x29, x30, [sp, #-32]!
  4034e8:	mov	x29, sp
  4034ec:	str	x19, [sp, #16]
  4034f0:	adrp	x0, 418000 <ferror@plt+0x16940>
  4034f4:	add	x0, x0, #0x1c8
  4034f8:	ldr	w19, [x0]
  4034fc:	adrp	x0, 406000 <ferror@plt+0x4940>
  403500:	add	x0, x0, #0x958
  403504:	bl	401690 <gettext@plt>
  403508:	mov	x2, x0
  40350c:	mov	w1, #0x0                   	// #0
  403510:	mov	w0, w19
  403514:	bl	4013c0 <error@plt>
  403518:	mov	w0, #0x1                   	// #1
  40351c:	bl	4013b0 <exit@plt>
  403520:	stp	x29, x30, [sp, #-48]!
  403524:	mov	x29, sp
  403528:	str	x0, [sp, #24]
  40352c:	str	xzr, [sp, #40]
  403530:	ldr	x0, [sp, #24]
  403534:	cmp	x0, #0x0
  403538:	b.ne	403548 <ferror@plt+0x1e88>  // b.any
  40353c:	mov	x0, #0x1                   	// #1
  403540:	bl	401460 <malloc@plt>
  403544:	str	x0, [sp, #40]
  403548:	ldr	x0, [sp, #40]
  40354c:	cmp	x0, #0x0
  403550:	b.ne	403558 <ferror@plt+0x1e98>  // b.any
  403554:	bl	4034e4 <ferror@plt+0x1e24>
  403558:	ldr	x0, [sp, #40]
  40355c:	ldp	x29, x30, [sp], #48
  403560:	ret
  403564:	stp	x29, x30, [sp, #-48]!
  403568:	mov	x29, sp
  40356c:	str	x0, [sp, #24]
  403570:	ldr	x0, [sp, #24]
  403574:	bl	401460 <malloc@plt>
  403578:	str	x0, [sp, #40]
  40357c:	ldr	x0, [sp, #40]
  403580:	cmp	x0, #0x0
  403584:	b.ne	403594 <ferror@plt+0x1ed4>  // b.any
  403588:	ldr	x0, [sp, #24]
  40358c:	bl	403520 <ferror@plt+0x1e60>
  403590:	str	x0, [sp, #40]
  403594:	ldr	x0, [sp, #40]
  403598:	ldp	x29, x30, [sp], #48
  40359c:	ret
  4035a0:	stp	x29, x30, [sp, #-48]!
  4035a4:	mov	x29, sp
  4035a8:	str	x0, [sp, #24]
  4035ac:	str	x1, [sp, #16]
  4035b0:	mov	x2, #0x0                   	// #0
  4035b4:	ldr	x1, [sp, #24]
  4035b8:	ldr	x0, [sp, #16]
  4035bc:	umulh	x0, x1, x0
  4035c0:	cmp	x0, #0x0
  4035c4:	b.eq	4035cc <ferror@plt+0x1f0c>  // b.none
  4035c8:	mov	x2, #0x1                   	// #1
  4035cc:	mov	x0, x2
  4035d0:	cmp	x0, #0x0
  4035d4:	b.eq	4035dc <ferror@plt+0x1f1c>  // b.none
  4035d8:	bl	4034e4 <ferror@plt+0x1e24>
  4035dc:	ldr	x1, [sp, #24]
  4035e0:	ldr	x0, [sp, #16]
  4035e4:	mul	x0, x1, x0
  4035e8:	str	x0, [sp, #32]
  4035ec:	ldr	x0, [sp, #32]
  4035f0:	bl	401460 <malloc@plt>
  4035f4:	str	x0, [sp, #40]
  4035f8:	ldr	x0, [sp, #40]
  4035fc:	cmp	x0, #0x0
  403600:	b.ne	403610 <ferror@plt+0x1f50>  // b.any
  403604:	ldr	x0, [sp, #32]
  403608:	bl	403520 <ferror@plt+0x1e60>
  40360c:	str	x0, [sp, #40]
  403610:	ldr	x0, [sp, #40]
  403614:	ldp	x29, x30, [sp], #48
  403618:	ret
  40361c:	stp	x29, x30, [sp, #-48]!
  403620:	mov	x29, sp
  403624:	str	x0, [sp, #24]
  403628:	ldr	x0, [sp, #24]
  40362c:	bl	403564 <ferror@plt+0x1ea4>
  403630:	str	x0, [sp, #40]
  403634:	ldr	x2, [sp, #24]
  403638:	mov	w1, #0x0                   	// #0
  40363c:	ldr	x0, [sp, #40]
  403640:	bl	4014b0 <memset@plt>
  403644:	ldr	x0, [sp, #40]
  403648:	ldp	x29, x30, [sp], #48
  40364c:	ret
  403650:	stp	x29, x30, [sp, #-48]!
  403654:	mov	x29, sp
  403658:	str	x0, [sp, #24]
  40365c:	str	x1, [sp, #16]
  403660:	ldr	x1, [sp, #16]
  403664:	ldr	x0, [sp, #24]
  403668:	bl	4014c0 <calloc@plt>
  40366c:	str	x0, [sp, #40]
  403670:	ldr	x0, [sp, #40]
  403674:	cmp	x0, #0x0
  403678:	b.ne	403688 <ferror@plt+0x1fc8>  // b.any
  40367c:	ldr	x0, [sp, #24]
  403680:	bl	403520 <ferror@plt+0x1e60>
  403684:	str	x0, [sp, #40]
  403688:	ldr	x0, [sp, #40]
  40368c:	ldp	x29, x30, [sp], #48
  403690:	ret
  403694:	stp	x29, x30, [sp, #-32]!
  403698:	mov	x29, sp
  40369c:	str	x0, [sp, #24]
  4036a0:	str	x1, [sp, #16]
  4036a4:	ldr	x0, [sp, #24]
  4036a8:	cmp	x0, #0x0
  4036ac:	b.ne	4036bc <ferror@plt+0x1ffc>  // b.any
  4036b0:	ldr	x0, [sp, #16]
  4036b4:	bl	403564 <ferror@plt+0x1ea4>
  4036b8:	b	4036e8 <ferror@plt+0x2028>
  4036bc:	ldr	x1, [sp, #16]
  4036c0:	ldr	x0, [sp, #24]
  4036c4:	bl	4014d0 <realloc@plt>
  4036c8:	str	x0, [sp, #24]
  4036cc:	ldr	x0, [sp, #24]
  4036d0:	cmp	x0, #0x0
  4036d4:	b.ne	4036e4 <ferror@plt+0x2024>  // b.any
  4036d8:	ldr	x0, [sp, #16]
  4036dc:	bl	403520 <ferror@plt+0x1e60>
  4036e0:	str	x0, [sp, #24]
  4036e4:	ldr	x0, [sp, #24]
  4036e8:	ldp	x29, x30, [sp], #32
  4036ec:	ret
  4036f0:	stp	x29, x30, [sp, #-80]!
  4036f4:	mov	x29, sp
  4036f8:	str	x0, [sp, #56]
  4036fc:	str	x1, [sp, #48]
  403700:	str	x2, [sp, #40]
  403704:	str	x3, [sp, #32]
  403708:	str	x4, [sp, #24]
  40370c:	ldr	x4, [sp, #24]
  403710:	ldr	x3, [sp, #32]
  403714:	ldr	x2, [sp, #40]
  403718:	ldr	x1, [sp, #48]
  40371c:	ldr	x0, [sp, #56]
  403720:	bl	404fcc <ferror@plt+0x390c>
  403724:	str	w0, [sp, #76]
  403728:	ldr	w0, [sp, #76]
  40372c:	cmp	w0, #0x0
  403730:	b.ge	403748 <ferror@plt+0x2088>  // b.tcont
  403734:	bl	401660 <__errno_location@plt>
  403738:	ldr	w0, [x0]
  40373c:	cmp	w0, #0xc
  403740:	b.ne	403748 <ferror@plt+0x2088>  // b.any
  403744:	bl	4034e4 <ferror@plt+0x1e24>
  403748:	ldr	w0, [sp, #76]
  40374c:	ldp	x29, x30, [sp], #80
  403750:	ret
  403754:	stp	x29, x30, [sp, #-48]!
  403758:	mov	x29, sp
  40375c:	str	x0, [sp, #24]
  403760:	str	x1, [sp, #16]
  403764:	ldr	x1, [sp, #16]
  403768:	ldr	x0, [sp, #24]
  40376c:	bl	405328 <ferror@plt+0x3c68>
  403770:	str	x0, [sp, #40]
  403774:	ldr	x0, [sp, #40]
  403778:	cmp	x0, #0x0
  40377c:	b.ne	403794 <ferror@plt+0x20d4>  // b.any
  403780:	bl	401660 <__errno_location@plt>
  403784:	ldr	w0, [x0]
  403788:	cmp	w0, #0xc
  40378c:	b.ne	403794 <ferror@plt+0x20d4>  // b.any
  403790:	bl	4034e4 <ferror@plt+0x1e24>
  403794:	ldr	x0, [sp, #40]
  403798:	ldp	x29, x30, [sp], #48
  40379c:	ret
  4037a0:	stp	x29, x30, [sp, #-64]!
  4037a4:	mov	x29, sp
  4037a8:	str	x0, [sp, #40]
  4037ac:	str	x1, [sp, #32]
  4037b0:	str	x2, [sp, #24]
  4037b4:	ldr	x2, [sp, #24]
  4037b8:	ldr	x1, [sp, #32]
  4037bc:	ldr	x0, [sp, #40]
  4037c0:	bl	405678 <ferror@plt+0x3fb8>
  4037c4:	str	x0, [sp, #56]
  4037c8:	ldr	x0, [sp, #56]
  4037cc:	cmp	x0, #0x0
  4037d0:	b.ne	4037e8 <ferror@plt+0x2128>  // b.any
  4037d4:	bl	401660 <__errno_location@plt>
  4037d8:	ldr	w0, [x0]
  4037dc:	cmp	w0, #0xc
  4037e0:	b.ne	4037e8 <ferror@plt+0x2128>  // b.any
  4037e4:	bl	4034e4 <ferror@plt+0x1e24>
  4037e8:	ldr	x0, [sp, #56]
  4037ec:	ldp	x29, x30, [sp], #64
  4037f0:	ret
  4037f4:	stp	x29, x30, [sp, #-64]!
  4037f8:	mov	x29, sp
  4037fc:	stp	x19, x20, [sp, #16]
  403800:	str	x0, [sp, #40]
  403804:	str	x1, [sp, #32]
  403808:	ldr	x20, [sp, #40]
  40380c:	ldr	x19, [sp, #32]
  403810:	cmp	x20, x19
  403814:	b.ne	403820 <ferror@plt+0x2160>  // b.any
  403818:	mov	w0, #0x0                   	// #0
  40381c:	b	403870 <ferror@plt+0x21b0>
  403820:	ldrb	w0, [x20]
  403824:	bl	405bcc <ferror@plt+0x450c>
  403828:	strb	w0, [sp, #63]
  40382c:	ldrb	w0, [x19]
  403830:	bl	405bcc <ferror@plt+0x450c>
  403834:	strb	w0, [sp, #62]
  403838:	ldrb	w0, [sp, #63]
  40383c:	cmp	w0, #0x0
  403840:	b.eq	403860 <ferror@plt+0x21a0>  // b.none
  403844:	add	x20, x20, #0x1
  403848:	add	x19, x19, #0x1
  40384c:	ldrb	w1, [sp, #63]
  403850:	ldrb	w0, [sp, #62]
  403854:	cmp	w1, w0
  403858:	b.eq	403820 <ferror@plt+0x2160>  // b.none
  40385c:	b	403864 <ferror@plt+0x21a4>
  403860:	nop
  403864:	ldrb	w1, [sp, #63]
  403868:	ldrb	w0, [sp, #62]
  40386c:	sub	w0, w1, w0
  403870:	ldp	x19, x20, [sp, #16]
  403874:	ldp	x29, x30, [sp], #64
  403878:	ret
  40387c:	stp	x29, x30, [sp, #-32]!
  403880:	mov	x29, sp
  403884:	mov	w0, #0xe                   	// #14
  403888:	bl	401450 <nl_langinfo@plt>
  40388c:	str	x0, [sp, #24]
  403890:	ldr	x0, [sp, #24]
  403894:	cmp	x0, #0x0
  403898:	b.ne	4038a8 <ferror@plt+0x21e8>  // b.any
  40389c:	adrp	x0, 406000 <ferror@plt+0x4940>
  4038a0:	add	x0, x0, #0x970
  4038a4:	str	x0, [sp, #24]
  4038a8:	ldr	x0, [sp, #24]
  4038ac:	ldrb	w0, [x0]
  4038b0:	cmp	w0, #0x0
  4038b4:	b.ne	4038c4 <ferror@plt+0x2204>  // b.any
  4038b8:	adrp	x0, 406000 <ferror@plt+0x4940>
  4038bc:	add	x0, x0, #0x978
  4038c0:	str	x0, [sp, #24]
  4038c4:	ldr	x0, [sp, #24]
  4038c8:	ldp	x29, x30, [sp], #32
  4038cc:	ret
  4038d0:	stp	x29, x30, [sp, #-32]!
  4038d4:	mov	x29, sp
  4038d8:	str	x0, [sp, #24]
  4038dc:	ldr	x0, [sp, #24]
  4038e0:	ldrb	w0, [x0, #20]
  4038e4:	cmp	w0, #0x0
  4038e8:	b.ne	403b00 <ferror@plt+0x2440>  // b.any
  4038ec:	ldr	x0, [sp, #24]
  4038f0:	ldrb	w0, [x0, #8]
  4038f4:	cmp	w0, #0x0
  4038f8:	b.ne	403990 <ferror@plt+0x22d0>  // b.any
  4038fc:	ldr	x0, [sp, #24]
  403900:	ldr	x0, [x0, #24]
  403904:	ldrb	w0, [x0]
  403908:	bl	405e88 <ferror@plt+0x47c8>
  40390c:	and	w0, w0, #0xff
  403910:	cmp	w0, #0x0
  403914:	b.eq	40394c <ferror@plt+0x228c>  // b.none
  403918:	ldr	x0, [sp, #24]
  40391c:	mov	x1, #0x1                   	// #1
  403920:	str	x1, [x0, #32]
  403924:	ldr	x0, [sp, #24]
  403928:	ldr	x0, [x0, #24]
  40392c:	ldrb	w0, [x0]
  403930:	mov	w1, w0
  403934:	ldr	x0, [sp, #24]
  403938:	str	w1, [x0, #44]
  40393c:	ldr	x0, [sp, #24]
  403940:	mov	w1, #0x1                   	// #1
  403944:	strb	w1, [x0, #40]
  403948:	b	403af0 <ferror@plt+0x2430>
  40394c:	ldr	x0, [sp, #24]
  403950:	add	x0, x0, #0xc
  403954:	bl	401520 <mbsinit@plt>
  403958:	cmp	w0, #0x0
  40395c:	b.ne	403980 <ferror@plt+0x22c0>  // b.any
  403960:	adrp	x0, 406000 <ferror@plt+0x4940>
  403964:	add	x3, x0, #0x9d8
  403968:	mov	w2, #0x8e                  	// #142
  40396c:	adrp	x0, 406000 <ferror@plt+0x4940>
  403970:	add	x1, x0, #0x980
  403974:	adrp	x0, 406000 <ferror@plt+0x4940>
  403978:	add	x0, x0, #0x990
  40397c:	bl	401650 <__assert_fail@plt>
  403980:	ldr	x0, [sp, #24]
  403984:	mov	w1, #0x1                   	// #1
  403988:	strb	w1, [x0, #8]
  40398c:	b	403994 <ferror@plt+0x22d4>
  403990:	nop
  403994:	ldr	x0, [sp, #24]
  403998:	add	x4, x0, #0x2c
  40399c:	ldr	x0, [sp, #24]
  4039a0:	ldr	x5, [x0, #24]
  4039a4:	ldr	x0, [sp, #24]
  4039a8:	ldr	x1, [x0]
  4039ac:	ldr	x0, [sp, #24]
  4039b0:	ldr	x0, [x0, #24]
  4039b4:	sub	x0, x1, x0
  4039b8:	mov	x1, x0
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	add	x0, x0, #0xc
  4039c4:	mov	x3, x0
  4039c8:	mov	x2, x1
  4039cc:	mov	x1, x5
  4039d0:	mov	x0, x4
  4039d4:	bl	4057e0 <ferror@plt+0x4120>
  4039d8:	mov	x1, x0
  4039dc:	ldr	x0, [sp, #24]
  4039e0:	str	x1, [x0, #32]
  4039e4:	ldr	x0, [sp, #24]
  4039e8:	ldr	x0, [x0, #32]
  4039ec:	cmn	x0, #0x1
  4039f0:	b.ne	403a0c <ferror@plt+0x234c>  // b.any
  4039f4:	ldr	x0, [sp, #24]
  4039f8:	mov	x1, #0x1                   	// #1
  4039fc:	str	x1, [x0, #32]
  403a00:	ldr	x0, [sp, #24]
  403a04:	strb	wzr, [x0, #40]
  403a08:	b	403af0 <ferror@plt+0x2430>
  403a0c:	ldr	x0, [sp, #24]
  403a10:	ldr	x0, [x0, #32]
  403a14:	cmn	x0, #0x2
  403a18:	b.ne	403a48 <ferror@plt+0x2388>  // b.any
  403a1c:	ldr	x0, [sp, #24]
  403a20:	ldr	x1, [x0]
  403a24:	ldr	x0, [sp, #24]
  403a28:	ldr	x0, [x0, #24]
  403a2c:	sub	x0, x1, x0
  403a30:	mov	x1, x0
  403a34:	ldr	x0, [sp, #24]
  403a38:	str	x1, [x0, #32]
  403a3c:	ldr	x0, [sp, #24]
  403a40:	strb	wzr, [x0, #40]
  403a44:	b	403af0 <ferror@plt+0x2430>
  403a48:	ldr	x0, [sp, #24]
  403a4c:	ldr	x0, [x0, #32]
  403a50:	cmp	x0, #0x0
  403a54:	b.ne	403ac8 <ferror@plt+0x2408>  // b.any
  403a58:	ldr	x0, [sp, #24]
  403a5c:	mov	x1, #0x1                   	// #1
  403a60:	str	x1, [x0, #32]
  403a64:	ldr	x0, [sp, #24]
  403a68:	ldr	x0, [x0, #24]
  403a6c:	ldrb	w0, [x0]
  403a70:	cmp	w0, #0x0
  403a74:	b.eq	403a98 <ferror@plt+0x23d8>  // b.none
  403a78:	adrp	x0, 406000 <ferror@plt+0x4940>
  403a7c:	add	x3, x0, #0x9d8
  403a80:	mov	w2, #0xa9                  	// #169
  403a84:	adrp	x0, 406000 <ferror@plt+0x4940>
  403a88:	add	x1, x0, #0x980
  403a8c:	adrp	x0, 406000 <ferror@plt+0x4940>
  403a90:	add	x0, x0, #0x9a8
  403a94:	bl	401650 <__assert_fail@plt>
  403a98:	ldr	x0, [sp, #24]
  403a9c:	ldr	w0, [x0, #44]
  403aa0:	cmp	w0, #0x0
  403aa4:	b.eq	403ac8 <ferror@plt+0x2408>  // b.none
  403aa8:	adrp	x0, 406000 <ferror@plt+0x4940>
  403aac:	add	x3, x0, #0x9d8
  403ab0:	mov	w2, #0xaa                  	// #170
  403ab4:	adrp	x0, 406000 <ferror@plt+0x4940>
  403ab8:	add	x1, x0, #0x980
  403abc:	adrp	x0, 406000 <ferror@plt+0x4940>
  403ac0:	add	x0, x0, #0x9c0
  403ac4:	bl	401650 <__assert_fail@plt>
  403ac8:	ldr	x0, [sp, #24]
  403acc:	mov	w1, #0x1                   	// #1
  403ad0:	strb	w1, [x0, #40]
  403ad4:	ldr	x0, [sp, #24]
  403ad8:	add	x0, x0, #0xc
  403adc:	bl	401520 <mbsinit@plt>
  403ae0:	cmp	w0, #0x0
  403ae4:	b.eq	403af0 <ferror@plt+0x2430>  // b.none
  403ae8:	ldr	x0, [sp, #24]
  403aec:	strb	wzr, [x0, #8]
  403af0:	ldr	x0, [sp, #24]
  403af4:	mov	w1, #0x1                   	// #1
  403af8:	strb	w1, [x0, #20]
  403afc:	b	403b04 <ferror@plt+0x2444>
  403b00:	nop
  403b04:	ldp	x29, x30, [sp], #32
  403b08:	ret
  403b0c:	sub	sp, sp, #0x10
  403b10:	str	x0, [sp, #8]
  403b14:	str	x1, [sp]
  403b18:	ldr	x0, [sp, #8]
  403b1c:	ldr	x1, [x0, #24]
  403b20:	ldr	x0, [sp]
  403b24:	add	x1, x1, x0
  403b28:	ldr	x0, [sp, #8]
  403b2c:	str	x1, [x0, #24]
  403b30:	ldr	x0, [sp, #8]
  403b34:	ldr	x1, [x0]
  403b38:	ldr	x0, [sp]
  403b3c:	add	x1, x1, x0
  403b40:	ldr	x0, [sp, #8]
  403b44:	str	x1, [x0]
  403b48:	nop
  403b4c:	add	sp, sp, #0x10
  403b50:	ret
  403b54:	stp	x29, x30, [sp, #-32]!
  403b58:	mov	x29, sp
  403b5c:	str	x0, [sp, #24]
  403b60:	str	x1, [sp, #16]
  403b64:	ldr	x0, [sp, #16]
  403b68:	ldr	x1, [x0]
  403b6c:	ldr	x0, [sp, #24]
  403b70:	str	x1, [x0]
  403b74:	ldr	x0, [sp, #16]
  403b78:	ldrb	w1, [x0, #8]
  403b7c:	ldr	x0, [sp, #24]
  403b80:	strb	w1, [x0, #8]
  403b84:	ldr	x0, [sp, #24]
  403b88:	ldrb	w0, [x0, #8]
  403b8c:	cmp	w0, #0x0
  403b90:	b.eq	403bb0 <ferror@plt+0x24f0>  // b.none
  403b94:	ldr	x0, [sp, #24]
  403b98:	add	x0, x0, #0xc
  403b9c:	ldr	x1, [sp, #16]
  403ba0:	add	x1, x1, #0xc
  403ba4:	ldr	x1, [x1]
  403ba8:	str	x1, [x0]
  403bac:	b	403bc4 <ferror@plt+0x2504>
  403bb0:	ldr	x0, [sp, #24]
  403bb4:	add	x0, x0, #0xc
  403bb8:	mov	x2, #0x8                   	// #8
  403bbc:	mov	w1, #0x0                   	// #0
  403bc0:	bl	4014b0 <memset@plt>
  403bc4:	ldr	x0, [sp, #16]
  403bc8:	ldrb	w1, [x0, #20]
  403bcc:	ldr	x0, [sp, #24]
  403bd0:	strb	w1, [x0, #20]
  403bd4:	ldr	x0, [sp, #24]
  403bd8:	add	x2, x0, #0x18
  403bdc:	ldr	x0, [sp, #16]
  403be0:	add	x0, x0, #0x18
  403be4:	mov	x1, x0
  403be8:	mov	x0, x2
  403bec:	bl	405dcc <ferror@plt+0x470c>
  403bf0:	nop
  403bf4:	ldp	x29, x30, [sp], #32
  403bf8:	ret
  403bfc:	stp	x29, x30, [sp, #-112]!
  403c00:	mov	x29, sp
  403c04:	str	x0, [x29, #40]
  403c08:	str	x1, [x29, #32]
  403c0c:	str	x2, [x29, #24]
  403c10:	str	x3, [x29, #16]
  403c14:	ldr	x0, [x29, #24]
  403c18:	str	x0, [x29, #64]
  403c1c:	mov	x0, #0x0                   	// #0
  403c20:	ldr	x1, [x29, #64]
  403c24:	lsl	x1, x1, #3
  403c28:	ldr	x2, [x29, #64]
  403c2c:	lsr	x2, x2, #61
  403c30:	cmp	x2, #0x0
  403c34:	b.eq	403c3c <ferror@plt+0x257c>  // b.none
  403c38:	mov	x0, #0x1                   	// #1
  403c3c:	cmp	x1, #0x0
  403c40:	b.ge	403c48 <ferror@plt+0x2588>  // b.tcont
  403c44:	mov	x0, #0x1                   	// #1
  403c48:	and	w0, w0, #0x1
  403c4c:	and	w0, w0, #0xff
  403c50:	eor	w0, w0, #0x1
  403c54:	and	w0, w0, #0xff
  403c58:	cmp	w0, #0x0
  403c5c:	b.eq	403cbc <ferror@plt+0x25fc>  // b.none
  403c60:	ldr	x0, [x29, #64]
  403c64:	lsl	x0, x0, #3
  403c68:	cmp	x0, #0xfa0
  403c6c:	b.hi	403cac <ferror@plt+0x25ec>  // b.pmore
  403c70:	ldr	x0, [x29, #64]
  403c74:	add	x0, x0, #0x4
  403c78:	lsl	x0, x0, #3
  403c7c:	sub	x0, x0, #0x1
  403c80:	add	x0, x0, #0xf
  403c84:	lsr	x0, x0, #4
  403c88:	lsl	x0, x0, #4
  403c8c:	sub	sp, sp, x0
  403c90:	mov	x0, sp
  403c94:	add	x0, x0, #0xf
  403c98:	lsr	x0, x0, #4
  403c9c:	lsl	x0, x0, #4
  403ca0:	add	x0, x0, #0x1f
  403ca4:	and	x0, x0, #0xffffffffffffffe0
  403ca8:	b	403cc0 <ferror@plt+0x2600>
  403cac:	ldr	x0, [x29, #64]
  403cb0:	lsl	x0, x0, #3
  403cb4:	bl	405c9c <ferror@plt+0x45dc>
  403cb8:	b	403cc0 <ferror@plt+0x2600>
  403cbc:	mov	x0, #0x0                   	// #0
  403cc0:	str	x0, [x29, #56]
  403cc4:	ldr	x0, [x29, #56]
  403cc8:	cmp	x0, #0x0
  403ccc:	b.ne	403cd8 <ferror@plt+0x2618>  // b.any
  403cd0:	mov	w0, #0x0                   	// #0
  403cd4:	b	403ec0 <ferror@plt+0x2800>
  403cd8:	ldr	x0, [x29, #56]
  403cdc:	add	x0, x0, #0x8
  403ce0:	mov	x1, #0x1                   	// #1
  403ce4:	str	x1, [x0]
  403ce8:	str	xzr, [x29, #96]
  403cec:	mov	x0, #0x2                   	// #2
  403cf0:	str	x0, [x29, #104]
  403cf4:	b	403db4 <ferror@plt+0x26f4>
  403cf8:	ldr	x0, [x29, #104]
  403cfc:	sub	x0, x0, #0x1
  403d00:	ldr	x1, [x29, #32]
  403d04:	add	x0, x1, x0
  403d08:	ldrb	w0, [x0]
  403d0c:	strb	w0, [x29, #55]
  403d10:	ldr	x1, [x29, #32]
  403d14:	ldr	x0, [x29, #96]
  403d18:	add	x0, x1, x0
  403d1c:	ldrb	w0, [x0]
  403d20:	ldrb	w1, [x29, #55]
  403d24:	cmp	w1, w0
  403d28:	b.ne	403d5c <ferror@plt+0x269c>  // b.any
  403d2c:	ldr	x0, [x29, #96]
  403d30:	add	x0, x0, #0x1
  403d34:	str	x0, [x29, #96]
  403d38:	ldr	x0, [x29, #104]
  403d3c:	lsl	x0, x0, #3
  403d40:	ldr	x1, [x29, #56]
  403d44:	add	x0, x1, x0
  403d48:	ldr	x2, [x29, #104]
  403d4c:	ldr	x1, [x29, #96]
  403d50:	sub	x1, x2, x1
  403d54:	str	x1, [x0]
  403d58:	b	403da8 <ferror@plt+0x26e8>
  403d5c:	ldr	x0, [x29, #96]
  403d60:	cmp	x0, #0x0
  403d64:	b.ne	403d84 <ferror@plt+0x26c4>  // b.any
  403d68:	ldr	x0, [x29, #104]
  403d6c:	lsl	x0, x0, #3
  403d70:	ldr	x1, [x29, #56]
  403d74:	add	x0, x1, x0
  403d78:	ldr	x1, [x29, #104]
  403d7c:	str	x1, [x0]
  403d80:	b	403da8 <ferror@plt+0x26e8>
  403d84:	ldr	x0, [x29, #96]
  403d88:	lsl	x0, x0, #3
  403d8c:	ldr	x1, [x29, #56]
  403d90:	add	x0, x1, x0
  403d94:	ldr	x0, [x0]
  403d98:	ldr	x1, [x29, #96]
  403d9c:	sub	x0, x1, x0
  403da0:	str	x0, [x29, #96]
  403da4:	b	403d10 <ferror@plt+0x2650>
  403da8:	ldr	x0, [x29, #104]
  403dac:	add	x0, x0, #0x1
  403db0:	str	x0, [x29, #104]
  403db4:	ldr	x1, [x29, #104]
  403db8:	ldr	x0, [x29, #64]
  403dbc:	cmp	x1, x0
  403dc0:	b.cc	403cf8 <ferror@plt+0x2638>  // b.lo, b.ul, b.last
  403dc4:	ldr	x0, [x29, #16]
  403dc8:	str	xzr, [x0]
  403dcc:	str	xzr, [x29, #88]
  403dd0:	ldr	x0, [x29, #40]
  403dd4:	str	x0, [x29, #80]
  403dd8:	ldr	x0, [x29, #40]
  403ddc:	str	x0, [x29, #72]
  403de0:	b	403ea4 <ferror@plt+0x27e4>
  403de4:	ldr	x1, [x29, #32]
  403de8:	ldr	x0, [x29, #88]
  403dec:	add	x0, x1, x0
  403df0:	ldrb	w1, [x0]
  403df4:	ldr	x0, [x29, #72]
  403df8:	ldrb	w0, [x0]
  403dfc:	cmp	w1, w0
  403e00:	b.ne	403e3c <ferror@plt+0x277c>  // b.any
  403e04:	ldr	x0, [x29, #88]
  403e08:	add	x0, x0, #0x1
  403e0c:	str	x0, [x29, #88]
  403e10:	ldr	x0, [x29, #72]
  403e14:	add	x0, x0, #0x1
  403e18:	str	x0, [x29, #72]
  403e1c:	ldr	x1, [x29, #88]
  403e20:	ldr	x0, [x29, #64]
  403e24:	cmp	x1, x0
  403e28:	b.ne	403ea4 <ferror@plt+0x27e4>  // b.any
  403e2c:	ldr	x0, [x29, #16]
  403e30:	ldr	x1, [x29, #80]
  403e34:	str	x1, [x0]
  403e38:	b	403eb4 <ferror@plt+0x27f4>
  403e3c:	ldr	x0, [x29, #88]
  403e40:	cmp	x0, #0x0
  403e44:	b.eq	403e8c <ferror@plt+0x27cc>  // b.none
  403e48:	ldr	x0, [x29, #88]
  403e4c:	lsl	x0, x0, #3
  403e50:	ldr	x1, [x29, #56]
  403e54:	add	x0, x1, x0
  403e58:	ldr	x0, [x0]
  403e5c:	ldr	x1, [x29, #80]
  403e60:	add	x0, x1, x0
  403e64:	str	x0, [x29, #80]
  403e68:	ldr	x0, [x29, #88]
  403e6c:	lsl	x0, x0, #3
  403e70:	ldr	x1, [x29, #56]
  403e74:	add	x0, x1, x0
  403e78:	ldr	x0, [x0]
  403e7c:	ldr	x1, [x29, #88]
  403e80:	sub	x0, x1, x0
  403e84:	str	x0, [x29, #88]
  403e88:	b	403ea4 <ferror@plt+0x27e4>
  403e8c:	ldr	x0, [x29, #80]
  403e90:	add	x0, x0, #0x1
  403e94:	str	x0, [x29, #80]
  403e98:	ldr	x0, [x29, #72]
  403e9c:	add	x0, x0, #0x1
  403ea0:	str	x0, [x29, #72]
  403ea4:	ldr	x0, [x29, #72]
  403ea8:	ldrb	w0, [x0]
  403eac:	cmp	w0, #0x0
  403eb0:	b.ne	403de4 <ferror@plt+0x2724>  // b.any
  403eb4:	ldr	x0, [x29, #56]
  403eb8:	bl	405d20 <ferror@plt+0x4660>
  403ebc:	mov	w0, #0x1                   	// #1
  403ec0:	mov	sp, x29
  403ec4:	ldp	x29, x30, [sp], #112
  403ec8:	ret
  403ecc:	stp	x29, x30, [sp, #-304]!
  403ed0:	mov	x29, sp
  403ed4:	stp	x20, x21, [sp, #16]
  403ed8:	stp	x22, x23, [sp, #32]
  403edc:	str	x0, [x29, #72]
  403ee0:	str	x1, [x29, #64]
  403ee4:	str	x2, [x29, #56]
  403ee8:	ldr	x0, [x29, #64]
  403eec:	bl	405ed4 <ferror@plt+0x4814>
  403ef0:	str	x0, [x29, #256]
  403ef4:	mov	x0, #0x0                   	// #0
  403ef8:	ldr	x2, [x29, #256]
  403efc:	mov	x1, #0x38                  	// #56
  403f00:	mul	x3, x2, x1
  403f04:	umulh	x1, x2, x1
  403f08:	mov	x20, x3
  403f0c:	mov	x21, x1
  403f10:	mov	x22, x21
  403f14:	mov	x23, #0x0                   	// #0
  403f18:	cmp	x22, #0x0
  403f1c:	b.eq	403f24 <ferror@plt+0x2864>  // b.none
  403f20:	mov	x0, #0x1                   	// #1
  403f24:	cmp	x20, #0x0
  403f28:	b.ge	403f30 <ferror@plt+0x2870>  // b.tcont
  403f2c:	mov	x0, #0x1                   	// #1
  403f30:	and	w0, w0, #0x1
  403f34:	and	w0, w0, #0xff
  403f38:	cmp	w0, #0x0
  403f3c:	b.ne	403fbc <ferror@plt+0x28fc>  // b.any
  403f40:	ldr	x1, [x29, #256]
  403f44:	mov	x0, x1
  403f48:	lsl	x0, x0, #3
  403f4c:	sub	x0, x0, x1
  403f50:	lsl	x0, x0, #3
  403f54:	cmp	x0, #0xfa0
  403f58:	b.hi	403fa0 <ferror@plt+0x28e0>  // b.pmore
  403f5c:	ldr	x1, [x29, #256]
  403f60:	mov	x0, x1
  403f64:	lsl	x0, x0, #3
  403f68:	sub	x0, x0, x1
  403f6c:	lsl	x0, x0, #3
  403f70:	add	x0, x0, #0x1f
  403f74:	add	x0, x0, #0xf
  403f78:	lsr	x0, x0, #4
  403f7c:	lsl	x0, x0, #4
  403f80:	sub	sp, sp, x0
  403f84:	mov	x0, sp
  403f88:	add	x0, x0, #0xf
  403f8c:	lsr	x0, x0, #4
  403f90:	lsl	x0, x0, #4
  403f94:	add	x0, x0, #0x1f
  403f98:	and	x0, x0, #0xffffffffffffffe0
  403f9c:	b	403fc0 <ferror@plt+0x2900>
  403fa0:	ldr	x1, [x29, #256]
  403fa4:	mov	x0, x1
  403fa8:	lsl	x0, x0, #3
  403fac:	sub	x0, x0, x1
  403fb0:	lsl	x0, x0, #3
  403fb4:	bl	405c9c <ferror@plt+0x45dc>
  403fb8:	b	403fc0 <ferror@plt+0x2900>
  403fbc:	mov	x0, #0x0                   	// #0
  403fc0:	str	x0, [x29, #248]
  403fc4:	ldr	x0, [x29, #248]
  403fc8:	cmp	x0, #0x0
  403fcc:	b.ne	403fd8 <ferror@plt+0x2918>  // b.any
  403fd0:	mov	w0, #0x0                   	// #0
  403fd4:	b	4045c4 <ferror@plt+0x2f04>
  403fd8:	ldr	x0, [x29, #248]
  403fdc:	str	x0, [x29, #240]
  403fe0:	ldr	x1, [x29, #256]
  403fe4:	mov	x0, x1
  403fe8:	lsl	x0, x0, #1
  403fec:	add	x0, x0, x1
  403ff0:	lsl	x0, x0, #4
  403ff4:	mov	x1, x0
  403ff8:	ldr	x0, [x29, #240]
  403ffc:	add	x0, x0, x1
  404000:	str	x0, [x29, #232]
  404004:	ldr	x0, [x29, #232]
  404008:	str	x0, [x29, #224]
  40400c:	str	xzr, [x29, #296]
  404010:	ldr	x0, [x29, #64]
  404014:	str	x0, [x29, #168]
  404018:	strb	wzr, [x29, #152]
  40401c:	add	x0, x29, #0x98
  404020:	add	x0, x0, #0x4
  404024:	mov	x2, #0x8                   	// #8
  404028:	mov	w1, #0x0                   	// #0
  40402c:	bl	4014b0 <memset@plt>
  404030:	strb	wzr, [x29, #164]
  404034:	b	40408c <ferror@plt+0x29cc>
  404038:	ldr	x1, [x29, #296]
  40403c:	mov	x0, x1
  404040:	lsl	x0, x0, #1
  404044:	add	x0, x0, x1
  404048:	lsl	x0, x0, #4
  40404c:	mov	x1, x0
  404050:	ldr	x0, [x29, #240]
  404054:	add	x2, x0, x1
  404058:	add	x0, x29, #0x98
  40405c:	add	x0, x0, #0x10
  404060:	mov	x1, x0
  404064:	mov	x0, x2
  404068:	bl	405dcc <ferror@plt+0x470c>
  40406c:	ldr	x1, [x29, #168]
  404070:	ldr	x0, [x29, #176]
  404074:	add	x0, x1, x0
  404078:	str	x0, [x29, #168]
  40407c:	strb	wzr, [x29, #164]
  404080:	ldr	x0, [x29, #296]
  404084:	add	x0, x0, #0x1
  404088:	str	x0, [x29, #296]
  40408c:	add	x0, x29, #0x98
  404090:	bl	404cbc <ferror@plt+0x35fc>
  404094:	ldrb	w0, [x29, #184]
  404098:	eor	w0, w0, #0x1
  40409c:	and	w0, w0, #0xff
  4040a0:	cmp	w0, #0x0
  4040a4:	b.ne	4040b4 <ferror@plt+0x29f4>  // b.any
  4040a8:	ldr	w0, [x29, #188]
  4040ac:	cmp	w0, #0x0
  4040b0:	b.eq	4040bc <ferror@plt+0x29fc>  // b.none
  4040b4:	mov	w0, #0x1                   	// #1
  4040b8:	b	4040c0 <ferror@plt+0x2a00>
  4040bc:	mov	w0, #0x0                   	// #0
  4040c0:	cmp	w0, #0x0
  4040c4:	b.ne	404038 <ferror@plt+0x2978>  // b.any
  4040c8:	ldr	x0, [x29, #224]
  4040cc:	add	x0, x0, #0x8
  4040d0:	mov	x1, #0x1                   	// #1
  4040d4:	str	x1, [x0]
  4040d8:	str	xzr, [x29, #280]
  4040dc:	mov	x0, #0x2                   	// #2
  4040e0:	str	x0, [x29, #288]
  4040e4:	b	4042a4 <ferror@plt+0x2be4>
  4040e8:	ldr	x1, [x29, #288]
  4040ec:	mov	x0, x1
  4040f0:	lsl	x0, x0, #1
  4040f4:	add	x0, x0, x1
  4040f8:	lsl	x0, x0, #4
  4040fc:	sub	x0, x0, #0x30
  404100:	ldr	x1, [x29, #240]
  404104:	add	x0, x1, x0
  404108:	str	x0, [x29, #216]
  40410c:	ldr	x0, [x29, #216]
  404110:	ldrb	w0, [x0, #16]
  404114:	cmp	w0, #0x0
  404118:	b.eq	404184 <ferror@plt+0x2ac4>  // b.none
  40411c:	ldr	x1, [x29, #280]
  404120:	mov	x0, x1
  404124:	lsl	x0, x0, #1
  404128:	add	x0, x0, x1
  40412c:	lsl	x0, x0, #4
  404130:	mov	x1, x0
  404134:	ldr	x0, [x29, #240]
  404138:	add	x0, x0, x1
  40413c:	ldrb	w0, [x0, #16]
  404140:	cmp	w0, #0x0
  404144:	b.eq	404184 <ferror@plt+0x2ac4>  // b.none
  404148:	ldr	x0, [x29, #216]
  40414c:	ldr	w2, [x0, #20]
  404150:	ldr	x1, [x29, #280]
  404154:	mov	x0, x1
  404158:	lsl	x0, x0, #1
  40415c:	add	x0, x0, x1
  404160:	lsl	x0, x0, #4
  404164:	mov	x1, x0
  404168:	ldr	x0, [x29, #240]
  40416c:	add	x0, x0, x1
  404170:	ldr	w0, [x0, #20]
  404174:	cmp	w2, w0
  404178:	cset	w0, eq  // eq = none
  40417c:	and	w0, w0, #0xff
  404180:	b	404214 <ferror@plt+0x2b54>
  404184:	ldr	x0, [x29, #216]
  404188:	ldr	x2, [x0, #8]
  40418c:	ldr	x1, [x29, #280]
  404190:	mov	x0, x1
  404194:	lsl	x0, x0, #1
  404198:	add	x0, x0, x1
  40419c:	lsl	x0, x0, #4
  4041a0:	mov	x1, x0
  4041a4:	ldr	x0, [x29, #240]
  4041a8:	add	x0, x0, x1
  4041ac:	ldr	x0, [x0, #8]
  4041b0:	cmp	x2, x0
  4041b4:	b.ne	404208 <ferror@plt+0x2b48>  // b.any
  4041b8:	ldr	x0, [x29, #216]
  4041bc:	ldr	x3, [x0]
  4041c0:	ldr	x1, [x29, #280]
  4041c4:	mov	x0, x1
  4041c8:	lsl	x0, x0, #1
  4041cc:	add	x0, x0, x1
  4041d0:	lsl	x0, x0, #4
  4041d4:	mov	x1, x0
  4041d8:	ldr	x0, [x29, #240]
  4041dc:	add	x0, x0, x1
  4041e0:	ldr	x1, [x0]
  4041e4:	ldr	x0, [x29, #216]
  4041e8:	ldr	x0, [x0, #8]
  4041ec:	mov	x2, x0
  4041f0:	mov	x0, x3
  4041f4:	bl	401530 <memcmp@plt>
  4041f8:	cmp	w0, #0x0
  4041fc:	b.ne	404208 <ferror@plt+0x2b48>  // b.any
  404200:	mov	w0, #0x1                   	// #1
  404204:	b	40420c <ferror@plt+0x2b4c>
  404208:	mov	w0, #0x0                   	// #0
  40420c:	and	w0, w0, #0x1
  404210:	and	w0, w0, #0xff
  404214:	cmp	w0, #0x0
  404218:	b.eq	40424c <ferror@plt+0x2b8c>  // b.none
  40421c:	ldr	x0, [x29, #280]
  404220:	add	x0, x0, #0x1
  404224:	str	x0, [x29, #280]
  404228:	ldr	x0, [x29, #288]
  40422c:	lsl	x0, x0, #3
  404230:	ldr	x1, [x29, #224]
  404234:	add	x0, x1, x0
  404238:	ldr	x2, [x29, #288]
  40423c:	ldr	x1, [x29, #280]
  404240:	sub	x1, x2, x1
  404244:	str	x1, [x0]
  404248:	b	404298 <ferror@plt+0x2bd8>
  40424c:	ldr	x0, [x29, #280]
  404250:	cmp	x0, #0x0
  404254:	b.ne	404274 <ferror@plt+0x2bb4>  // b.any
  404258:	ldr	x0, [x29, #288]
  40425c:	lsl	x0, x0, #3
  404260:	ldr	x1, [x29, #224]
  404264:	add	x0, x1, x0
  404268:	ldr	x1, [x29, #288]
  40426c:	str	x1, [x0]
  404270:	b	404298 <ferror@plt+0x2bd8>
  404274:	ldr	x0, [x29, #280]
  404278:	lsl	x0, x0, #3
  40427c:	ldr	x1, [x29, #224]
  404280:	add	x0, x1, x0
  404284:	ldr	x0, [x0]
  404288:	ldr	x1, [x29, #280]
  40428c:	sub	x0, x1, x0
  404290:	str	x0, [x29, #280]
  404294:	b	40410c <ferror@plt+0x2a4c>
  404298:	ldr	x0, [x29, #288]
  40429c:	add	x0, x0, #0x1
  4042a0:	str	x0, [x29, #288]
  4042a4:	ldr	x1, [x29, #288]
  4042a8:	ldr	x0, [x29, #256]
  4042ac:	cmp	x1, x0
  4042b0:	b.cc	4040e8 <ferror@plt+0x2a28>  // b.lo, b.ul, b.last
  4042b4:	ldr	x0, [x29, #56]
  4042b8:	str	xzr, [x0]
  4042bc:	str	xzr, [x29, #272]
  4042c0:	ldr	x0, [x29, #72]
  4042c4:	str	x0, [x29, #104]
  4042c8:	strb	wzr, [x29, #88]
  4042cc:	add	x0, x29, #0x58
  4042d0:	add	x0, x0, #0x4
  4042d4:	mov	x2, #0x8                   	// #8
  4042d8:	mov	w1, #0x0                   	// #0
  4042dc:	bl	4014b0 <memset@plt>
  4042e0:	strb	wzr, [x29, #100]
  4042e4:	ldr	x0, [x29, #72]
  4042e8:	str	x0, [x29, #168]
  4042ec:	strb	wzr, [x29, #152]
  4042f0:	add	x0, x29, #0x98
  4042f4:	add	x0, x0, #0x4
  4042f8:	mov	x2, #0x8                   	// #8
  4042fc:	mov	w1, #0x0                   	// #0
  404300:	bl	4014b0 <memset@plt>
  404304:	strb	wzr, [x29, #164]
  404308:	b	40457c <ferror@plt+0x2ebc>
  40430c:	ldr	x1, [x29, #272]
  404310:	mov	x0, x1
  404314:	lsl	x0, x0, #1
  404318:	add	x0, x0, x1
  40431c:	lsl	x0, x0, #4
  404320:	mov	x1, x0
  404324:	ldr	x0, [x29, #240]
  404328:	add	x0, x0, x1
  40432c:	ldrb	w0, [x0, #16]
  404330:	cmp	w0, #0x0
  404334:	b.eq	40437c <ferror@plt+0x2cbc>  // b.none
  404338:	ldrb	w0, [x29, #184]
  40433c:	cmp	w0, #0x0
  404340:	b.eq	40437c <ferror@plt+0x2cbc>  // b.none
  404344:	ldr	x1, [x29, #272]
  404348:	mov	x0, x1
  40434c:	lsl	x0, x0, #1
  404350:	add	x0, x0, x1
  404354:	lsl	x0, x0, #4
  404358:	mov	x1, x0
  40435c:	ldr	x0, [x29, #240]
  404360:	add	x0, x0, x1
  404364:	ldr	w1, [x0, #20]
  404368:	ldr	w0, [x29, #188]
  40436c:	cmp	w1, w0
  404370:	cset	w0, eq  // eq = none
  404374:	and	w0, w0, #0xff
  404378:	b	404424 <ferror@plt+0x2d64>
  40437c:	ldr	x1, [x29, #272]
  404380:	mov	x0, x1
  404384:	lsl	x0, x0, #1
  404388:	add	x0, x0, x1
  40438c:	lsl	x0, x0, #4
  404390:	mov	x1, x0
  404394:	ldr	x0, [x29, #240]
  404398:	add	x0, x0, x1
  40439c:	ldr	x1, [x0, #8]
  4043a0:	ldr	x0, [x29, #176]
  4043a4:	cmp	x1, x0
  4043a8:	b.ne	404418 <ferror@plt+0x2d58>  // b.any
  4043ac:	ldr	x1, [x29, #272]
  4043b0:	mov	x0, x1
  4043b4:	lsl	x0, x0, #1
  4043b8:	add	x0, x0, x1
  4043bc:	lsl	x0, x0, #4
  4043c0:	mov	x1, x0
  4043c4:	ldr	x0, [x29, #240]
  4043c8:	add	x0, x0, x1
  4043cc:	ldr	x3, [x0]
  4043d0:	ldr	x4, [x29, #168]
  4043d4:	ldr	x1, [x29, #272]
  4043d8:	mov	x0, x1
  4043dc:	lsl	x0, x0, #1
  4043e0:	add	x0, x0, x1
  4043e4:	lsl	x0, x0, #4
  4043e8:	mov	x1, x0
  4043ec:	ldr	x0, [x29, #240]
  4043f0:	add	x0, x0, x1
  4043f4:	ldr	x0, [x0, #8]
  4043f8:	mov	x2, x0
  4043fc:	mov	x1, x4
  404400:	mov	x0, x3
  404404:	bl	401530 <memcmp@plt>
  404408:	cmp	w0, #0x0
  40440c:	b.ne	404418 <ferror@plt+0x2d58>  // b.any
  404410:	mov	w0, #0x1                   	// #1
  404414:	b	40441c <ferror@plt+0x2d5c>
  404418:	mov	w0, #0x0                   	// #0
  40441c:	and	w0, w0, #0x1
  404420:	and	w0, w0, #0xff
  404424:	cmp	w0, #0x0
  404428:	b.eq	40446c <ferror@plt+0x2dac>  // b.none
  40442c:	ldr	x0, [x29, #272]
  404430:	add	x0, x0, #0x1
  404434:	str	x0, [x29, #272]
  404438:	ldr	x1, [x29, #168]
  40443c:	ldr	x0, [x29, #176]
  404440:	add	x0, x1, x0
  404444:	str	x0, [x29, #168]
  404448:	strb	wzr, [x29, #164]
  40444c:	ldr	x1, [x29, #272]
  404450:	ldr	x0, [x29, #256]
  404454:	cmp	x1, x0
  404458:	b.ne	40457c <ferror@plt+0x2ebc>  // b.any
  40445c:	ldr	x1, [x29, #104]
  404460:	ldr	x0, [x29, #56]
  404464:	str	x1, [x0]
  404468:	b	4045b8 <ferror@plt+0x2ef8>
  40446c:	ldr	x0, [x29, #272]
  404470:	cmp	x0, #0x0
  404474:	b.eq	404514 <ferror@plt+0x2e54>  // b.none
  404478:	ldr	x0, [x29, #272]
  40447c:	lsl	x0, x0, #3
  404480:	ldr	x1, [x29, #224]
  404484:	add	x0, x1, x0
  404488:	ldr	x0, [x0]
  40448c:	str	x0, [x29, #264]
  404490:	ldr	x1, [x29, #272]
  404494:	ldr	x0, [x29, #264]
  404498:	sub	x0, x1, x0
  40449c:	str	x0, [x29, #272]
  4044a0:	b	404504 <ferror@plt+0x2e44>
  4044a4:	add	x0, x29, #0x58
  4044a8:	bl	404cbc <ferror@plt+0x35fc>
  4044ac:	ldrb	w0, [x29, #120]
  4044b0:	eor	w0, w0, #0x1
  4044b4:	and	w0, w0, #0xff
  4044b8:	cmp	w0, #0x0
  4044bc:	b.ne	4044cc <ferror@plt+0x2e0c>  // b.any
  4044c0:	ldr	w0, [x29, #124]
  4044c4:	cmp	w0, #0x0
  4044c8:	b.eq	4044d4 <ferror@plt+0x2e14>  // b.none
  4044cc:	mov	w0, #0x1                   	// #1
  4044d0:	b	4044d8 <ferror@plt+0x2e18>
  4044d4:	mov	w0, #0x0                   	// #0
  4044d8:	cmp	w0, #0x0
  4044dc:	b.ne	4044e4 <ferror@plt+0x2e24>  // b.any
  4044e0:	bl	401510 <abort@plt>
  4044e4:	ldr	x1, [x29, #104]
  4044e8:	ldr	x0, [x29, #112]
  4044ec:	add	x0, x1, x0
  4044f0:	str	x0, [x29, #104]
  4044f4:	strb	wzr, [x29, #100]
  4044f8:	ldr	x0, [x29, #264]
  4044fc:	sub	x0, x0, #0x1
  404500:	str	x0, [x29, #264]
  404504:	ldr	x0, [x29, #264]
  404508:	cmp	x0, #0x0
  40450c:	b.ne	4044a4 <ferror@plt+0x2de4>  // b.any
  404510:	b	40457c <ferror@plt+0x2ebc>
  404514:	add	x0, x29, #0x58
  404518:	bl	404cbc <ferror@plt+0x35fc>
  40451c:	ldrb	w0, [x29, #120]
  404520:	eor	w0, w0, #0x1
  404524:	and	w0, w0, #0xff
  404528:	cmp	w0, #0x0
  40452c:	b.ne	40453c <ferror@plt+0x2e7c>  // b.any
  404530:	ldr	w0, [x29, #124]
  404534:	cmp	w0, #0x0
  404538:	b.eq	404544 <ferror@plt+0x2e84>  // b.none
  40453c:	mov	w0, #0x1                   	// #1
  404540:	b	404548 <ferror@plt+0x2e88>
  404544:	mov	w0, #0x0                   	// #0
  404548:	cmp	w0, #0x0
  40454c:	b.ne	404554 <ferror@plt+0x2e94>  // b.any
  404550:	bl	401510 <abort@plt>
  404554:	ldr	x1, [x29, #104]
  404558:	ldr	x0, [x29, #112]
  40455c:	add	x0, x1, x0
  404560:	str	x0, [x29, #104]
  404564:	strb	wzr, [x29, #100]
  404568:	ldr	x1, [x29, #168]
  40456c:	ldr	x0, [x29, #176]
  404570:	add	x0, x1, x0
  404574:	str	x0, [x29, #168]
  404578:	strb	wzr, [x29, #164]
  40457c:	add	x0, x29, #0x98
  404580:	bl	404cbc <ferror@plt+0x35fc>
  404584:	ldrb	w0, [x29, #184]
  404588:	eor	w0, w0, #0x1
  40458c:	and	w0, w0, #0xff
  404590:	cmp	w0, #0x0
  404594:	b.ne	4045a4 <ferror@plt+0x2ee4>  // b.any
  404598:	ldr	w0, [x29, #188]
  40459c:	cmp	w0, #0x0
  4045a0:	b.eq	4045ac <ferror@plt+0x2eec>  // b.none
  4045a4:	mov	w0, #0x1                   	// #1
  4045a8:	b	4045b0 <ferror@plt+0x2ef0>
  4045ac:	mov	w0, #0x0                   	// #0
  4045b0:	cmp	w0, #0x0
  4045b4:	b.ne	40430c <ferror@plt+0x2c4c>  // b.any
  4045b8:	ldr	x0, [x29, #248]
  4045bc:	bl	405d20 <ferror@plt+0x4660>
  4045c0:	mov	w0, #0x1                   	// #1
  4045c4:	mov	sp, x29
  4045c8:	ldp	x20, x21, [sp, #16]
  4045cc:	ldp	x22, x23, [sp, #32]
  4045d0:	ldp	x29, x30, [sp], #304
  4045d4:	ret
  4045d8:	stp	x29, x30, [sp, #-496]!
  4045dc:	mov	x29, sp
  4045e0:	str	x19, [sp, #16]
  4045e4:	str	x0, [sp, #40]
  4045e8:	str	x1, [sp, #32]
  4045ec:	bl	4015c0 <__ctype_get_mb_cur_max@plt>
  4045f0:	cmp	x0, #0x1
  4045f4:	b.ls	404ab4 <ferror@plt+0x33f4>  // b.plast
  4045f8:	ldr	x0, [sp, #32]
  4045fc:	str	x0, [sp, #72]
  404600:	strb	wzr, [sp, #56]
  404604:	add	x0, sp, #0x38
  404608:	add	x0, x0, #0x4
  40460c:	mov	x2, #0x8                   	// #8
  404610:	mov	w1, #0x0                   	// #0
  404614:	bl	4014b0 <memset@plt>
  404618:	strb	wzr, [sp, #68]
  40461c:	add	x0, sp, #0x38
  404620:	bl	404cbc <ferror@plt+0x35fc>
  404624:	ldrb	w0, [sp, #88]
  404628:	eor	w0, w0, #0x1
  40462c:	and	w0, w0, #0xff
  404630:	cmp	w0, #0x0
  404634:	b.ne	404644 <ferror@plt+0x2f84>  // b.any
  404638:	ldr	w0, [sp, #92]
  40463c:	cmp	w0, #0x0
  404640:	b.eq	40464c <ferror@plt+0x2f8c>  // b.none
  404644:	mov	w0, #0x1                   	// #1
  404648:	b	404650 <ferror@plt+0x2f90>
  40464c:	mov	w0, #0x0                   	// #0
  404650:	cmp	w0, #0x0
  404654:	b.eq	404aac <ferror@plt+0x33ec>  // b.none
  404658:	mov	w0, #0x1                   	// #1
  40465c:	strb	w0, [sp, #495]
  404660:	str	xzr, [sp, #480]
  404664:	str	xzr, [sp, #472]
  404668:	str	xzr, [sp, #464]
  40466c:	ldr	x0, [sp, #32]
  404670:	str	x0, [sp, #136]
  404674:	strb	wzr, [sp, #120]
  404678:	add	x0, sp, #0x78
  40467c:	add	x0, x0, #0x4
  404680:	mov	x2, #0x8                   	// #8
  404684:	mov	w1, #0x0                   	// #0
  404688:	bl	4014b0 <memset@plt>
  40468c:	strb	wzr, [sp, #132]
  404690:	ldr	x0, [sp, #40]
  404694:	str	x0, [sp, #200]
  404698:	strb	wzr, [sp, #184]
  40469c:	add	x0, sp, #0xb8
  4046a0:	add	x0, x0, #0x4
  4046a4:	mov	x2, #0x8                   	// #8
  4046a8:	mov	w1, #0x0                   	// #0
  4046ac:	bl	4014b0 <memset@plt>
  4046b0:	strb	wzr, [sp, #196]
  4046b4:	add	x0, sp, #0xb8
  4046b8:	bl	404cbc <ferror@plt+0x35fc>
  4046bc:	ldrb	w0, [sp, #216]
  4046c0:	eor	w0, w0, #0x1
  4046c4:	and	w0, w0, #0xff
  4046c8:	cmp	w0, #0x0
  4046cc:	b.ne	4046dc <ferror@plt+0x301c>  // b.any
  4046d0:	ldr	w0, [sp, #220]
  4046d4:	cmp	w0, #0x0
  4046d8:	b.eq	4046e4 <ferror@plt+0x3024>  // b.none
  4046dc:	mov	w0, #0x1                   	// #1
  4046e0:	b	4046e8 <ferror@plt+0x3028>
  4046e4:	mov	w0, #0x0                   	// #0
  4046e8:	cmp	w0, #0x0
  4046ec:	b.ne	4046f8 <ferror@plt+0x3038>  // b.any
  4046f0:	mov	x0, #0x0                   	// #0
  4046f4:	b	404cb0 <ferror@plt+0x35f0>
  4046f8:	ldrb	w0, [sp, #495]
  4046fc:	cmp	w0, #0x0
  404700:	b.eq	40481c <ferror@plt+0x315c>  // b.none
  404704:	ldr	x0, [sp, #480]
  404708:	cmp	x0, #0x9
  40470c:	b.ls	40481c <ferror@plt+0x315c>  // b.plast
  404710:	ldr	x1, [sp, #480]
  404714:	mov	x0, x1
  404718:	lsl	x0, x0, #2
  40471c:	add	x0, x0, x1
  404720:	ldr	x1, [sp, #472]
  404724:	cmp	x1, x0
  404728:	b.cc	40481c <ferror@plt+0x315c>  // b.lo, b.ul, b.last
  40472c:	ldr	x1, [sp, #472]
  404730:	ldr	x0, [sp, #464]
  404734:	sub	x0, x1, x0
  404738:	str	x0, [sp, #456]
  40473c:	b	404760 <ferror@plt+0x30a0>
  404740:	ldr	x1, [sp, #136]
  404744:	ldr	x0, [sp, #144]
  404748:	add	x0, x1, x0
  40474c:	str	x0, [sp, #136]
  404750:	strb	wzr, [sp, #132]
  404754:	ldr	x0, [sp, #456]
  404758:	sub	x0, x0, #0x1
  40475c:	str	x0, [sp, #456]
  404760:	ldr	x0, [sp, #456]
  404764:	cmp	x0, #0x0
  404768:	b.eq	4047a8 <ferror@plt+0x30e8>  // b.none
  40476c:	add	x0, sp, #0x78
  404770:	bl	404cbc <ferror@plt+0x35fc>
  404774:	ldrb	w0, [sp, #152]
  404778:	eor	w0, w0, #0x1
  40477c:	and	w0, w0, #0xff
  404780:	cmp	w0, #0x0
  404784:	b.ne	404794 <ferror@plt+0x30d4>  // b.any
  404788:	ldr	w0, [sp, #156]
  40478c:	cmp	w0, #0x0
  404790:	b.eq	40479c <ferror@plt+0x30dc>  // b.none
  404794:	mov	w0, #0x1                   	// #1
  404798:	b	4047a0 <ferror@plt+0x30e0>
  40479c:	mov	w0, #0x0                   	// #0
  4047a0:	cmp	w0, #0x0
  4047a4:	b.ne	404740 <ferror@plt+0x3080>  // b.any
  4047a8:	ldr	x0, [sp, #472]
  4047ac:	str	x0, [sp, #464]
  4047b0:	add	x0, sp, #0x78
  4047b4:	bl	404cbc <ferror@plt+0x35fc>
  4047b8:	ldrb	w0, [sp, #152]
  4047bc:	eor	w0, w0, #0x1
  4047c0:	and	w0, w0, #0xff
  4047c4:	cmp	w0, #0x0
  4047c8:	b.ne	4047d8 <ferror@plt+0x3118>  // b.any
  4047cc:	ldr	w0, [sp, #156]
  4047d0:	cmp	w0, #0x0
  4047d4:	b.eq	4047e0 <ferror@plt+0x3120>  // b.none
  4047d8:	mov	w0, #0x1                   	// #1
  4047dc:	b	4047e4 <ferror@plt+0x3124>
  4047e0:	mov	w0, #0x0                   	// #0
  4047e4:	cmp	w0, #0x0
  4047e8:	b.ne	40481c <ferror@plt+0x315c>  // b.any
  4047ec:	add	x0, sp, #0x180
  4047f0:	mov	x2, x0
  4047f4:	ldr	x1, [sp, #32]
  4047f8:	ldr	x0, [sp, #40]
  4047fc:	bl	403ecc <ferror@plt+0x280c>
  404800:	strb	w0, [sp, #397]
  404804:	ldrb	w0, [sp, #397]
  404808:	cmp	w0, #0x0
  40480c:	b.eq	404818 <ferror@plt+0x3158>  // b.none
  404810:	ldr	x0, [sp, #384]
  404814:	b	404cb0 <ferror@plt+0x35f0>
  404818:	strb	wzr, [sp, #495]
  40481c:	ldr	x0, [sp, #480]
  404820:	add	x0, x0, #0x1
  404824:	str	x0, [sp, #480]
  404828:	ldr	x0, [sp, #472]
  40482c:	add	x0, x0, #0x1
  404830:	str	x0, [sp, #472]
  404834:	ldrb	w0, [sp, #216]
  404838:	cmp	w0, #0x0
  40483c:	b.eq	404864 <ferror@plt+0x31a4>  // b.none
  404840:	ldrb	w0, [sp, #88]
  404844:	cmp	w0, #0x0
  404848:	b.eq	404864 <ferror@plt+0x31a4>  // b.none
  40484c:	ldr	w1, [sp, #220]
  404850:	ldr	w0, [sp, #92]
  404854:	cmp	w1, w0
  404858:	cset	w0, eq  // eq = none
  40485c:	and	w0, w0, #0xff
  404860:	b	4048a0 <ferror@plt+0x31e0>
  404864:	ldr	x1, [sp, #208]
  404868:	ldr	x0, [sp, #80]
  40486c:	cmp	x1, x0
  404870:	b.ne	404894 <ferror@plt+0x31d4>  // b.any
  404874:	ldr	x0, [sp, #200]
  404878:	ldr	x1, [sp, #72]
  40487c:	ldr	x2, [sp, #208]
  404880:	bl	401530 <memcmp@plt>
  404884:	cmp	w0, #0x0
  404888:	b.ne	404894 <ferror@plt+0x31d4>  // b.any
  40488c:	mov	w0, #0x1                   	// #1
  404890:	b	404898 <ferror@plt+0x31d8>
  404894:	mov	w0, #0x0                   	// #0
  404898:	and	w0, w0, #0x1
  40489c:	and	w0, w0, #0xff
  4048a0:	cmp	w0, #0x0
  4048a4:	b.eq	404a94 <ferror@plt+0x33d4>  // b.none
  4048a8:	add	x0, sp, #0xf8
  4048ac:	add	x1, sp, #0xb8
  4048b0:	ldp	x2, x3, [x1]
  4048b4:	stp	x2, x3, [x0]
  4048b8:	ldp	x2, x3, [x1, #16]
  4048bc:	stp	x2, x3, [x0, #16]
  4048c0:	ldp	x2, x3, [x1, #32]
  4048c4:	stp	x2, x3, [x0, #32]
  4048c8:	ldp	x2, x3, [x1, #48]
  4048cc:	stp	x2, x3, [x0, #48]
  4048d0:	ldr	x1, [sp, #264]
  4048d4:	ldr	x0, [sp, #272]
  4048d8:	add	x0, x1, x0
  4048dc:	str	x0, [sp, #264]
  4048e0:	strb	wzr, [sp, #260]
  4048e4:	ldr	x0, [sp, #32]
  4048e8:	str	x0, [sp, #328]
  4048ec:	strb	wzr, [sp, #312]
  4048f0:	add	x0, sp, #0x138
  4048f4:	add	x0, x0, #0x4
  4048f8:	mov	x2, #0x8                   	// #8
  4048fc:	mov	w1, #0x0                   	// #0
  404900:	bl	4014b0 <memset@plt>
  404904:	strb	wzr, [sp, #324]
  404908:	add	x0, sp, #0x138
  40490c:	bl	404cbc <ferror@plt+0x35fc>
  404910:	ldrb	w0, [sp, #344]
  404914:	eor	w0, w0, #0x1
  404918:	and	w0, w0, #0xff
  40491c:	cmp	w0, #0x0
  404920:	b.ne	404930 <ferror@plt+0x3270>  // b.any
  404924:	ldr	w0, [sp, #348]
  404928:	cmp	w0, #0x0
  40492c:	b.eq	404938 <ferror@plt+0x3278>  // b.none
  404930:	mov	w0, #0x1                   	// #1
  404934:	b	40493c <ferror@plt+0x327c>
  404938:	mov	w0, #0x0                   	// #0
  40493c:	cmp	w0, #0x0
  404940:	b.ne	404948 <ferror@plt+0x3288>  // b.any
  404944:	bl	401510 <abort@plt>
  404948:	ldr	x1, [sp, #328]
  40494c:	ldr	x0, [sp, #336]
  404950:	add	x0, x1, x0
  404954:	str	x0, [sp, #328]
  404958:	strb	wzr, [sp, #324]
  40495c:	add	x0, sp, #0x138
  404960:	bl	404cbc <ferror@plt+0x35fc>
  404964:	ldrb	w0, [sp, #344]
  404968:	eor	w0, w0, #0x1
  40496c:	and	w0, w0, #0xff
  404970:	cmp	w0, #0x0
  404974:	b.ne	404984 <ferror@plt+0x32c4>  // b.any
  404978:	ldr	w0, [sp, #348]
  40497c:	cmp	w0, #0x0
  404980:	b.eq	40498c <ferror@plt+0x32cc>  // b.none
  404984:	mov	w0, #0x1                   	// #1
  404988:	b	404990 <ferror@plt+0x32d0>
  40498c:	mov	w0, #0x0                   	// #0
  404990:	cmp	w0, #0x0
  404994:	b.ne	4049a0 <ferror@plt+0x32e0>  // b.any
  404998:	ldr	x0, [sp, #200]
  40499c:	b	404cb0 <ferror@plt+0x35f0>
  4049a0:	add	x0, sp, #0xf8
  4049a4:	bl	404cbc <ferror@plt+0x35fc>
  4049a8:	ldrb	w0, [sp, #280]
  4049ac:	eor	w0, w0, #0x1
  4049b0:	and	w0, w0, #0xff
  4049b4:	cmp	w0, #0x0
  4049b8:	b.ne	4049c8 <ferror@plt+0x3308>  // b.any
  4049bc:	ldr	w0, [sp, #284]
  4049c0:	cmp	w0, #0x0
  4049c4:	b.eq	4049d0 <ferror@plt+0x3310>  // b.none
  4049c8:	mov	w0, #0x1                   	// #1
  4049cc:	b	4049d4 <ferror@plt+0x3314>
  4049d0:	mov	w0, #0x0                   	// #0
  4049d4:	cmp	w0, #0x0
  4049d8:	b.ne	4049e4 <ferror@plt+0x3324>  // b.any
  4049dc:	mov	x0, #0x0                   	// #0
  4049e0:	b	404cb0 <ferror@plt+0x35f0>
  4049e4:	ldr	x0, [sp, #472]
  4049e8:	add	x0, x0, #0x1
  4049ec:	str	x0, [sp, #472]
  4049f0:	ldrb	w0, [sp, #280]
  4049f4:	cmp	w0, #0x0
  4049f8:	b.eq	404a20 <ferror@plt+0x3360>  // b.none
  4049fc:	ldrb	w0, [sp, #344]
  404a00:	cmp	w0, #0x0
  404a04:	b.eq	404a20 <ferror@plt+0x3360>  // b.none
  404a08:	ldr	w1, [sp, #284]
  404a0c:	ldr	w0, [sp, #348]
  404a10:	cmp	w1, w0
  404a14:	cset	w0, ne  // ne = any
  404a18:	and	w0, w0, #0xff
  404a1c:	b	404a5c <ferror@plt+0x339c>
  404a20:	ldr	x1, [sp, #272]
  404a24:	ldr	x0, [sp, #336]
  404a28:	cmp	x1, x0
  404a2c:	b.ne	404a48 <ferror@plt+0x3388>  // b.any
  404a30:	ldr	x0, [sp, #264]
  404a34:	ldr	x1, [sp, #328]
  404a38:	ldr	x2, [sp, #272]
  404a3c:	bl	401530 <memcmp@plt>
  404a40:	cmp	w0, #0x0
  404a44:	b.eq	404a50 <ferror@plt+0x3390>  // b.none
  404a48:	mov	w0, #0x1                   	// #1
  404a4c:	b	404a54 <ferror@plt+0x3394>
  404a50:	mov	w0, #0x0                   	// #0
  404a54:	and	w0, w0, #0x1
  404a58:	and	w0, w0, #0xff
  404a5c:	cmp	w0, #0x0
  404a60:	b.ne	404a90 <ferror@plt+0x33d0>  // b.any
  404a64:	ldr	x1, [sp, #264]
  404a68:	ldr	x0, [sp, #272]
  404a6c:	add	x0, x1, x0
  404a70:	str	x0, [sp, #264]
  404a74:	strb	wzr, [sp, #260]
  404a78:	ldr	x1, [sp, #328]
  404a7c:	ldr	x0, [sp, #336]
  404a80:	add	x0, x1, x0
  404a84:	str	x0, [sp, #328]
  404a88:	strb	wzr, [sp, #324]
  404a8c:	b	40495c <ferror@plt+0x329c>
  404a90:	nop
  404a94:	ldr	x1, [sp, #200]
  404a98:	ldr	x0, [sp, #208]
  404a9c:	add	x0, x1, x0
  404aa0:	str	x0, [sp, #200]
  404aa4:	strb	wzr, [sp, #196]
  404aa8:	b	4046b4 <ferror@plt+0x2ff4>
  404aac:	ldr	x0, [sp, #40]
  404ab0:	b	404cb0 <ferror@plt+0x35f0>
  404ab4:	ldr	x0, [sp, #32]
  404ab8:	ldrb	w0, [x0]
  404abc:	cmp	w0, #0x0
  404ac0:	b.eq	404cac <ferror@plt+0x35ec>  // b.none
  404ac4:	mov	w0, #0x1                   	// #1
  404ac8:	strb	w0, [sp, #455]
  404acc:	str	xzr, [sp, #440]
  404ad0:	str	xzr, [sp, #432]
  404ad4:	str	xzr, [sp, #424]
  404ad8:	ldr	x0, [sp, #32]
  404adc:	str	x0, [sp, #416]
  404ae0:	ldr	x0, [sp, #32]
  404ae4:	add	x1, x0, #0x1
  404ae8:	str	x1, [sp, #32]
  404aec:	ldrb	w0, [x0]
  404af0:	strb	w0, [sp, #399]
  404af4:	ldr	x0, [sp, #40]
  404af8:	ldrb	w0, [x0]
  404afc:	cmp	w0, #0x0
  404b00:	b.ne	404b0c <ferror@plt+0x344c>  // b.any
  404b04:	mov	x0, #0x0                   	// #0
  404b08:	b	404cb0 <ferror@plt+0x35f0>
  404b0c:	ldrb	w0, [sp, #455]
  404b10:	cmp	w0, #0x0
  404b14:	b.eq	404be8 <ferror@plt+0x3528>  // b.none
  404b18:	ldr	x0, [sp, #440]
  404b1c:	cmp	x0, #0x9
  404b20:	b.ls	404be8 <ferror@plt+0x3528>  // b.plast
  404b24:	ldr	x1, [sp, #440]
  404b28:	mov	x0, x1
  404b2c:	lsl	x0, x0, #2
  404b30:	add	x0, x0, x1
  404b34:	ldr	x1, [sp, #432]
  404b38:	cmp	x1, x0
  404b3c:	b.cc	404be8 <ferror@plt+0x3528>  // b.lo, b.ul, b.last
  404b40:	ldr	x0, [sp, #416]
  404b44:	cmp	x0, #0x0
  404b48:	b.eq	404b90 <ferror@plt+0x34d0>  // b.none
  404b4c:	ldr	x1, [sp, #432]
  404b50:	ldr	x0, [sp, #424]
  404b54:	sub	x0, x1, x0
  404b58:	mov	x1, x0
  404b5c:	ldr	x0, [sp, #416]
  404b60:	bl	4013d0 <strnlen@plt>
  404b64:	mov	x1, x0
  404b68:	ldr	x0, [sp, #416]
  404b6c:	add	x0, x0, x1
  404b70:	str	x0, [sp, #416]
  404b74:	ldr	x0, [sp, #416]
  404b78:	ldrb	w0, [x0]
  404b7c:	cmp	w0, #0x0
  404b80:	b.ne	404b88 <ferror@plt+0x34c8>  // b.any
  404b84:	str	xzr, [sp, #416]
  404b88:	ldr	x0, [sp, #432]
  404b8c:	str	x0, [sp, #424]
  404b90:	ldr	x0, [sp, #416]
  404b94:	cmp	x0, #0x0
  404b98:	b.ne	404be8 <ferror@plt+0x3528>  // b.any
  404b9c:	ldr	x0, [sp, #32]
  404ba0:	sub	x19, x0, #0x1
  404ba4:	ldr	x0, [sp, #32]
  404ba8:	sub	x0, x0, #0x1
  404bac:	bl	401390 <strlen@plt>
  404bb0:	mov	x1, x0
  404bb4:	add	x0, sp, #0x178
  404bb8:	mov	x3, x0
  404bbc:	mov	x2, x1
  404bc0:	mov	x1, x19
  404bc4:	ldr	x0, [sp, #40]
  404bc8:	bl	403bfc <ferror@plt+0x253c>
  404bcc:	strb	w0, [sp, #398]
  404bd0:	ldrb	w0, [sp, #398]
  404bd4:	cmp	w0, #0x0
  404bd8:	b.eq	404be4 <ferror@plt+0x3524>  // b.none
  404bdc:	ldr	x0, [sp, #376]
  404be0:	b	404cb0 <ferror@plt+0x35f0>
  404be4:	strb	wzr, [sp, #455]
  404be8:	ldr	x0, [sp, #440]
  404bec:	add	x0, x0, #0x1
  404bf0:	str	x0, [sp, #440]
  404bf4:	ldr	x0, [sp, #432]
  404bf8:	add	x0, x0, #0x1
  404bfc:	str	x0, [sp, #432]
  404c00:	ldr	x0, [sp, #40]
  404c04:	ldrb	w0, [x0]
  404c08:	ldrb	w1, [sp, #399]
  404c0c:	cmp	w1, w0
  404c10:	b.ne	404c9c <ferror@plt+0x35dc>  // b.any
  404c14:	ldr	x0, [sp, #40]
  404c18:	add	x0, x0, #0x1
  404c1c:	str	x0, [sp, #408]
  404c20:	ldr	x0, [sp, #32]
  404c24:	str	x0, [sp, #400]
  404c28:	ldr	x0, [sp, #400]
  404c2c:	ldrb	w0, [x0]
  404c30:	cmp	w0, #0x0
  404c34:	b.ne	404c40 <ferror@plt+0x3580>  // b.any
  404c38:	ldr	x0, [sp, #40]
  404c3c:	b	404cb0 <ferror@plt+0x35f0>
  404c40:	ldr	x0, [sp, #408]
  404c44:	ldrb	w0, [x0]
  404c48:	cmp	w0, #0x0
  404c4c:	b.ne	404c58 <ferror@plt+0x3598>  // b.any
  404c50:	mov	x0, #0x0                   	// #0
  404c54:	b	404cb0 <ferror@plt+0x35f0>
  404c58:	ldr	x0, [sp, #432]
  404c5c:	add	x0, x0, #0x1
  404c60:	str	x0, [sp, #432]
  404c64:	ldr	x0, [sp, #408]
  404c68:	ldrb	w1, [x0]
  404c6c:	ldr	x0, [sp, #400]
  404c70:	ldrb	w0, [x0]
  404c74:	cmp	w1, w0
  404c78:	b.ne	404c98 <ferror@plt+0x35d8>  // b.any
  404c7c:	ldr	x0, [sp, #408]
  404c80:	add	x0, x0, #0x1
  404c84:	str	x0, [sp, #408]
  404c88:	ldr	x0, [sp, #400]
  404c8c:	add	x0, x0, #0x1
  404c90:	str	x0, [sp, #400]
  404c94:	b	404c28 <ferror@plt+0x3568>
  404c98:	nop
  404c9c:	ldr	x0, [sp, #40]
  404ca0:	add	x0, x0, #0x1
  404ca4:	str	x0, [sp, #40]
  404ca8:	b	404af4 <ferror@plt+0x3434>
  404cac:	ldr	x0, [sp, #40]
  404cb0:	ldr	x19, [sp, #16]
  404cb4:	ldp	x29, x30, [sp], #496
  404cb8:	ret
  404cbc:	stp	x29, x30, [sp, #-64]!
  404cc0:	mov	x29, sp
  404cc4:	stp	x19, x20, [sp, #16]
  404cc8:	str	x21, [sp, #32]
  404ccc:	str	x0, [sp, #56]
  404cd0:	ldr	x0, [sp, #56]
  404cd4:	ldrb	w0, [x0, #12]
  404cd8:	cmp	w0, #0x0
  404cdc:	b.ne	404ef0 <ferror@plt+0x3830>  // b.any
  404ce0:	ldr	x0, [sp, #56]
  404ce4:	ldrb	w0, [x0]
  404ce8:	cmp	w0, #0x0
  404cec:	b.ne	404d84 <ferror@plt+0x36c4>  // b.any
  404cf0:	ldr	x0, [sp, #56]
  404cf4:	ldr	x0, [x0, #16]
  404cf8:	ldrb	w0, [x0]
  404cfc:	bl	405e88 <ferror@plt+0x47c8>
  404d00:	and	w0, w0, #0xff
  404d04:	cmp	w0, #0x0
  404d08:	b.eq	404d40 <ferror@plt+0x3680>  // b.none
  404d0c:	ldr	x0, [sp, #56]
  404d10:	mov	x1, #0x1                   	// #1
  404d14:	str	x1, [x0, #24]
  404d18:	ldr	x0, [sp, #56]
  404d1c:	ldr	x0, [x0, #16]
  404d20:	ldrb	w0, [x0]
  404d24:	mov	w1, w0
  404d28:	ldr	x0, [sp, #56]
  404d2c:	str	w1, [x0, #36]
  404d30:	ldr	x0, [sp, #56]
  404d34:	mov	w1, #0x1                   	// #1
  404d38:	strb	w1, [x0, #32]
  404d3c:	b	404ee0 <ferror@plt+0x3820>
  404d40:	ldr	x0, [sp, #56]
  404d44:	add	x0, x0, #0x4
  404d48:	bl	401520 <mbsinit@plt>
  404d4c:	cmp	w0, #0x0
  404d50:	b.ne	404d74 <ferror@plt+0x36b4>  // b.any
  404d54:	adrp	x0, 406000 <ferror@plt+0x4940>
  404d58:	add	x3, x0, #0xa48
  404d5c:	mov	w2, #0x96                  	// #150
  404d60:	adrp	x0, 406000 <ferror@plt+0x4940>
  404d64:	add	x1, x0, #0x9f0
  404d68:	adrp	x0, 406000 <ferror@plt+0x4940>
  404d6c:	add	x0, x0, #0xa00
  404d70:	bl	401650 <__assert_fail@plt>
  404d74:	ldr	x0, [sp, #56]
  404d78:	mov	w1, #0x1                   	// #1
  404d7c:	strb	w1, [x0]
  404d80:	b	404d88 <ferror@plt+0x36c8>
  404d84:	nop
  404d88:	ldr	x0, [sp, #56]
  404d8c:	add	x19, x0, #0x24
  404d90:	ldr	x0, [sp, #56]
  404d94:	ldr	x20, [x0, #16]
  404d98:	ldr	x0, [sp, #56]
  404d9c:	ldr	x21, [x0, #16]
  404da0:	bl	4015c0 <__ctype_get_mb_cur_max@plt>
  404da4:	mov	x1, x0
  404da8:	mov	x0, x21
  404dac:	bl	405790 <ferror@plt+0x40d0>
  404db0:	mov	x1, x0
  404db4:	ldr	x0, [sp, #56]
  404db8:	add	x0, x0, #0x4
  404dbc:	mov	x3, x0
  404dc0:	mov	x2, x1
  404dc4:	mov	x1, x20
  404dc8:	mov	x0, x19
  404dcc:	bl	4057e0 <ferror@plt+0x4120>
  404dd0:	mov	x1, x0
  404dd4:	ldr	x0, [sp, #56]
  404dd8:	str	x1, [x0, #24]
  404ddc:	ldr	x0, [sp, #56]
  404de0:	ldr	x0, [x0, #24]
  404de4:	cmn	x0, #0x1
  404de8:	b.ne	404e04 <ferror@plt+0x3744>  // b.any
  404dec:	ldr	x0, [sp, #56]
  404df0:	mov	x1, #0x1                   	// #1
  404df4:	str	x1, [x0, #24]
  404df8:	ldr	x0, [sp, #56]
  404dfc:	strb	wzr, [x0, #32]
  404e00:	b	404ee0 <ferror@plt+0x3820>
  404e04:	ldr	x0, [sp, #56]
  404e08:	ldr	x0, [x0, #24]
  404e0c:	cmn	x0, #0x2
  404e10:	b.ne	404e38 <ferror@plt+0x3778>  // b.any
  404e14:	ldr	x0, [sp, #56]
  404e18:	ldr	x0, [x0, #16]
  404e1c:	bl	401390 <strlen@plt>
  404e20:	mov	x1, x0
  404e24:	ldr	x0, [sp, #56]
  404e28:	str	x1, [x0, #24]
  404e2c:	ldr	x0, [sp, #56]
  404e30:	strb	wzr, [x0, #32]
  404e34:	b	404ee0 <ferror@plt+0x3820>
  404e38:	ldr	x0, [sp, #56]
  404e3c:	ldr	x0, [x0, #24]
  404e40:	cmp	x0, #0x0
  404e44:	b.ne	404eb8 <ferror@plt+0x37f8>  // b.any
  404e48:	ldr	x0, [sp, #56]
  404e4c:	mov	x1, #0x1                   	// #1
  404e50:	str	x1, [x0, #24]
  404e54:	ldr	x0, [sp, #56]
  404e58:	ldr	x0, [x0, #16]
  404e5c:	ldrb	w0, [x0]
  404e60:	cmp	w0, #0x0
  404e64:	b.eq	404e88 <ferror@plt+0x37c8>  // b.none
  404e68:	adrp	x0, 406000 <ferror@plt+0x4940>
  404e6c:	add	x3, x0, #0xa48
  404e70:	mov	w2, #0xb2                  	// #178
  404e74:	adrp	x0, 406000 <ferror@plt+0x4940>
  404e78:	add	x1, x0, #0x9f0
  404e7c:	adrp	x0, 406000 <ferror@plt+0x4940>
  404e80:	add	x0, x0, #0xa18
  404e84:	bl	401650 <__assert_fail@plt>
  404e88:	ldr	x0, [sp, #56]
  404e8c:	ldr	w0, [x0, #36]
  404e90:	cmp	w0, #0x0
  404e94:	b.eq	404eb8 <ferror@plt+0x37f8>  // b.none
  404e98:	adrp	x0, 406000 <ferror@plt+0x4940>
  404e9c:	add	x3, x0, #0xa48
  404ea0:	mov	w2, #0xb3                  	// #179
  404ea4:	adrp	x0, 406000 <ferror@plt+0x4940>
  404ea8:	add	x1, x0, #0x9f0
  404eac:	adrp	x0, 406000 <ferror@plt+0x4940>
  404eb0:	add	x0, x0, #0xa30
  404eb4:	bl	401650 <__assert_fail@plt>
  404eb8:	ldr	x0, [sp, #56]
  404ebc:	mov	w1, #0x1                   	// #1
  404ec0:	strb	w1, [x0, #32]
  404ec4:	ldr	x0, [sp, #56]
  404ec8:	add	x0, x0, #0x4
  404ecc:	bl	401520 <mbsinit@plt>
  404ed0:	cmp	w0, #0x0
  404ed4:	b.eq	404ee0 <ferror@plt+0x3820>  // b.none
  404ed8:	ldr	x0, [sp, #56]
  404edc:	strb	wzr, [x0]
  404ee0:	ldr	x0, [sp, #56]
  404ee4:	mov	w1, #0x1                   	// #1
  404ee8:	strb	w1, [x0, #12]
  404eec:	b	404ef4 <ferror@plt+0x3834>
  404ef0:	nop
  404ef4:	ldp	x19, x20, [sp, #16]
  404ef8:	ldr	x21, [sp, #32]
  404efc:	ldp	x29, x30, [sp], #64
  404f00:	ret
  404f04:	sub	sp, sp, #0x10
  404f08:	str	x0, [sp, #8]
  404f0c:	str	x1, [sp]
  404f10:	ldr	x0, [sp, #8]
  404f14:	ldr	x1, [x0, #16]
  404f18:	ldr	x0, [sp]
  404f1c:	add	x1, x1, x0
  404f20:	ldr	x0, [sp, #8]
  404f24:	str	x1, [x0, #16]
  404f28:	nop
  404f2c:	add	sp, sp, #0x10
  404f30:	ret
  404f34:	stp	x29, x30, [sp, #-32]!
  404f38:	mov	x29, sp
  404f3c:	str	x0, [sp, #24]
  404f40:	str	x1, [sp, #16]
  404f44:	ldr	x0, [sp, #16]
  404f48:	ldrb	w1, [x0]
  404f4c:	ldr	x0, [sp, #24]
  404f50:	strb	w1, [x0]
  404f54:	ldr	x0, [sp, #24]
  404f58:	ldrb	w0, [x0]
  404f5c:	cmp	w0, #0x0
  404f60:	b.eq	404f80 <ferror@plt+0x38c0>  // b.none
  404f64:	ldr	x0, [sp, #24]
  404f68:	add	x0, x0, #0x4
  404f6c:	ldr	x1, [sp, #16]
  404f70:	add	x1, x1, #0x4
  404f74:	ldr	x1, [x1]
  404f78:	str	x1, [x0]
  404f7c:	b	404f94 <ferror@plt+0x38d4>
  404f80:	ldr	x0, [sp, #24]
  404f84:	add	x0, x0, #0x4
  404f88:	mov	x2, #0x8                   	// #8
  404f8c:	mov	w1, #0x0                   	// #0
  404f90:	bl	4014b0 <memset@plt>
  404f94:	ldr	x0, [sp, #16]
  404f98:	ldrb	w1, [x0, #12]
  404f9c:	ldr	x0, [sp, #24]
  404fa0:	strb	w1, [x0, #12]
  404fa4:	ldr	x0, [sp, #24]
  404fa8:	add	x2, x0, #0x10
  404fac:	ldr	x0, [sp, #16]
  404fb0:	add	x0, x0, #0x10
  404fb4:	mov	x1, x0
  404fb8:	mov	x0, x2
  404fbc:	bl	405dcc <ferror@plt+0x470c>
  404fc0:	nop
  404fc4:	ldp	x29, x30, [sp], #32
  404fc8:	ret
  404fcc:	mov	x12, #0x10d0                	// #4304
  404fd0:	sub	sp, sp, x12
  404fd4:	stp	x29, x30, [sp]
  404fd8:	mov	x29, sp
  404fdc:	str	x0, [sp, #56]
  404fe0:	str	x1, [sp, #48]
  404fe4:	str	x2, [sp, #40]
  404fe8:	str	x3, [sp, #32]
  404fec:	str	x4, [sp, #24]
  404ff0:	mov	x4, #0x0                   	// #0
  404ff4:	mov	x3, #0x0                   	// #0
  404ff8:	mov	x2, #0x0                   	// #0
  404ffc:	mov	x1, #0x0                   	// #0
  405000:	ldr	x0, [sp, #40]
  405004:	bl	401580 <iconv@plt>
  405008:	str	xzr, [sp, #4288]
  40500c:	ldr	x0, [sp, #56]
  405010:	str	x0, [sp, #4232]
  405014:	ldr	x0, [sp, #48]
  405018:	str	x0, [sp, #4224]
  40501c:	b	4050bc <ferror@plt+0x39fc>
  405020:	add	x0, sp, #0x40
  405024:	str	x0, [sp, #4216]
  405028:	mov	x0, #0x1000                	// #4096
  40502c:	str	x0, [sp, #4208]
  405030:	add	x3, sp, #0x1, lsl #12
  405034:	add	x3, x3, #0x70
  405038:	add	x2, sp, #0x1, lsl #12
  40503c:	add	x2, x2, #0x78
  405040:	add	x1, sp, #0x1, lsl #12
  405044:	add	x1, x1, #0x80
  405048:	add	x0, sp, #0x1, lsl #12
  40504c:	add	x0, x0, #0x88
  405050:	mov	x4, x3
  405054:	mov	x3, x2
  405058:	mov	x2, x1
  40505c:	mov	x1, x0
  405060:	ldr	x0, [sp, #40]
  405064:	bl	401580 <iconv@plt>
  405068:	str	x0, [sp, #4280]
  40506c:	ldr	x0, [sp, #4280]
  405070:	cmn	x0, #0x1
  405074:	b.ne	4050a0 <ferror@plt+0x39e0>  // b.any
  405078:	bl	401660 <__errno_location@plt>
  40507c:	ldr	w0, [x0]
  405080:	cmp	w0, #0x7
  405084:	b.eq	4050a0 <ferror@plt+0x39e0>  // b.none
  405088:	bl	401660 <__errno_location@plt>
  40508c:	ldr	w0, [x0]
  405090:	cmp	w0, #0x16
  405094:	b.eq	4050cc <ferror@plt+0x3a0c>  // b.none
  405098:	mov	w0, #0xffffffff            	// #-1
  40509c:	b	405318 <ferror@plt+0x3c58>
  4050a0:	ldr	x1, [sp, #4216]
  4050a4:	add	x0, sp, #0x40
  4050a8:	sub	x0, x1, x0
  4050ac:	mov	x1, x0
  4050b0:	ldr	x0, [sp, #4288]
  4050b4:	add	x0, x0, x1
  4050b8:	str	x0, [sp, #4288]
  4050bc:	ldr	x0, [sp, #4224]
  4050c0:	cmp	x0, #0x0
  4050c4:	b.ne	405020 <ferror@plt+0x3960>  // b.any
  4050c8:	b	4050d0 <ferror@plt+0x3a10>
  4050cc:	nop
  4050d0:	add	x0, sp, #0x40
  4050d4:	str	x0, [sp, #4200]
  4050d8:	mov	x0, #0x1000                	// #4096
  4050dc:	str	x0, [sp, #4192]
  4050e0:	add	x1, sp, #0x1, lsl #12
  4050e4:	add	x1, x1, #0x60
  4050e8:	add	x0, sp, #0x1, lsl #12
  4050ec:	add	x0, x0, #0x68
  4050f0:	mov	x4, x1
  4050f4:	mov	x3, x0
  4050f8:	mov	x2, #0x0                   	// #0
  4050fc:	mov	x1, #0x0                   	// #0
  405100:	ldr	x0, [sp, #40]
  405104:	bl	401580 <iconv@plt>
  405108:	str	x0, [sp, #4272]
  40510c:	ldr	x0, [sp, #4272]
  405110:	cmn	x0, #0x1
  405114:	b.ne	405120 <ferror@plt+0x3a60>  // b.any
  405118:	mov	w0, #0xffffffff            	// #-1
  40511c:	b	405318 <ferror@plt+0x3c58>
  405120:	ldr	x1, [sp, #4200]
  405124:	add	x0, sp, #0x40
  405128:	sub	x0, x1, x0
  40512c:	mov	x1, x0
  405130:	ldr	x0, [sp, #4288]
  405134:	add	x0, x0, x1
  405138:	str	x0, [sp, #4288]
  40513c:	ldr	x0, [sp, #4288]
  405140:	str	x0, [sp, #4264]
  405144:	ldr	x0, [sp, #4264]
  405148:	cmp	x0, #0x0
  40514c:	b.ne	405160 <ferror@plt+0x3aa0>  // b.any
  405150:	ldr	x0, [sp, #24]
  405154:	str	xzr, [x0]
  405158:	mov	w0, #0x0                   	// #0
  40515c:	b	405318 <ferror@plt+0x3c58>
  405160:	ldr	x0, [sp, #32]
  405164:	ldr	x0, [x0]
  405168:	cmp	x0, #0x0
  40516c:	b.eq	405194 <ferror@plt+0x3ad4>  // b.none
  405170:	ldr	x0, [sp, #24]
  405174:	ldr	x0, [x0]
  405178:	ldr	x1, [sp, #4264]
  40517c:	cmp	x1, x0
  405180:	b.hi	405194 <ferror@plt+0x3ad4>  // b.pmore
  405184:	ldr	x0, [sp, #32]
  405188:	ldr	x0, [x0]
  40518c:	str	x0, [sp, #4296]
  405190:	b	4051c4 <ferror@plt+0x3b04>
  405194:	ldr	x0, [sp, #4264]
  405198:	bl	401460 <malloc@plt>
  40519c:	str	x0, [sp, #4296]
  4051a0:	ldr	x0, [sp, #4296]
  4051a4:	cmp	x0, #0x0
  4051a8:	b.ne	4051c4 <ferror@plt+0x3b04>  // b.any
  4051ac:	bl	401660 <__errno_location@plt>
  4051b0:	mov	x1, x0
  4051b4:	mov	w0, #0xc                   	// #12
  4051b8:	str	w0, [x1]
  4051bc:	mov	w0, #0xffffffff            	// #-1
  4051c0:	b	405318 <ferror@plt+0x3c58>
  4051c4:	mov	x4, #0x0                   	// #0
  4051c8:	mov	x3, #0x0                   	// #0
  4051cc:	mov	x2, #0x0                   	// #0
  4051d0:	mov	x1, #0x0                   	// #0
  4051d4:	ldr	x0, [sp, #40]
  4051d8:	bl	401580 <iconv@plt>
  4051dc:	ldr	x0, [sp, #56]
  4051e0:	str	x0, [sp, #4184]
  4051e4:	ldr	x0, [sp, #48]
  4051e8:	str	x0, [sp, #4176]
  4051ec:	ldr	x0, [sp, #4296]
  4051f0:	str	x0, [sp, #4168]
  4051f4:	ldr	x0, [sp, #4264]
  4051f8:	str	x0, [sp, #4160]
  4051fc:	b	40525c <ferror@plt+0x3b9c>
  405200:	add	x3, sp, #0x1, lsl #12
  405204:	add	x3, x3, #0x40
  405208:	add	x2, sp, #0x1, lsl #12
  40520c:	add	x2, x2, #0x48
  405210:	add	x1, sp, #0x1, lsl #12
  405214:	add	x1, x1, #0x50
  405218:	add	x0, sp, #0x1, lsl #12
  40521c:	add	x0, x0, #0x58
  405220:	mov	x4, x3
  405224:	mov	x3, x2
  405228:	mov	x2, x1
  40522c:	mov	x1, x0
  405230:	ldr	x0, [sp, #40]
  405234:	bl	401580 <iconv@plt>
  405238:	str	x0, [sp, #4256]
  40523c:	ldr	x0, [sp, #4256]
  405240:	cmn	x0, #0x1
  405244:	b.ne	40525c <ferror@plt+0x3b9c>  // b.any
  405248:	bl	401660 <__errno_location@plt>
  40524c:	ldr	w0, [x0]
  405250:	cmp	w0, #0x16
  405254:	b.ne	4052d0 <ferror@plt+0x3c10>  // b.any
  405258:	b	405268 <ferror@plt+0x3ba8>
  40525c:	ldr	x0, [sp, #4176]
  405260:	cmp	x0, #0x0
  405264:	b.ne	405200 <ferror@plt+0x3b40>  // b.any
  405268:	add	x1, sp, #0x1, lsl #12
  40526c:	add	x1, x1, #0x40
  405270:	add	x0, sp, #0x1, lsl #12
  405274:	add	x0, x0, #0x48
  405278:	mov	x4, x1
  40527c:	mov	x3, x0
  405280:	mov	x2, #0x0                   	// #0
  405284:	mov	x1, #0x0                   	// #0
  405288:	ldr	x0, [sp, #40]
  40528c:	bl	401580 <iconv@plt>
  405290:	str	x0, [sp, #4248]
  405294:	ldr	x0, [sp, #4248]
  405298:	cmn	x0, #0x1
  40529c:	b.eq	4052d8 <ferror@plt+0x3c18>  // b.none
  4052a0:	ldr	x0, [sp, #4160]
  4052a4:	cmp	x0, #0x0
  4052a8:	b.eq	4052b0 <ferror@plt+0x3bf0>  // b.none
  4052ac:	bl	401510 <abort@plt>
  4052b0:	ldr	x0, [sp, #32]
  4052b4:	ldr	x1, [sp, #4296]
  4052b8:	str	x1, [x0]
  4052bc:	ldr	x0, [sp, #24]
  4052c0:	ldr	x1, [sp, #4264]
  4052c4:	str	x1, [x0]
  4052c8:	mov	w0, #0x0                   	// #0
  4052cc:	b	405318 <ferror@plt+0x3c58>
  4052d0:	nop
  4052d4:	b	4052dc <ferror@plt+0x3c1c>
  4052d8:	nop
  4052dc:	ldr	x0, [sp, #32]
  4052e0:	ldr	x0, [x0]
  4052e4:	ldr	x1, [sp, #4296]
  4052e8:	cmp	x1, x0
  4052ec:	b.eq	405314 <ferror@plt+0x3c54>  // b.none
  4052f0:	bl	401660 <__errno_location@plt>
  4052f4:	ldr	w0, [x0]
  4052f8:	str	w0, [sp, #4244]
  4052fc:	ldr	x0, [sp, #4296]
  405300:	bl	4015b0 <free@plt>
  405304:	bl	401660 <__errno_location@plt>
  405308:	mov	x1, x0
  40530c:	ldr	w0, [sp, #4244]
  405310:	str	w0, [x1]
  405314:	mov	w0, #0xffffffff            	// #-1
  405318:	ldp	x29, x30, [sp]
  40531c:	mov	x12, #0x10d0                	// #4304
  405320:	add	sp, sp, x12
  405324:	ret
  405328:	stp	x29, x30, [sp, #-176]!
  40532c:	mov	x29, sp
  405330:	str	x0, [sp, #24]
  405334:	str	x1, [sp, #16]
  405338:	ldr	x0, [sp, #24]
  40533c:	str	x0, [sp, #56]
  405340:	ldr	x0, [sp, #24]
  405344:	bl	401390 <strlen@plt>
  405348:	str	x0, [sp, #48]
  40534c:	ldr	x0, [sp, #48]
  405350:	str	x0, [sp, #160]
  405354:	mov	x0, #0xffffffff            	// #4294967295
  405358:	str	x0, [sp, #152]
  40535c:	ldr	x0, [sp, #152]
  405360:	lsr	x0, x0, #4
  405364:	ldr	x1, [sp, #160]
  405368:	cmp	x1, x0
  40536c:	b.hi	40537c <ferror@plt+0x3cbc>  // b.pmore
  405370:	ldr	x0, [sp, #160]
  405374:	lsl	x0, x0, #4
  405378:	str	x0, [sp, #160]
  40537c:	ldr	x0, [sp, #160]
  405380:	add	x0, x0, #0x1
  405384:	str	x0, [sp, #160]
  405388:	ldr	x0, [sp, #160]
  40538c:	bl	401460 <malloc@plt>
  405390:	str	x0, [sp, #168]
  405394:	ldr	x0, [sp, #168]
  405398:	cmp	x0, #0x0
  40539c:	b.ne	4053b8 <ferror@plt+0x3cf8>  // b.any
  4053a0:	bl	401660 <__errno_location@plt>
  4053a4:	mov	x1, x0
  4053a8:	mov	w0, #0xc                   	// #12
  4053ac:	str	w0, [x1]
  4053b0:	mov	x0, #0x0                   	// #0
  4053b4:	b	405670 <ferror@plt+0x3fb0>
  4053b8:	mov	x4, #0x0                   	// #0
  4053bc:	mov	x3, #0x0                   	// #0
  4053c0:	mov	x2, #0x0                   	// #0
  4053c4:	mov	x1, #0x0                   	// #0
  4053c8:	ldr	x0, [sp, #16]
  4053cc:	bl	401580 <iconv@plt>
  4053d0:	ldr	x0, [sp, #168]
  4053d4:	str	x0, [sp, #40]
  4053d8:	ldr	x0, [sp, #160]
  4053dc:	sub	x0, x0, #0x1
  4053e0:	str	x0, [sp, #32]
  4053e4:	add	x3, sp, #0x20
  4053e8:	add	x2, sp, #0x28
  4053ec:	add	x1, sp, #0x30
  4053f0:	add	x0, sp, #0x38
  4053f4:	mov	x4, x3
  4053f8:	mov	x3, x2
  4053fc:	mov	x2, x1
  405400:	mov	x1, x0
  405404:	ldr	x0, [sp, #16]
  405408:	bl	401580 <iconv@plt>
  40540c:	str	x0, [sp, #144]
  405410:	ldr	x0, [sp, #144]
  405414:	cmn	x0, #0x1
  405418:	b.ne	4054e4 <ferror@plt+0x3e24>  // b.any
  40541c:	bl	401660 <__errno_location@plt>
  405420:	ldr	w0, [x0]
  405424:	cmp	w0, #0x16
  405428:	b.eq	4054ec <ferror@plt+0x3e2c>  // b.none
  40542c:	bl	401660 <__errno_location@plt>
  405430:	ldr	w0, [x0]
  405434:	cmp	w0, #0x7
  405438:	b.ne	405610 <ferror@plt+0x3f50>  // b.any
  40543c:	ldr	x1, [sp, #40]
  405440:	ldr	x0, [sp, #168]
  405444:	sub	x0, x1, x0
  405448:	str	x0, [sp, #136]
  40544c:	ldr	x0, [sp, #160]
  405450:	lsl	x0, x0, #1
  405454:	str	x0, [sp, #128]
  405458:	ldr	x1, [sp, #128]
  40545c:	ldr	x0, [sp, #160]
  405460:	cmp	x1, x0
  405464:	b.hi	40547c <ferror@plt+0x3dbc>  // b.pmore
  405468:	bl	401660 <__errno_location@plt>
  40546c:	mov	x1, x0
  405470:	mov	w0, #0xc                   	// #12
  405474:	str	w0, [x1]
  405478:	b	40561c <ferror@plt+0x3f5c>
  40547c:	ldr	x1, [sp, #128]
  405480:	ldr	x0, [sp, #168]
  405484:	bl	4014d0 <realloc@plt>
  405488:	str	x0, [sp, #120]
  40548c:	ldr	x0, [sp, #120]
  405490:	cmp	x0, #0x0
  405494:	b.ne	4054ac <ferror@plt+0x3dec>  // b.any
  405498:	bl	401660 <__errno_location@plt>
  40549c:	mov	x1, x0
  4054a0:	mov	w0, #0xc                   	// #12
  4054a4:	str	w0, [x1]
  4054a8:	b	40561c <ferror@plt+0x3f5c>
  4054ac:	ldr	x0, [sp, #120]
  4054b0:	str	x0, [sp, #168]
  4054b4:	ldr	x0, [sp, #128]
  4054b8:	str	x0, [sp, #160]
  4054bc:	ldr	x1, [sp, #168]
  4054c0:	ldr	x0, [sp, #136]
  4054c4:	add	x0, x1, x0
  4054c8:	str	x0, [sp, #40]
  4054cc:	ldr	x1, [sp, #160]
  4054d0:	ldr	x0, [sp, #136]
  4054d4:	sub	x0, x1, x0
  4054d8:	sub	x0, x0, #0x1
  4054dc:	str	x0, [sp, #32]
  4054e0:	b	4053e4 <ferror@plt+0x3d24>
  4054e4:	nop
  4054e8:	b	4054f0 <ferror@plt+0x3e30>
  4054ec:	nop
  4054f0:	add	x1, sp, #0x20
  4054f4:	add	x0, sp, #0x28
  4054f8:	mov	x4, x1
  4054fc:	mov	x3, x0
  405500:	mov	x2, #0x0                   	// #0
  405504:	mov	x1, #0x0                   	// #0
  405508:	ldr	x0, [sp, #16]
  40550c:	bl	401580 <iconv@plt>
  405510:	str	x0, [sp, #112]
  405514:	ldr	x0, [sp, #112]
  405518:	cmn	x0, #0x1
  40551c:	b.ne	4055d8 <ferror@plt+0x3f18>  // b.any
  405520:	bl	401660 <__errno_location@plt>
  405524:	ldr	w0, [x0]
  405528:	cmp	w0, #0x7
  40552c:	b.ne	405618 <ferror@plt+0x3f58>  // b.any
  405530:	ldr	x1, [sp, #40]
  405534:	ldr	x0, [sp, #168]
  405538:	sub	x0, x1, x0
  40553c:	str	x0, [sp, #88]
  405540:	ldr	x0, [sp, #160]
  405544:	lsl	x0, x0, #1
  405548:	str	x0, [sp, #80]
  40554c:	ldr	x1, [sp, #80]
  405550:	ldr	x0, [sp, #160]
  405554:	cmp	x1, x0
  405558:	b.hi	405570 <ferror@plt+0x3eb0>  // b.pmore
  40555c:	bl	401660 <__errno_location@plt>
  405560:	mov	x1, x0
  405564:	mov	w0, #0xc                   	// #12
  405568:	str	w0, [x1]
  40556c:	b	40561c <ferror@plt+0x3f5c>
  405570:	ldr	x1, [sp, #80]
  405574:	ldr	x0, [sp, #168]
  405578:	bl	4014d0 <realloc@plt>
  40557c:	str	x0, [sp, #72]
  405580:	ldr	x0, [sp, #72]
  405584:	cmp	x0, #0x0
  405588:	b.ne	4055a0 <ferror@plt+0x3ee0>  // b.any
  40558c:	bl	401660 <__errno_location@plt>
  405590:	mov	x1, x0
  405594:	mov	w0, #0xc                   	// #12
  405598:	str	w0, [x1]
  40559c:	b	40561c <ferror@plt+0x3f5c>
  4055a0:	ldr	x0, [sp, #72]
  4055a4:	str	x0, [sp, #168]
  4055a8:	ldr	x0, [sp, #80]
  4055ac:	str	x0, [sp, #160]
  4055b0:	ldr	x1, [sp, #168]
  4055b4:	ldr	x0, [sp, #88]
  4055b8:	add	x0, x1, x0
  4055bc:	str	x0, [sp, #40]
  4055c0:	ldr	x1, [sp, #160]
  4055c4:	ldr	x0, [sp, #88]
  4055c8:	sub	x0, x1, x0
  4055cc:	sub	x0, x0, #0x1
  4055d0:	str	x0, [sp, #32]
  4055d4:	b	4054f0 <ferror@plt+0x3e30>
  4055d8:	nop
  4055dc:	ldr	x0, [sp, #40]
  4055e0:	add	x1, x0, #0x1
  4055e4:	str	x1, [sp, #40]
  4055e8:	strb	wzr, [x0]
  4055ec:	ldr	x1, [sp, #40]
  4055f0:	ldr	x0, [sp, #168]
  4055f4:	sub	x0, x1, x0
  4055f8:	str	x0, [sp, #104]
  4055fc:	ldr	x1, [sp, #104]
  405600:	ldr	x0, [sp, #160]
  405604:	cmp	x1, x0
  405608:	b.cc	405648 <ferror@plt+0x3f88>  // b.lo, b.ul, b.last
  40560c:	b	40566c <ferror@plt+0x3fac>
  405610:	nop
  405614:	b	40561c <ferror@plt+0x3f5c>
  405618:	nop
  40561c:	bl	401660 <__errno_location@plt>
  405620:	ldr	w0, [x0]
  405624:	str	w0, [sp, #68]
  405628:	ldr	x0, [sp, #168]
  40562c:	bl	4015b0 <free@plt>
  405630:	bl	401660 <__errno_location@plt>
  405634:	mov	x1, x0
  405638:	ldr	w0, [sp, #68]
  40563c:	str	w0, [x1]
  405640:	mov	x0, #0x0                   	// #0
  405644:	b	405670 <ferror@plt+0x3fb0>
  405648:	ldr	x1, [sp, #104]
  40564c:	ldr	x0, [sp, #168]
  405650:	bl	4014d0 <realloc@plt>
  405654:	str	x0, [sp, #96]
  405658:	ldr	x0, [sp, #96]
  40565c:	cmp	x0, #0x0
  405660:	b.eq	40566c <ferror@plt+0x3fac>  // b.none
  405664:	ldr	x0, [sp, #96]
  405668:	str	x0, [sp, #168]
  40566c:	ldr	x0, [sp, #168]
  405670:	ldp	x29, x30, [sp], #176
  405674:	ret
  405678:	stp	x29, x30, [sp, #-80]!
  40567c:	mov	x29, sp
  405680:	str	x0, [sp, #40]
  405684:	str	x1, [sp, #32]
  405688:	str	x2, [sp, #24]
  40568c:	ldr	x0, [sp, #40]
  405690:	ldrb	w0, [x0]
  405694:	cmp	w0, #0x0
  405698:	b.eq	4056b0 <ferror@plt+0x3ff0>  // b.none
  40569c:	ldr	x1, [sp, #24]
  4056a0:	ldr	x0, [sp, #32]
  4056a4:	bl	4037f4 <ferror@plt+0x2134>
  4056a8:	cmp	w0, #0x0
  4056ac:	b.ne	4056e0 <ferror@plt+0x4020>  // b.any
  4056b0:	ldr	x0, [sp, #40]
  4056b4:	bl	4014e0 <strdup@plt>
  4056b8:	str	x0, [sp, #48]
  4056bc:	ldr	x0, [sp, #48]
  4056c0:	cmp	x0, #0x0
  4056c4:	b.ne	4056d8 <ferror@plt+0x4018>  // b.any
  4056c8:	bl	401660 <__errno_location@plt>
  4056cc:	mov	x1, x0
  4056d0:	mov	w0, #0xc                   	// #12
  4056d4:	str	w0, [x1]
  4056d8:	ldr	x0, [sp, #48]
  4056dc:	b	405788 <ferror@plt+0x40c8>
  4056e0:	ldr	x1, [sp, #32]
  4056e4:	ldr	x0, [sp, #24]
  4056e8:	bl	401600 <iconv_open@plt>
  4056ec:	str	x0, [sp, #72]
  4056f0:	ldr	x0, [sp, #72]
  4056f4:	cmn	x0, #0x1
  4056f8:	b.ne	405704 <ferror@plt+0x4044>  // b.any
  4056fc:	mov	x0, #0x0                   	// #0
  405700:	b	405788 <ferror@plt+0x40c8>
  405704:	ldr	x1, [sp, #72]
  405708:	ldr	x0, [sp, #40]
  40570c:	bl	405328 <ferror@plt+0x3c68>
  405710:	str	x0, [sp, #64]
  405714:	ldr	x0, [sp, #64]
  405718:	cmp	x0, #0x0
  40571c:	b.ne	405748 <ferror@plt+0x4088>  // b.any
  405720:	bl	401660 <__errno_location@plt>
  405724:	ldr	w0, [x0]
  405728:	str	w0, [sp, #56]
  40572c:	ldr	x0, [sp, #72]
  405730:	bl	4013e0 <iconv_close@plt>
  405734:	bl	401660 <__errno_location@plt>
  405738:	mov	x1, x0
  40573c:	ldr	w0, [sp, #56]
  405740:	str	w0, [x1]
  405744:	b	405784 <ferror@plt+0x40c4>
  405748:	ldr	x0, [sp, #72]
  40574c:	bl	4013e0 <iconv_close@plt>
  405750:	cmp	w0, #0x0
  405754:	b.ge	405784 <ferror@plt+0x40c4>  // b.tcont
  405758:	bl	401660 <__errno_location@plt>
  40575c:	ldr	w0, [x0]
  405760:	str	w0, [sp, #60]
  405764:	ldr	x0, [sp, #64]
  405768:	bl	4015b0 <free@plt>
  40576c:	bl	401660 <__errno_location@plt>
  405770:	mov	x1, x0
  405774:	ldr	w0, [sp, #60]
  405778:	str	w0, [x1]
  40577c:	mov	x0, #0x0                   	// #0
  405780:	b	405788 <ferror@plt+0x40c8>
  405784:	ldr	x0, [sp, #64]
  405788:	ldp	x29, x30, [sp], #80
  40578c:	ret
  405790:	stp	x29, x30, [sp, #-48]!
  405794:	mov	x29, sp
  405798:	str	x0, [sp, #24]
  40579c:	str	x1, [sp, #16]
  4057a0:	ldr	x2, [sp, #16]
  4057a4:	mov	w1, #0x0                   	// #0
  4057a8:	ldr	x0, [sp, #24]
  4057ac:	bl	401610 <memchr@plt>
  4057b0:	str	x0, [sp, #40]
  4057b4:	ldr	x0, [sp, #40]
  4057b8:	cmp	x0, #0x0
  4057bc:	b.eq	4057d4 <ferror@plt+0x4114>  // b.none
  4057c0:	ldr	x1, [sp, #40]
  4057c4:	ldr	x0, [sp, #24]
  4057c8:	sub	x0, x1, x0
  4057cc:	add	x0, x0, #0x1
  4057d0:	b	4057d8 <ferror@plt+0x4118>
  4057d4:	ldr	x0, [sp, #16]
  4057d8:	ldp	x29, x30, [sp], #48
  4057dc:	ret
  4057e0:	stp	x29, x30, [sp, #-64]!
  4057e4:	mov	x29, sp
  4057e8:	str	x0, [sp, #40]
  4057ec:	str	x1, [sp, #32]
  4057f0:	str	x2, [sp, #24]
  4057f4:	str	x3, [sp, #16]
  4057f8:	ldr	x0, [sp, #40]
  4057fc:	cmp	x0, #0x0
  405800:	b.ne	40580c <ferror@plt+0x414c>  // b.any
  405804:	add	x0, sp, #0x30
  405808:	str	x0, [sp, #40]
  40580c:	ldr	x3, [sp, #16]
  405810:	ldr	x2, [sp, #24]
  405814:	ldr	x1, [sp, #32]
  405818:	ldr	x0, [sp, #40]
  40581c:	bl	401360 <mbrtowc@plt>
  405820:	str	x0, [sp, #56]
  405824:	ldr	x0, [sp, #56]
  405828:	cmn	x0, #0x3
  40582c:	b.ls	405878 <ferror@plt+0x41b8>  // b.plast
  405830:	ldr	x0, [sp, #24]
  405834:	cmp	x0, #0x0
  405838:	b.eq	405878 <ferror@plt+0x41b8>  // b.none
  40583c:	mov	w0, #0x0                   	// #0
  405840:	bl	405c2c <ferror@plt+0x456c>
  405844:	and	w0, w0, #0xff
  405848:	eor	w0, w0, #0x1
  40584c:	and	w0, w0, #0xff
  405850:	cmp	w0, #0x0
  405854:	b.eq	405878 <ferror@plt+0x41b8>  // b.none
  405858:	ldr	x0, [sp, #32]
  40585c:	ldrb	w0, [x0]
  405860:	strb	w0, [sp, #55]
  405864:	ldrb	w1, [sp, #55]
  405868:	ldr	x0, [sp, #40]
  40586c:	str	w1, [x0]
  405870:	mov	x0, #0x1                   	// #1
  405874:	b	40587c <ferror@plt+0x41bc>
  405878:	ldr	x0, [sp, #56]
  40587c:	ldp	x29, x30, [sp], #64
  405880:	ret
  405884:	sub	sp, sp, #0x10
  405888:	str	w0, [sp, #12]
  40588c:	ldr	w0, [sp, #12]
  405890:	cmp	w0, #0x7a
  405894:	b.gt	4058d8 <ferror@plt+0x4218>
  405898:	ldr	w0, [sp, #12]
  40589c:	cmp	w0, #0x61
  4058a0:	b.ge	4058d0 <ferror@plt+0x4210>  // b.tcont
  4058a4:	ldr	w0, [sp, #12]
  4058a8:	cmp	w0, #0x39
  4058ac:	b.gt	4058c0 <ferror@plt+0x4200>
  4058b0:	ldr	w0, [sp, #12]
  4058b4:	cmp	w0, #0x30
  4058b8:	b.ge	4058d0 <ferror@plt+0x4210>  // b.tcont
  4058bc:	b	4058d8 <ferror@plt+0x4218>
  4058c0:	ldr	w0, [sp, #12]
  4058c4:	sub	w0, w0, #0x41
  4058c8:	cmp	w0, #0x19
  4058cc:	b.hi	4058d8 <ferror@plt+0x4218>  // b.pmore
  4058d0:	mov	w0, #0x1                   	// #1
  4058d4:	b	4058dc <ferror@plt+0x421c>
  4058d8:	mov	w0, #0x0                   	// #0
  4058dc:	add	sp, sp, #0x10
  4058e0:	ret
  4058e4:	sub	sp, sp, #0x10
  4058e8:	str	w0, [sp, #12]
  4058ec:	ldr	w0, [sp, #12]
  4058f0:	cmp	w0, #0x5a
  4058f4:	b.gt	405908 <ferror@plt+0x4248>
  4058f8:	ldr	w0, [sp, #12]
  4058fc:	cmp	w0, #0x41
  405900:	b.ge	405918 <ferror@plt+0x4258>  // b.tcont
  405904:	b	405920 <ferror@plt+0x4260>
  405908:	ldr	w0, [sp, #12]
  40590c:	sub	w0, w0, #0x61
  405910:	cmp	w0, #0x19
  405914:	b.hi	405920 <ferror@plt+0x4260>  // b.pmore
  405918:	mov	w0, #0x1                   	// #1
  40591c:	b	405924 <ferror@plt+0x4264>
  405920:	mov	w0, #0x0                   	// #0
  405924:	add	sp, sp, #0x10
  405928:	ret
  40592c:	sub	sp, sp, #0x10
  405930:	str	w0, [sp, #12]
  405934:	ldr	w0, [sp, #12]
  405938:	cmp	w0, #0x7f
  40593c:	b.hi	405948 <ferror@plt+0x4288>  // b.pmore
  405940:	mov	w0, #0x1                   	// #1
  405944:	b	40594c <ferror@plt+0x428c>
  405948:	mov	w0, #0x0                   	// #0
  40594c:	add	sp, sp, #0x10
  405950:	ret
  405954:	sub	sp, sp, #0x10
  405958:	str	w0, [sp, #12]
  40595c:	ldr	w0, [sp, #12]
  405960:	cmp	w0, #0x20
  405964:	b.eq	405974 <ferror@plt+0x42b4>  // b.none
  405968:	ldr	w0, [sp, #12]
  40596c:	cmp	w0, #0x9
  405970:	b.ne	40597c <ferror@plt+0x42bc>  // b.any
  405974:	mov	w0, #0x1                   	// #1
  405978:	b	405980 <ferror@plt+0x42c0>
  40597c:	mov	w0, #0x0                   	// #0
  405980:	and	w0, w0, #0x1
  405984:	and	w0, w0, #0xff
  405988:	add	sp, sp, #0x10
  40598c:	ret
  405990:	sub	sp, sp, #0x10
  405994:	str	w0, [sp, #12]
  405998:	ldr	w0, [sp, #12]
  40599c:	cmp	w0, #0x1f
  4059a0:	b.gt	4059b4 <ferror@plt+0x42f4>
  4059a4:	ldr	w0, [sp, #12]
  4059a8:	cmp	w0, #0x0
  4059ac:	b.ge	4059c0 <ferror@plt+0x4300>  // b.tcont
  4059b0:	b	4059c8 <ferror@plt+0x4308>
  4059b4:	ldr	w0, [sp, #12]
  4059b8:	cmp	w0, #0x7f
  4059bc:	b.ne	4059c8 <ferror@plt+0x4308>  // b.any
  4059c0:	mov	w0, #0x1                   	// #1
  4059c4:	b	4059cc <ferror@plt+0x430c>
  4059c8:	mov	w0, #0x0                   	// #0
  4059cc:	add	sp, sp, #0x10
  4059d0:	ret
  4059d4:	sub	sp, sp, #0x10
  4059d8:	str	w0, [sp, #12]
  4059dc:	ldr	w0, [sp, #12]
  4059e0:	sub	w0, w0, #0x30
  4059e4:	cmp	w0, #0x9
  4059e8:	b.hi	4059f4 <ferror@plt+0x4334>  // b.pmore
  4059ec:	mov	w0, #0x1                   	// #1
  4059f0:	b	4059f8 <ferror@plt+0x4338>
  4059f4:	mov	w0, #0x0                   	// #0
  4059f8:	add	sp, sp, #0x10
  4059fc:	ret
  405a00:	sub	sp, sp, #0x10
  405a04:	str	w0, [sp, #12]
  405a08:	ldr	w0, [sp, #12]
  405a0c:	sub	w0, w0, #0x21
  405a10:	cmp	w0, #0x5d
  405a14:	b.hi	405a20 <ferror@plt+0x4360>  // b.pmore
  405a18:	mov	w0, #0x1                   	// #1
  405a1c:	b	405a24 <ferror@plt+0x4364>
  405a20:	mov	w0, #0x0                   	// #0
  405a24:	add	sp, sp, #0x10
  405a28:	ret
  405a2c:	sub	sp, sp, #0x10
  405a30:	str	w0, [sp, #12]
  405a34:	ldr	w0, [sp, #12]
  405a38:	sub	w0, w0, #0x61
  405a3c:	cmp	w0, #0x19
  405a40:	b.hi	405a4c <ferror@plt+0x438c>  // b.pmore
  405a44:	mov	w0, #0x1                   	// #1
  405a48:	b	405a50 <ferror@plt+0x4390>
  405a4c:	mov	w0, #0x0                   	// #0
  405a50:	add	sp, sp, #0x10
  405a54:	ret
  405a58:	sub	sp, sp, #0x10
  405a5c:	str	w0, [sp, #12]
  405a60:	ldr	w0, [sp, #12]
  405a64:	sub	w0, w0, #0x20
  405a68:	cmp	w0, #0x5e
  405a6c:	b.hi	405a78 <ferror@plt+0x43b8>  // b.pmore
  405a70:	mov	w0, #0x1                   	// #1
  405a74:	b	405a7c <ferror@plt+0x43bc>
  405a78:	mov	w0, #0x0                   	// #0
  405a7c:	add	sp, sp, #0x10
  405a80:	ret
  405a84:	sub	sp, sp, #0x10
  405a88:	str	w0, [sp, #12]
  405a8c:	ldr	w0, [sp, #12]
  405a90:	cmp	w0, #0x7e
  405a94:	b.gt	405af0 <ferror@plt+0x4430>
  405a98:	ldr	w0, [sp, #12]
  405a9c:	cmp	w0, #0x7b
  405aa0:	b.ge	405ae8 <ferror@plt+0x4428>  // b.tcont
  405aa4:	ldr	w0, [sp, #12]
  405aa8:	cmp	w0, #0x60
  405aac:	b.gt	405af0 <ferror@plt+0x4430>
  405ab0:	ldr	w0, [sp, #12]
  405ab4:	cmp	w0, #0x5b
  405ab8:	b.ge	405ae8 <ferror@plt+0x4428>  // b.tcont
  405abc:	ldr	w0, [sp, #12]
  405ac0:	cmp	w0, #0x2f
  405ac4:	b.gt	405ad8 <ferror@plt+0x4418>
  405ac8:	ldr	w0, [sp, #12]
  405acc:	cmp	w0, #0x21
  405ad0:	b.ge	405ae8 <ferror@plt+0x4428>  // b.tcont
  405ad4:	b	405af0 <ferror@plt+0x4430>
  405ad8:	ldr	w0, [sp, #12]
  405adc:	sub	w0, w0, #0x3a
  405ae0:	cmp	w0, #0x6
  405ae4:	b.hi	405af0 <ferror@plt+0x4430>  // b.pmore
  405ae8:	mov	w0, #0x1                   	// #1
  405aec:	b	405af4 <ferror@plt+0x4434>
  405af0:	mov	w0, #0x0                   	// #0
  405af4:	add	sp, sp, #0x10
  405af8:	ret
  405afc:	sub	sp, sp, #0x10
  405b00:	str	w0, [sp, #12]
  405b04:	ldr	w0, [sp, #12]
  405b08:	cmp	w0, #0xd
  405b0c:	b.gt	405b20 <ferror@plt+0x4460>
  405b10:	ldr	w0, [sp, #12]
  405b14:	cmp	w0, #0x9
  405b18:	b.ge	405b2c <ferror@plt+0x446c>  // b.tcont
  405b1c:	b	405b34 <ferror@plt+0x4474>
  405b20:	ldr	w0, [sp, #12]
  405b24:	cmp	w0, #0x20
  405b28:	b.ne	405b34 <ferror@plt+0x4474>  // b.any
  405b2c:	mov	w0, #0x1                   	// #1
  405b30:	b	405b38 <ferror@plt+0x4478>
  405b34:	mov	w0, #0x0                   	// #0
  405b38:	add	sp, sp, #0x10
  405b3c:	ret
  405b40:	sub	sp, sp, #0x10
  405b44:	str	w0, [sp, #12]
  405b48:	ldr	w0, [sp, #12]
  405b4c:	sub	w0, w0, #0x41
  405b50:	cmp	w0, #0x19
  405b54:	b.hi	405b60 <ferror@plt+0x44a0>  // b.pmore
  405b58:	mov	w0, #0x1                   	// #1
  405b5c:	b	405b64 <ferror@plt+0x44a4>
  405b60:	mov	w0, #0x0                   	// #0
  405b64:	add	sp, sp, #0x10
  405b68:	ret
  405b6c:	sub	sp, sp, #0x10
  405b70:	str	w0, [sp, #12]
  405b74:	ldr	w0, [sp, #12]
  405b78:	sub	w0, w0, #0x30
  405b7c:	cmp	w0, #0x36
  405b80:	cset	w1, hi  // hi = pmore
  405b84:	and	w1, w1, #0xff
  405b88:	cmp	w1, #0x0
  405b8c:	b.ne	405bc0 <ferror@plt+0x4500>  // b.any
  405b90:	mov	x1, #0x1                   	// #1
  405b94:	lsl	x1, x1, x0
  405b98:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  405b9c:	movk	x0, #0x3ff
  405ba0:	and	x0, x1, x0
  405ba4:	cmp	x0, #0x0
  405ba8:	cset	w0, ne  // ne = any
  405bac:	and	w0, w0, #0xff
  405bb0:	cmp	w0, #0x0
  405bb4:	b.eq	405bc0 <ferror@plt+0x4500>  // b.none
  405bb8:	mov	w0, #0x1                   	// #1
  405bbc:	b	405bc4 <ferror@plt+0x4504>
  405bc0:	mov	w0, #0x0                   	// #0
  405bc4:	add	sp, sp, #0x10
  405bc8:	ret
  405bcc:	sub	sp, sp, #0x10
  405bd0:	str	w0, [sp, #12]
  405bd4:	ldr	w0, [sp, #12]
  405bd8:	sub	w0, w0, #0x41
  405bdc:	cmp	w0, #0x19
  405be0:	b.hi	405bf0 <ferror@plt+0x4530>  // b.pmore
  405be4:	ldr	w0, [sp, #12]
  405be8:	add	w0, w0, #0x20
  405bec:	b	405bf4 <ferror@plt+0x4534>
  405bf0:	ldr	w0, [sp, #12]
  405bf4:	add	sp, sp, #0x10
  405bf8:	ret
  405bfc:	sub	sp, sp, #0x10
  405c00:	str	w0, [sp, #12]
  405c04:	ldr	w0, [sp, #12]
  405c08:	sub	w0, w0, #0x61
  405c0c:	cmp	w0, #0x19
  405c10:	b.hi	405c20 <ferror@plt+0x4560>  // b.pmore
  405c14:	ldr	w0, [sp, #12]
  405c18:	sub	w0, w0, #0x20
  405c1c:	b	405c24 <ferror@plt+0x4564>
  405c20:	ldr	w0, [sp, #12]
  405c24:	add	sp, sp, #0x10
  405c28:	ret
  405c2c:	stp	x29, x30, [sp, #-48]!
  405c30:	mov	x29, sp
  405c34:	str	w0, [sp, #28]
  405c38:	mov	w0, #0x1                   	// #1
  405c3c:	strb	w0, [sp, #47]
  405c40:	mov	x1, #0x0                   	// #0
  405c44:	ldr	w0, [sp, #28]
  405c48:	bl	4016b0 <setlocale@plt>
  405c4c:	str	x0, [sp, #32]
  405c50:	ldr	x0, [sp, #32]
  405c54:	cmp	x0, #0x0
  405c58:	b.eq	405c90 <ferror@plt+0x45d0>  // b.none
  405c5c:	adrp	x0, 406000 <ferror@plt+0x4940>
  405c60:	add	x1, x0, #0xa60
  405c64:	ldr	x0, [sp, #32]
  405c68:	bl	401560 <strcmp@plt>
  405c6c:	cmp	w0, #0x0
  405c70:	b.eq	405c8c <ferror@plt+0x45cc>  // b.none
  405c74:	adrp	x0, 406000 <ferror@plt+0x4940>
  405c78:	add	x1, x0, #0xa68
  405c7c:	ldr	x0, [sp, #32]
  405c80:	bl	401560 <strcmp@plt>
  405c84:	cmp	w0, #0x0
  405c88:	b.ne	405c90 <ferror@plt+0x45d0>  // b.any
  405c8c:	strb	wzr, [sp, #47]
  405c90:	ldrb	w0, [sp, #47]
  405c94:	ldp	x29, x30, [sp], #48
  405c98:	ret
  405c9c:	stp	x29, x30, [sp, #-64]!
  405ca0:	mov	x29, sp
  405ca4:	str	x0, [sp, #24]
  405ca8:	ldr	x0, [sp, #24]
  405cac:	add	x0, x0, #0x20
  405cb0:	str	x0, [sp, #56]
  405cb4:	ldr	x1, [sp, #56]
  405cb8:	ldr	x0, [sp, #24]
  405cbc:	cmp	x1, x0
  405cc0:	b.cc	405d14 <ferror@plt+0x4654>  // b.lo, b.ul, b.last
  405cc4:	ldr	x0, [sp, #56]
  405cc8:	bl	401460 <malloc@plt>
  405ccc:	str	x0, [sp, #48]
  405cd0:	ldr	x0, [sp, #48]
  405cd4:	cmp	x0, #0x0
  405cd8:	b.eq	405d14 <ferror@plt+0x4654>  // b.none
  405cdc:	ldr	x0, [sp, #48]
  405ce0:	add	x0, x0, #0x10
  405ce4:	and	x0, x0, #0xffffffffffffffe0
  405ce8:	add	x0, x0, #0x10
  405cec:	str	x0, [sp, #40]
  405cf0:	ldr	x1, [sp, #40]
  405cf4:	ldr	x0, [sp, #48]
  405cf8:	sub	x1, x1, x0
  405cfc:	ldr	x0, [sp, #40]
  405d00:	sub	x0, x0, #0x1
  405d04:	and	w1, w1, #0xff
  405d08:	strb	w1, [x0]
  405d0c:	ldr	x0, [sp, #40]
  405d10:	b	405d18 <ferror@plt+0x4658>
  405d14:	mov	x0, #0x0                   	// #0
  405d18:	ldp	x29, x30, [sp], #64
  405d1c:	ret
  405d20:	stp	x29, x30, [sp, #-48]!
  405d24:	mov	x29, sp
  405d28:	str	x0, [sp, #24]
  405d2c:	ldr	x0, [sp, #24]
  405d30:	and	x0, x0, #0xf
  405d34:	cmp	x0, #0x0
  405d38:	b.eq	405d40 <ferror@plt+0x4680>  // b.none
  405d3c:	bl	401510 <abort@plt>
  405d40:	ldr	x0, [sp, #24]
  405d44:	and	x0, x0, #0x10
  405d48:	cmp	x0, #0x0
  405d4c:	b.eq	405d78 <ferror@plt+0x46b8>  // b.none
  405d50:	ldr	x0, [sp, #24]
  405d54:	sub	x0, x0, #0x1
  405d58:	ldrb	w0, [x0]
  405d5c:	and	x0, x0, #0xff
  405d60:	neg	x0, x0
  405d64:	ldr	x1, [sp, #24]
  405d68:	add	x0, x1, x0
  405d6c:	str	x0, [sp, #40]
  405d70:	ldr	x0, [sp, #40]
  405d74:	bl	4015b0 <free@plt>
  405d78:	nop
  405d7c:	ldp	x29, x30, [sp], #48
  405d80:	ret
  405d84:	stp	x29, x30, [sp, #-48]!
  405d88:	mov	x29, sp
  405d8c:	str	w0, [sp, #28]
  405d90:	ldr	w0, [sp, #28]
  405d94:	bl	401470 <wcwidth@plt>
  405d98:	str	w0, [sp, #44]
  405d9c:	ldr	w0, [sp, #44]
  405da0:	cmp	w0, #0x0
  405da4:	b.ge	405dc0 <ferror@plt+0x4700>  // b.tcont
  405da8:	ldr	w0, [sp, #28]
  405dac:	bl	401420 <iswcntrl@plt>
  405db0:	cmp	w0, #0x0
  405db4:	cset	w0, eq  // eq = none
  405db8:	and	w0, w0, #0xff
  405dbc:	b	405dc4 <ferror@plt+0x4704>
  405dc0:	ldr	w0, [sp, #44]
  405dc4:	ldp	x29, x30, [sp], #48
  405dc8:	ret
  405dcc:	stp	x29, x30, [sp, #-32]!
  405dd0:	mov	x29, sp
  405dd4:	str	x0, [sp, #24]
  405dd8:	str	x1, [sp, #16]
  405ddc:	ldr	x0, [sp, #16]
  405de0:	ldr	x1, [x0]
  405de4:	ldr	x0, [sp, #16]
  405de8:	add	x0, x0, #0x18
  405dec:	cmp	x1, x0
  405df0:	b.ne	405e2c <ferror@plt+0x476c>  // b.any
  405df4:	ldr	x0, [sp, #24]
  405df8:	add	x3, x0, #0x18
  405dfc:	ldr	x0, [sp, #16]
  405e00:	add	x1, x0, #0x18
  405e04:	ldr	x0, [sp, #16]
  405e08:	ldr	x0, [x0, #8]
  405e0c:	mov	x2, x0
  405e10:	mov	x0, x3
  405e14:	bl	401370 <memcpy@plt>
  405e18:	ldr	x0, [sp, #24]
  405e1c:	add	x1, x0, #0x18
  405e20:	ldr	x0, [sp, #24]
  405e24:	str	x1, [x0]
  405e28:	b	405e3c <ferror@plt+0x477c>
  405e2c:	ldr	x0, [sp, #16]
  405e30:	ldr	x1, [x0]
  405e34:	ldr	x0, [sp, #24]
  405e38:	str	x1, [x0]
  405e3c:	ldr	x0, [sp, #16]
  405e40:	ldr	x1, [x0, #8]
  405e44:	ldr	x0, [sp, #24]
  405e48:	str	x1, [x0, #8]
  405e4c:	ldr	x0, [sp, #16]
  405e50:	ldrb	w1, [x0, #16]
  405e54:	ldr	x0, [sp, #24]
  405e58:	strb	w1, [x0, #16]
  405e5c:	ldr	x0, [sp, #24]
  405e60:	ldrb	w0, [x0, #16]
  405e64:	cmp	w0, #0x0
  405e68:	b.eq	405e7c <ferror@plt+0x47bc>  // b.none
  405e6c:	ldr	x0, [sp, #16]
  405e70:	ldr	w1, [x0, #20]
  405e74:	ldr	x0, [sp, #24]
  405e78:	str	w1, [x0, #20]
  405e7c:	nop
  405e80:	ldp	x29, x30, [sp], #32
  405e84:	ret
  405e88:	sub	sp, sp, #0x10
  405e8c:	strb	w0, [sp, #15]
  405e90:	ldrb	w0, [sp, #15]
  405e94:	lsr	w0, w0, #5
  405e98:	and	w0, w0, #0xff
  405e9c:	mov	w1, w0
  405ea0:	adrp	x0, 406000 <ferror@plt+0x4940>
  405ea4:	add	x0, x0, #0xa70
  405ea8:	sxtw	x1, w1
  405eac:	ldr	w1, [x0, x1, lsl #2]
  405eb0:	ldrb	w0, [sp, #15]
  405eb4:	and	w0, w0, #0x1f
  405eb8:	lsr	w0, w1, w0
  405ebc:	and	w0, w0, #0x1
  405ec0:	cmp	w0, #0x0
  405ec4:	cset	w0, ne  // ne = any
  405ec8:	and	w0, w0, #0xff
  405ecc:	add	sp, sp, #0x10
  405ed0:	ret
  405ed4:	stp	x29, x30, [sp, #-112]!
  405ed8:	mov	x29, sp
  405edc:	str	x0, [sp, #24]
  405ee0:	bl	4015c0 <__ctype_get_mb_cur_max@plt>
  405ee4:	cmp	x0, #0x1
  405ee8:	b.ls	405f7c <ferror@plt+0x48bc>  // b.plast
  405eec:	str	xzr, [sp, #104]
  405ef0:	ldr	x0, [sp, #24]
  405ef4:	str	x0, [sp, #56]
  405ef8:	strb	wzr, [sp, #40]
  405efc:	add	x0, sp, #0x28
  405f00:	add	x0, x0, #0x4
  405f04:	mov	x2, #0x8                   	// #8
  405f08:	mov	w1, #0x0                   	// #0
  405f0c:	bl	4014b0 <memset@plt>
  405f10:	strb	wzr, [sp, #52]
  405f14:	b	405f38 <ferror@plt+0x4878>
  405f18:	ldr	x0, [sp, #104]
  405f1c:	add	x0, x0, #0x1
  405f20:	str	x0, [sp, #104]
  405f24:	ldr	x1, [sp, #56]
  405f28:	ldr	x0, [sp, #64]
  405f2c:	add	x0, x1, x0
  405f30:	str	x0, [sp, #56]
  405f34:	strb	wzr, [sp, #52]
  405f38:	add	x0, sp, #0x28
  405f3c:	bl	404cbc <ferror@plt+0x35fc>
  405f40:	ldrb	w0, [sp, #72]
  405f44:	eor	w0, w0, #0x1
  405f48:	and	w0, w0, #0xff
  405f4c:	cmp	w0, #0x0
  405f50:	b.ne	405f60 <ferror@plt+0x48a0>  // b.any
  405f54:	ldr	w0, [sp, #76]
  405f58:	cmp	w0, #0x0
  405f5c:	b.eq	405f68 <ferror@plt+0x48a8>  // b.none
  405f60:	mov	w0, #0x1                   	// #1
  405f64:	b	405f6c <ferror@plt+0x48ac>
  405f68:	mov	w0, #0x0                   	// #0
  405f6c:	cmp	w0, #0x0
  405f70:	b.ne	405f18 <ferror@plt+0x4858>  // b.any
  405f74:	ldr	x0, [sp, #104]
  405f78:	b	405f84 <ferror@plt+0x48c4>
  405f7c:	ldr	x0, [sp, #24]
  405f80:	bl	401390 <strlen@plt>
  405f84:	ldp	x29, x30, [sp], #112
  405f88:	ret
  405f8c:	nop
  405f90:	stp	x29, x30, [sp, #-64]!
  405f94:	mov	x29, sp
  405f98:	stp	x19, x20, [sp, #16]
  405f9c:	adrp	x20, 417000 <ferror@plt+0x15940>
  405fa0:	add	x20, x20, #0xdf0
  405fa4:	stp	x21, x22, [sp, #32]
  405fa8:	adrp	x21, 417000 <ferror@plt+0x15940>
  405fac:	add	x21, x21, #0xde8
  405fb0:	sub	x20, x20, x21
  405fb4:	mov	w22, w0
  405fb8:	stp	x23, x24, [sp, #48]
  405fbc:	mov	x23, x1
  405fc0:	mov	x24, x2
  405fc4:	bl	401328 <mbrtowc@plt-0x38>
  405fc8:	cmp	xzr, x20, asr #3
  405fcc:	b.eq	405ff8 <ferror@plt+0x4938>  // b.none
  405fd0:	asr	x20, x20, #3
  405fd4:	mov	x19, #0x0                   	// #0
  405fd8:	ldr	x3, [x21, x19, lsl #3]
  405fdc:	mov	x2, x24
  405fe0:	add	x19, x19, #0x1
  405fe4:	mov	x1, x23
  405fe8:	mov	w0, w22
  405fec:	blr	x3
  405ff0:	cmp	x20, x19
  405ff4:	b.ne	405fd8 <ferror@plt+0x4918>  // b.any
  405ff8:	ldp	x19, x20, [sp, #16]
  405ffc:	ldp	x21, x22, [sp, #32]
  406000:	ldp	x23, x24, [sp, #48]
  406004:	ldp	x29, x30, [sp], #64
  406008:	ret
  40600c:	nop
  406010:	ret
  406014:	nop
  406018:	adrp	x2, 418000 <ferror@plt+0x16940>
  40601c:	mov	x1, #0x0                   	// #0
  406020:	ldr	x2, [x2, #448]
  406024:	b	401400 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406028 <.fini>:
  406028:	stp	x29, x30, [sp, #-16]!
  40602c:	mov	x29, sp
  406030:	ldp	x29, x30, [sp], #16
  406034:	ret
