<?xml version="1.0" encoding="ISO-8859-1"?><chip name="chip_name" id="2:2"><config>
      <chipsize>512</chipsize>
   <regwidth>32</regwidth><buswidth>32</buswidth><regbits>7</regbits><blockbits>0</blockbits><chipbits>0</chipbits><addressunit>32</addressunit><variants><variant name="none" isselected="true">
         <doc>'none' variant states including all templates which are not assigned any variant property.</doc>
      </variant></variants></config>
   
<block name="direct_regmap" offset="0" id="3:2" coverage="on" module_name="direct_regmap" u_file_prefix="direct_" u_indirect_access_define="false" reset_type="async" u_use_eeprom="true" u_short_names="true" u_sv_short_names="true" u_fields_names="true" u_data_width="32" arv_setup_seq="ee_cfg" uvm_sequencer="parent" uvm_regmodel_container="regmap_block,regs.direct_block">
   <config>
      <blocksize>512</blocksize>
   </config>
   <doc> \nNote 0: Do not change Names, Addresses, or Bit positions for fields colored in purple. \nNote 1: Fields colored in orange are optional and can be removed.\nNote 2: "dev_lock" bit is a special bit to lock access. Do not change its name.\nNote 3: The default value of the "ee_addr" field must be the address where the trim fields (like "d_osc_trim" and/or "d_ibias_trim") are in.\nNote 4: Avoid shadowing ECC and unused bits in EEPROM in sake of area savings.\nNote 5: If all EEPROM/SHADOW memory matches names and bit positions (ECC and unused bits must be omitted in shadow). Reserved registers in EEPROM are shadowed. Unused registers in EEPROM do not have a shadow register associated.</doc>
<section name="eeprom" offset="0" external="true" id="4:2" coverage="on" u_use_self_test="true" u_use_margin_test="true" no_reg_hw_reset_test="true" unlock_seq="asd" >
   <doc> </doc>
<reg name="eeprom_0" id="5:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[0]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_0" id="5:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:22" name="itest" id="5:10">
      <doc>Binary count of test insertions (including retests).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:14" name="y_die_loc" id="5:11">
      <doc>8 bits Y die location (accommodates up to 256 dies in Y).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="13:6" name="x_die_loc" id="5:12">
      <doc>8 bits X die location (accommodates up to 256 dies in X).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:0" name="eeprom_rev" id="5:13">
      <doc>EEPROM revision.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1" id="6:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[1]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_1" id="6:9">
      <doc>Error correction code.\nTesting2</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:22" name="ptest" id="6:10">
      <doc>Binary "last" operation identifier (Post Bake 1-3, FT R/H, FT R/C, etc).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:6" name="factory_lot" id="6:11">
      <doc>Factory Probe Lot (uses 3rd - 7th digits of the lot number).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:0" name="factory_wafer" id="6:12">
      <doc>Factory Wafer Number (stores up to 64 wafers).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_2" id="7:2" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[2]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_2" id="7:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:10" name="cas_id" id="7:10">
      <doc>CAS/ID for Customer code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:7" name="eeprom_post_bake_p_f" id="7:11">
      <doc>EEPROM post-bake P/F (P=111,F=000), allows clean post-bake multi pass.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6:0" name="ee_spare_0_dpe" id="7:12">
      <doc>Spare bits for DPE and/or future use.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_3" id="8:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[3]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_3" id="8:9">
      <doc>Error Code Correction</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:0" name="reserved3" id="8:10">
      <doc>Reserved register</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_4" id="9:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[4]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_4" id="9:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="reserved" id="9:10">
      <doc>Reserved bit</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24:8" name="unused_4" id="9:11">
      <doc>Unused.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:4" name="d_osc_trim" id="9:12">
      <doc>Oscillator trimming during POR data.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3:0" name="d_ibias_trim" id="9:13">
      <doc>Bias current trimming during POR data.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_5" id="10:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[5]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_5" id="10:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="unused_5a" id="10:10">
      <doc>Unused</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="d_afe_ac_cpl_e" id="10:11">
      <doc>Enables Sigma-delta ADC AC-coupled.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:18" name="cvh_quad_shift" id="10:12">
      <doc>CVH controller second bus shift for four active segments.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="17" name="cvh_quad_e" id="10:13">
      <doc>Enables four active segments in CVH controller.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16" name="cvh_single_e" id="10:14">
      <doc>Enables only one active segment in CVH controller.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:10" name="d_cvh_dir_sel" id="10:15">
      <doc>Configuration of CVH bias current direction.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9" name="d_afe_ckchop_e" id="10:16">
      <doc>Analog front end chopping enable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="8" name="unused_5b" id="10:17">
      <doc>Unused</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:6" name="cvh_gain" id="10:18">
      <doc>Analog front end gain.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:4" name="cvh_cmode" id="10:19">
      <doc>CVH common mode.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3:0" name="cvh_bias" id="10:20">
      <doc>CVH bias.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_6" id="11:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[6]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_6" id="11:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="output_override_n" id="11:10">
      <doc>Overrides the output selection negated. \nFor CAS 0 &amp; 1, forces PWM output. \nFor CAS 2 forces analog output</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24:23" name="cas_sel" id="11:11">
      <doc>Selects the output type:\n0: Analog Ratiometric\n1: Analog No Ratiometric\n2: PWM\n3: PWM</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="22" name="manch_shared_out_sel" id="11:12">
      <doc>Manchester shared output selection</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:20" name="manch_trigger_dis" id="11:13">
      <doc>Manchested trigger disable.\nbit 1: OVLO DISABLE\nbit 0: PWM DISABLE</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19" name="d_ratiometric_dis" id="11:14">
      <doc>Temperature slope selection.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="18:17" name="angle_corr_dis" id="11:15">
      <doc>Disables angle error correction.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16" name="ups_bypass" id="11:16">
      <doc>CIC interpolator bypass.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15" name="ups_watchdog_dis" id="11:17">
      <doc>Disables watchdog for CIC interpolator.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="14:11" name="mfs_h1_lim" id="11:18">
      <doc>MFS limit for first harmonic (H1A).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10:7" name="mfs_h2_lim" id="11:19">
      <doc>MFS limit for second harmonic (H2A).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="die_id" id="11:20">
      <doc>Die Id. Adds 180° offset.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="mov_ave_dis" id="11:21">
      <doc>Disable moving average filter.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="temp_hyst_e" id="11:22">
      <doc>Enables temperature hysteresis.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="cvh_asm" id="11:23">
      <doc>Enables CVH alternative sliding mode.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="d_afe_sdm_ckchop_e" id="11:24">
      <doc>Enables chopping mode for CTSDM opamps.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1:0" name="cvh_smode" id="11:25">
      <doc>CVH sliding mode.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x2</default>
   </field>
</reg><reg name="eeprom_7" id="12:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access. factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[7]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_7" id="12:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="mfs_h1_dis" id="12:10">
      <doc>MFS disable for first harmonic (H1A).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="mfs_h2_dis" id="12:11">
      <doc>MFS disable for second harmonic (H2A).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:12" name="mfs_scale_l" id="12:12">
      <doc>MFS scale coefficient below 25C.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="mfs_scale_h" id="12:13">
      <doc>MFS scale coefficient above 25C.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_8" id="13:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[8]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_8" id="13:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="unused_8" id="13:10">
      <doc>Unused</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="dac_trim_offset_adj" id="13:11">
      <doc>Subtracts 24 to the offset to compensate for ground issues.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:12" name="temp_offset" id="13:12">
      <doc>Temperature offset.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="mfs_offset" id="13:13">
      <doc>MFS offset coefficient.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_9" id="14:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[9]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_9" id="14:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:17" name="dac_trim_slope_h" id="14:10">
      <doc>High slope trimming for Sigma-Delta DAC.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16:8" name="dac_trim_slope_l" id="14:11">
      <doc>Low slope trimming for Sigma-Delta DAC.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:0" name="dac_trim_offset" id="14:12">
      <doc>Offset trimming for Sigma-Delta DAC.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_a" id="15:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[10]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_a" id="15:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:24" name="d_cvh_st_off" id="15:10">
      <doc>CVH self test offset</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:22" name="cvh_st_erb" id="15:11">
      <doc>CVH self test error</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:20" name="cvh_st_cmode" id="15:12">
      <doc>CVH self test cmode</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19" name="d_hi_thr_sel" id="15:13">
      <doc>Manchester Hi threshold selection</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="18" name="d_lo_thr_sel" id="15:14">
      <doc>Manchester Lo threshold selection</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="17:12" name="h2a_room" id="15:15">
      <doc>Angle error coefficient H2A Room.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="angle_offset" id="15:16">
      <doc>Angle offset.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_b" id="16:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[11]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_b" id="16:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:20" name="h1a_room" id="16:10">
      <doc>Angle error coefficient H1A Room.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19:10" name="h2p_room" id="16:11">
      <doc>Angle error coefficient H2P Room.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:0" name="h1p_room" id="16:12">
      <doc>Angle error coefficient H1P Room.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_c" id="17:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[12]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_c" id="17:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:20" name="dc_slope" id="17:10">
      <doc>Angle error coefficient DC Slope.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19:10" name="h1p_slope" id="17:11">
      <doc>Angle error coefficient H1P Slope.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:0" name="h2p_slope" id="17:12">
      <doc>Angle error coefficient H2P Slope.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_d" id="18:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[13]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_d" id="18:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="unused_d" id="18:10">
      <doc>Unused</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24:21" name="cvh_st_dly" id="18:11">
      <doc>CVH self test delay</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="20:13" name="tt_hys" id="18:12">
      <doc>Tiny Temp hysteresis setting</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:7" name="h2a_slope" id="18:13">
      <doc>Angle error coefficient H2A Slope.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6:0" name="h1a_slope" id="18:14">
      <doc>Angle error coefficient H1A Slope.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_e" id="19:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[14]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_e" id="19:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="unused_e" id="19:10">
      <doc>Unused</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="afe_sdm_ck_e" id="19:11">
      <doc>AFE SDM clock enable</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23" name="abe_qvo_ck_e" id="19:12">
      <doc>ABE QVO clock enable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="22" name="abe_sdm_ck_e" id="19:13">
      <doc>ABE SDM clock enable</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:15" name="h1a_slope_inf" id="19:14">
      <doc>Angle error coefficient H1A Slope Inf.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="14:10" name="h1a_t_inf" id="19:15">
      <doc>Angle error coefficient H1A inflection point temp.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:0" name="h1p_slope_inf" id="19:16">
      <doc>Angle error coefficient H1P Slope Inf.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_f" id="20:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[15]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_f" id="20:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="unused_f" id="20:10">
      <doc>Unused</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="tt_enable" id="20:11">
      <doc>Tiny Temp enable</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23" name="tt_freeze_n" id="20:12">
      <doc>Tiny Temp Freeze negated</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="22" name="tt_chop_dis" id="20:13">
      <doc>Tiny Temp Chopping Disable</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21" name="tt_hys_e" id="20:14">
      <doc>Tiny Temp hysteresis enable</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="20:13" name="tt_scale" id="20:15">
      <doc>Tiny Temp scale</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:5" name="tt_offset" id="20:16">
      <doc>Tiny Temp Offset</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4:0" name="h1p_t_inf" id="20:17">
      <doc>Angle error coefficient H1P inflection point temp.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_10" id="21:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[16]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_10" id="21:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:0" name="spare_10" id="21:10">
      <doc>Spare.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_11" id="22:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[17]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_11" id="22:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_1" id="22:10">
      <doc>Linearization coefficient 1, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 1.\n1: Variable segment mode coeff Y0</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_0" id="22:11">
      <doc>Linearization coefficient 0, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 0.\n1: Variable segment mode coeff X0</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_12" id="23:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[18]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_12" id="23:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_3" id="23:10">
      <doc>Linearization coefficient 3, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 3.\n1: Variable segment mode coeff Y1</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_2" id="23:11">
      <doc>Linearization coefficient 2, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 2.\n1: Variable segment mode coeff X1</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_13" id="24:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[19]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_13" id="24:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_5" id="24:10">
      <doc>Linearization coefficient 5, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 5.\n1: Variable segment mode coeff Y2</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_4" id="24:11">
      <doc>Linearization coefficient 4, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 4.\n1: Variable segment mode coeff X2</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_14" id="25:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[20]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_14" id="25:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_7" id="25:10">
      <doc>Linearization coefficient 6, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 6.\n1: Variable segment mode coeff Y3</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_6" id="25:11">
      <doc>Linearization coefficient 6, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 6.\n1: Variable segment mode coeff X3</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_15" id="26:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access. customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[21]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_15" id="26:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_9" id="26:10">
      <doc>Linearization coefficient 9, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 9.\n1: Variable segment mode coeff Y4</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_8" id="26:11">
      <doc>Linearization coefficient 8, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 8.\n1: Variable segment mode coeff X4</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_16" id="27:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[22]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_16" id="27:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_11" id="27:10">
      <doc>Linearization coefficient 11, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 11.\n1: Variable segment mode coeff Y5</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_10" id="27:11">
      <doc>Linearization coefficient 10, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 10.\n1: Variable segment mode coeff X5</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_17" id="28:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[23]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_17" id="28:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_13" id="28:10">
      <doc>Linearization coefficient 13, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 13.\n1: Variable segment mode coeff Y6</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_12" id="28:11">
      <doc>Linearization coefficient 12, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 12.\n1: Variable segment mode coeff X6</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_18" id="29:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[24]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_18" id="29:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_15" id="29:10">
      <doc>Linearization coefficient 15, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 15.\n1: Variable segment mode coeff Y7</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_14" id="29:11">
      <doc>Linearization coefficient 14, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 14.\n1: Variable segment mode coeff X7</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_19" id="30:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[25]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_19" id="30:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:13" name="lin_coeff_17" id="30:10">
      <doc>Linearization coefficient 17, functionality varies with lin_fix0_var1.\n0: Fixed segment mode UNUSED.\n1: Variable segment mode coeff Y8</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_16" id="30:11">
      <doc>Linearization coefficient 16, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 16.\n1: Variable segment mode coeff X8</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1a" id="31:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[26]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_1a" id="31:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="shrtstrk_e" id="31:10">
      <doc>Short stroke enable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24:13" name="pre_gain_offset" id="31:11">
      <doc>Allows the angle to be zeroed prior to the application of the gain.\nRanging from -2048 to +2047.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="gain" id="31:12">
      <doc>Angle gain. 5 bits integer - 8 bits fractional.\nRanging from 1.000 to 32.99609375\nLSB = 0.00390625.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1b" id="32:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[27]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_1b" id="32:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="clamper_e" id="32:10">
      <doc>Short stroke clamper enable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="rollover_e" id="32:11">
      <doc>Short stroke rollover enable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:12" name="max_input" id="32:12">
      <doc>Short stroke max input.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="min_input" id="32:13">
      <doc>Short stroke min input.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1c" id="33:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[28]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_1c" id="33:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:12" name="post_gain_offset" id="33:10">
      <doc>Short stroke post_gain offset.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:6" name="high_clamp" id="33:11">
      <doc>Short stroke high clamp.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:0" name="low_clamp" id="33:12">
      <doc>Short stroke low clamp.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1d" id="34:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[29]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_1d" id="34:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="hyst_0_360" id="34:10">
      <doc>When 1 applies the hysteresis only around the 0/360 degree crossing.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24:23" name="angle_hyst" id="34:11">
      <doc>Angle hysteresis selection.\n00: 0.000°\n01: 0.352°\n10: 0.703°\n11: 1.406°</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="22:20" name="pwm_freq" id="34:12">
      <doc>PWM frequency selection.\n000: 20000.00 Hz\n001: 10000.00 Hz\n010:  5000.00 Hz\n011:  2500.00 Hz\n100:  1250.00 Hz\n101:   625.00 Hz\n110:   312.50 Hz\n111:   156.25 Hz</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19:17" name="angle_ave" id="34:13">
      <doc>Angle average.\nSamples_to_average = 2^angle_ave.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16:8" name="miss_mag_thrsh" id="34:14">
      <doc>Missing magnet threshold.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7" name="toor_dis" id="34:15">
      <doc>Temperature out of range disable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="inter_dis" id="34:16">
      <doc>DSP arithmetic internal error disable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="uvlo_dis" id="34:17">
      <doc>Under voltage error disable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="ovlo_dis" id="34:18">
      <doc>Over voltage error disable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="ee_dbe_dis" id="34:19">
      <doc>EEPROM double bit error disable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="max_input_dis" id="34:20">
      <doc>Max input error disable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="min_input_dis" id="34:21">
      <doc>Min input error disable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="miss_mag_dis" id="34:22">
      <doc>Missing magnet error disable.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1e" id="35:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[30]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_1e" id="35:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25" name="dev_lock" id="35:10">
      <doc>Device lock bit.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="comm_lock" id="35:11">
      <doc>If set, the part cannot be unlocked by Manchester commands. An analog event must be set via comm_lock_override pin to get rid of this access layer.\nSee Access Controller Spec</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:22" name="abist_e" id="35:12">
      <doc>ABIST enable configuration:\n\s\s\s00 - Disabled.\n\s\s\s01 - Power on.\n\s\s\s10 - User requested.\n\s\s\s11 - Both.\n(User requested can be either customer, factory or open depending where is placed bist_start volatile field).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:20" name="lbist_e" id="35:13">
      <doc>LBIST enable configuration:\n\s\s\s00 - Disabled.\n\s\s\s01 - Power on.\n\s\s\s10 - User requested.\n\s\s\s11 - Both.\n(User requested can be either customer, factory or open depending where is placed bist_start volatile field).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19" name="dac_range" id="35:14">
      <doc>DAC range selection:\n0: 5% - 95%\n1: 10% - 90 %</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="18" name="angle_ref" id="35:15">
      <doc>Angle reference for Short stroke</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="17" name="unused_1e" id="35:16">
      <doc>Unused.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16" name="d_abe_bw" id="35:17">
      <doc>Analog back end bandwidth selection.\n0: 30KHz\n1: 15KHz</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15" name="polarity" id="35:18">
      <doc>Two's complements the angle.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="14" name="lin_coeff_scalar" id="35:19">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="13:10" name="lin_coeff_active" id="35:20">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:3" name="lin_bin_hyst" id="35:21">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2:1" name="lin_mode" id="35:22">
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="lin_enable" id="35:23">
      <doc>Enables linearization mode</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1f" id="36:2" u_lock="customer_eeprom_lock_wr" lock_r="customer_eeprom_lock_rd" lock="access.customer_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[31]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_1f" id="36:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:0" name="cust_word" id="36:10">
      <doc>Customer reserved word.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg></section><section name="shadow" offset="128" id="38:2" unlock_seq="qazxsw()" >
   <doc> </doc>
<reg name="shadow_4" offset="16" id="39:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x04">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25" name="reserved" id="39:9" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_4_reserved_q">
      <doc>Reserved bit\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:4" name="d_osc_trim" id="39:10" registered="false" trimming="true" hdl_path="u_dig_top.u_trim_mngr_d_osc_trim.trim_data_ltch">
      <doc>Oscillator trimming during POR data.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3:0" name="d_ibias_trim" id="39:11" registered="false" trimming="true" hdl_path="u_dig_top.u_trim_mngr_d_ibias_trim.trim_data_ltch">
      <doc>Bias current trimming during POR data.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_5" id="40:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x05" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_5_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="24" name="d_afe_ac_cpl_e" id="40:9" hdl_path="d_afe_ac_cpl_e_q" output_coupling="true">
      <doc>Enables Sigma-delta ADC AC-coupled.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:18" name="cvh_quad_shift" id="40:10" hdl_path="cvh_quad_shift_q">
      <doc>CVH controller second bus shift for four active segments.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x5</default>
   </field>
   <field offset="17" name="cvh_quad_e" id="40:11" hdl_path="cvh_quad_e_q">
      <doc>Enables four active segments in CVH controller.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x1</default>
   </field>
   <field offset="16" name="cvh_single_e" id="40:12" hdl_path="cvh_single_e_q">
      <doc>Enables only one active segment in CVH controller.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15:10" name="d_cvh_dir_sel" id="40:13" hdl_path="d_cvh_dir_sel_q" output_coupling="true">
      <doc>Configuration of CVH bias current direction.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x1B</default>
   </field>
   <field offset="9" name="d_afe_ckchop_e" id="40:14" hdl_path="d_afe_ckchop_e_q" output_coupling="true">
      <doc>Analog front end chopping disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:6" name="afe_gain" id="40:15" hdl_path="afe_gain_q">
      <doc>Analog front end gain.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:4" name="cvh_cmode" id="40:16" hdl_path="cvh_cmode_q">
      <doc>CVH common mode.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3:0" name="cvh_bias" id="40:17" hdl_path="cvh_bias_q">
      <doc>CVH bias.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0xA</default>
   </field>
</reg><reg name="shadow_6" id="41:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x06" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_6_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25" name="output_override_n" id="41:9" hdl_path="output_override_n_q">
      <doc>Overrides the output selection negated. \nFor CAS 0 &amp; 1, forces PWM output. \nFor CAS 2 forces analog output\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24:23" name="cas_sel" id="41:10" hdl_path="cas_sel_q">
      <doc>Selects the output type:\n0: Analog Ratiometric\n1: Analog No Ratiometric\n2: PWM\n3: PWM\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="22" name="manch_shared_out_sel" id="41:11" hdl_path="manch_shared_out_nsel_q" no_field_tests="true">
      <doc>Manchester shared output selection\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:20" name="manch_trigger_dis" id="41:12" hdl_path="manch_trigger_dis_q">
      <doc>Manchested trigger disable.\nbit 1: OVLO DISABLE\nbit 0: PWM DISABLE\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19" name="d_ratiometric_dis" id="41:13" hdl_path="d_ratiometric_dis_q" output_coupling="true">
      <doc>Temperature slope selection.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="18:17" name="angle_corr_dis" id="41:14" hdl_path="angle_corr_dis_q">
      <doc>Disables angle error correction.\n00: full correction\n01: correction only with 25°C coefficients for the   \n\s\s\s\sfull range\n10: correction only with 25°C DC amp for the full\n\s\s\s\srange (no harmonic compensation).\n11: No correction at all.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16" name="ups_bypass" id="41:15" hdl_path="ups_bypass_q">
      <doc>CIC interpolator bypass.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15" name="ups_watchdog_dis" id="41:16" hdl_path="ups_watchdog_dis_q">
      <doc>Disables watchdog for CIC interpolator.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="14:11" name="mfs_h1_lim" id="41:17" hdl_path="mfs_h1_lim_q">
      <doc>MFS limit for first harmonic (H1A).\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10:7" name="mfs_h2_lim" id="41:18" hdl_path="mfs_h2_lim_q">
      <doc>MFS limit for second harmonic (H2A).\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="die_id" id="41:19" hdl_path="die_id_q">
      <doc>Die Id. Adds 180° offset.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="mov_ave_dis" id="41:20" hdl_path="mov_ave_dis_q">
      <doc>Disable moving average filter.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="temp_hyst_e" id="41:21" hdl_path="temp_hyst_e_q">
      <doc>Enables temperature hysteresis.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="cvh_asm" id="41:22" hdl_path="cvh_asm_q">
      <doc>Enables CVH alternative sliding mode.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="d_afe_sdm_ckchop_e" id="41:23" hdl_path="d_afe_sdm_ckchop_e_q" output_coupling="true">
      <doc>Enables chopping mode for CTSDM opamps.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1:0" name="cvh_smode" id="41:24" hdl_path="cvh_smode_q">
      <doc>CVH sliding mode.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x2</default>
   </field>
</reg><reg name="shadow_7" id="42:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x07" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_7_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25" name="mfs_h1_dis" id="42:9" hdl_path="mfs_h1_dis_q">
      <doc>MFS disable for first harmonic (H1A).\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x1</default>
   </field>
   <field offset="24" name="mfs_h2_dis" id="42:10" hdl_path="mfs_h2_dis_q">
      <doc>MFS disable for second harmonic (H2A).\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x1</default>
   </field>
   <field offset="23:12" name="mfs_scale_l" id="42:11" hdl_path="mfs_scale_l_q">
      <doc>MFS scale coefficient below 25C.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="mfs_scale_h" id="42:12" hdl_path="mfs_scale_h_q">
      <doc>MFS scale coefficient above 25C.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_8" id="43:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x08" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_8_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="24" name="dac_trim_offset_adj" id="43:9" hdl_path="dac_trim_offset_adj_q">
      <doc>Subtracts 24 to the offset to compensate for ground issues. \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:12" name="temp_offset" id="43:10" hdl_path="temp_offset_q">
      <doc>Temperature offset.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="mfs_offset" id="43:11" hdl_path="mfs_offset_q">
      <doc>MFS offset coefficient.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_9" id="44:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x09" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_9_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:17" name="dac_trim_slope_h" id="44:9" hdl_path="dac_trim_slope_h_q">
      <doc>High slope trimming for Sigma-Delta DAC.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16:8" name="dac_trim_slope_l" id="44:10" hdl_path="dac_trim_slope_l_q">
      <doc>Low slope trimming for Sigma-Delta DAC.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7:0" name="dac_trim_offset" id="44:11" hdl_path="dac_trim_offset_q">
      <doc>Offset trimming for Sigma-Delta DAC.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_a" id="45:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x0a" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_a_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:24" name="d_cvh_st_off" id="45:9" hdl_path="d_cvh_st_off_q" output_coupling="true">
      <doc>CVH self test offset\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:22" name="cvh_st_erb" id="45:10" hdl_path="cvh_st_erb_q">
      <doc>CVH self test error\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:20" name="cvh_st_cmode" id="45:11" hdl_path="cvh_st_cmode_q">
      <doc>CVH self test cmode\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19" name="d_hi_thr_sel" id="45:12" hdl_path="d_hi_thr_sel_q" output_coupling="true">
      <doc>Manchester Hi threshold selection\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="18" name="d_lo_thr_sel" id="45:13" hdl_path="d_lo_thr_sel_q" output_coupling="true">
      <doc>Manchester Lo threshold selection\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="17:12" name="h2a_room" id="45:14" hdl_path="h2a_room_q">
      <doc>Angle error coefficient H2A Room.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="angle_offset" id="45:15" hdl_path="angle_offset_q">
      <doc>Angle offset.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_b" id="46:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x0b" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_b_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:20" name="h1a_room" id="46:9" hdl_path="h1a_room_q">
      <doc>Angle error coefficient H1A Room.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19:10" name="h2p_room" id="46:10" hdl_path="h2p_room_q">
      <doc>Angle error coefficient H2P Room.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:0" name="h1p_room" id="46:11" hdl_path="h1p_room_q">
      <doc>Angle error coefficient H1P Room.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_c" id="47:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" shadow_address="0x0c" clock_enable="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_c_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:20" name="dc_slope" id="47:9" hdl_path="dc_slope_q">
      <doc>Angle error coefficient DC Slope.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19:10" name="h1p_slope" id="47:10" hdl_path="h1p_slope_q">
      <doc>Angle error coefficient H1P Slope.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:0" name="h2p_slope" id="47:11" hdl_path="h2p_slope_q">
      <doc>Angle error coefficient H2P Slope.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_d" id="48:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x0d" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_d_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="24:21" name="cvh_st_dly" id="48:9" hdl_path="cvh_st_dly_q">
      <doc>CVH self test delay\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="20:13" name="tt_hys" id="48:10" hdl_path="tt_hys_q">
      <doc>Tiny Temp hysteresis setting\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:7" name="h2a_slope" id="48:11" hdl_path="h2a_slope_q">
      <doc>Angle error coefficient H2A Slope.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6:0" name="h1a_slope" id="48:12" hdl_path="h1a_slope_q">
      <doc>Angle error coefficient H1A Slope.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_e" id="49:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0xe" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_e_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="24" name="afe_sdm_ck_e" id="49:9" hdl_path="afe_sdm_ck_e_q">
      <doc>AFE SDM clock enable\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23" name="abe_qvo_ck_e" id="49:10" hdl_path="abe_qvo_ck_e_q">
      <doc>ABE QVO clock enable. \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="22" name="abe_sdm_ck_e" id="49:11" hdl_path="abe_sdm_ck_e_q">
      <doc>ABE SDM clock enable\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:15" name="h1a_slope_inf" id="49:12" hdl_path="h1a_slope_inf_q">
      <doc>Angle error coefficient H1A Slope Inf.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="14:10" name="h1a_t_inf" id="49:13" hdl_path="h1a_t_inf_q">
      <doc>Angle error coefficient H1A inflection point temp.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:0" name="h1p_slope_inf" id="49:14" hdl_path="h1p_slope_inf_q">
      <doc>Angle error coefficient H1P Slope Inf. \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_f" id="50:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="shadow_f_icg_en" shadow_address="0xf" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_f_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="24" name="tt_enable" id="50:9" hdl_path="tt_enable_q">
      <doc>Tiny Temp enable\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23" name="tt_freeze_n" id="50:10" hdl_path="tt_freeze_n_q">
      <doc>Tiny Temp Freeze negated\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x1</default>
   </field>
   <field offset="22" name="tt_chop_dis" id="50:11" hdl_path="tt_chop_dis_q">
      <doc>Tiny Temp Chopping Disable\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21" name="tt_hys_e" id="50:12" hdl_path="tt_hys_e_q">
      <doc>Tiny Temp hysteresis enable\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="20:13" name="tt_scale" id="50:13" hdl_path="tt_scale_q">
      <doc>Tiny Temp scale\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:5" name="tt_offset" id="50:14" hdl_path="tt_offset_q">
      <doc>Tiny Temp Offset\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4:0" name="h1p_t_inf" id="50:15" hdl_path="h1p_t_inf_q">
      <doc>Angle error coefficient H1P inflection point temp.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_10" id="51:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" shadow_address="0x10" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_10_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:0" name="spare_10" id="51:9" hdl_path="spare_10_q">
      <doc>Spare\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_11" id="52:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x11" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_11_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_1" id="52:9" hdl_path="lin_coeff_1_q">
      <doc>Linearization coefficient 1, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 1.\n1: Variable segment mode coeff Y0\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_0" id="52:10" hdl_path="lin_coeff_0_q">
      <doc>Linearization coefficient 0, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 0.\n1: Variable segment mode coeff X0\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_12" id="53:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x12" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_12_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_3" id="53:9" hdl_path="lin_coeff_3_q">
      <doc>Linearization coefficient 3, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 3.\n1: Variable segment mode coeff Y1\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_2" id="53:10" hdl_path="lin_coeff_2_q">
      <doc>Linearization coefficient 2, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 2.\n1: Variable segment mode coeff X1\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_13" id="54:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x13" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_13_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_5" id="54:9" hdl_path="lin_coeff_5_q">
      <doc>Linearization coefficient 5, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 5.\n1: Variable segment mode coeff Y2\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_4" id="54:10" hdl_path="lin_coeff_4_q">
      <doc>Linearization coefficient 4, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 4.\n1: Variable segment mode coeff X2\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_14" id="55:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="shadow_14_icg_en" shadow_address="0x14" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_14_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_7" id="55:9" hdl_path="lin_coeff_7_q">
      <doc>Linearization coefficient 7, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 7.\n1: Variable segment mode coeff Y3\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_6" id="55:10" hdl_path="lin_coeff_6_q">
      <doc>Linearization coefficient 6, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 6.\n1: Variable segment mode coeff X3\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_15" id="56:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x15" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_15_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_9" id="56:9" hdl_path="lin_coeff_9_q">
      <doc>Linearization coefficient 9, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 9.\n1: Variable segment mode coeff Y4\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_8" id="56:10" hdl_path="lin_coeff_8_q">
      <doc>Linearization coefficient 8, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 8.\n1: Variable segment mode coeff X4\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_16" id="57:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="shadow_16_icg_en" shadow_address="0x16" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_16_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_11" id="57:9" hdl_path="lin_coeff_11_q">
      <doc>Linearization coefficient 11, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 11.\n1: Variable segment mode coeff Y5\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_10" id="57:10" hdl_path="lin_coeff_10_q">
      <doc>Linearization coefficient 10, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 10.\n1: Variable segment mode coeff X5\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_17" id="58:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="shadow_17_icg_en" shadow_address="0x17" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_17_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_13" id="58:9" hdl_path="lin_coeff_13_q">
      <doc>Linearization coefficient 13, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 13.\n1: Variable segment mode coeff Y6\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_12" id="58:10" hdl_path="lin_coeff_12_q">
      <doc>Linearization coefficient 12, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 12.\n1: Variable segment mode coeff X6\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_18" id="59:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x18" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_18_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_15" id="59:9" hdl_path="lin_coeff_15_q">
      <doc>Linearization coefficient 15, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 15.\n1: Variable segment mode coeff Y7\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_14" id="59:10" hdl_path="lin_coeff_14_q">
      <doc>Linearization coefficient 14, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 14.\n1: Variable segment mode coeff X7\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_19" id="60:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x19" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_19_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:13" name="lin_coeff_17" id="60:9" hdl_path="lin_coeff_17_q">
      <doc>Linearization coefficient 17, functionality varies with lin_fix0_var1.\n0: Fixed segment mode UNUSED.\n1: Variable segment mode coeff Y8\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="lin_coeff_16" id="60:10" hdl_path="lin_coeff_16_q">
      <doc>Linearization coefficient 16, functionality varies with lin_fix0_var1.\n0: Fixed segment mode coeff 16.\n1: Variable segment mode coeff X8\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_1a" id="61:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x1a" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_1a_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25" name="shrtstrk_e" id="61:9" hdl_path="shrtstrk_e_q">
      <doc>Short stroke enable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24:13" name="pre_gain_offset" id="61:10" hdl_path="pre_gain_offset_q">
      <doc>Allows the angle to be zeroed prior to the application of the gain.\nRanging from -2048 to +2047.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="12:0" name="gain" id="61:11" hdl_path="gain_q">
      <doc>Angle gain. 5 bits integer - 8 bits fractional.\nRanging from 1.000 to 32.99609375\nLSB = 0.00390625.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_1b" id="62:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x1b" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_1b_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25" name="clamper_e" id="62:9" hdl_path="clamper_e_q">
      <doc>Short stroke clamper enable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="rollover_e" id="62:10" hdl_path="rollover_e_q">
      <doc>Short stroke rollover enable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:12" name="max_input" id="62:11" hdl_path="max_input_q">
      <doc>Short stroke max input.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="min_input" id="62:12" hdl_path="min_input_q">
      <doc>Short stroke min input.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_1c" id="63:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x1c" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_1c_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:12" name="post_gain_offset" id="63:9" hdl_path="post_gain_offset_q">
      <doc>Short stroke post_gain offset.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:6" name="high_clamp" id="63:10" hdl_path="high_clamp_q">
      <doc>Short stroke high clamp.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:0" name="low_clamp" id="63:11" hdl_path="low_clamp_q">
      <doc>Short stroke low clamp.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_1d" id="64:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x1d" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_1d_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25" name="hyst_0_360" id="64:9" hdl_path="hyst_0_360_q">
      <doc>When 1 applies the hysteresis only around the 0/360 degree crossing.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24:23" name="angle_hyst" id="64:10" hdl_path="angle_hyst_q">
      <doc>Angle hysteresis selection.\n00: 0.000°\n01: 0.352°\n10: 0.703°\n11: 1.406°\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="22:20" name="pwm_freq" id="64:11" hdl_path="pwm_freq_q">
      <doc>PWM frequency selection.\n000: 20000.00 Hz\n001: 10000.00 Hz\n010:  5000.00 Hz\n011:  2500.00 Hz\n100:  1250.00 Hz\n101:   625.00 Hz\n110:   312.50 Hz\n111:   156.25 Hz\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19:17" name="angle_ave" id="64:12" hdl_path="angle_ave_q">
      <doc>Angle average.\nSamples_to_average = 2^angle_ave.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16:8" name="miss_mag_thrsh" id="64:13" hdl_path="miss_mag_thrsh_q">
      <doc>Missing magnet threshold.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7" name="toor_dis" id="64:14" hdl_path="toor_dis_q">
      <doc>Temperature out of range disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="inter_dis" id="64:15" hdl_path="inter_dis_q">
      <doc>DSP arithmetic internal error disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="uvlo_dis" id="64:16" hdl_path="uvlo_dis_q">
      <doc>Under voltage error disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="ovlo_dis" id="64:17" hdl_path="ovlo_dis_q">
      <doc>Over voltage error disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="ee_dbe_dis" id="64:18" hdl_path="ee_dbe_dis_q">
      <doc>EEPROM double bit error disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="max_input_dis" id="64:19" hdl_path="max_input_dis_q">
      <doc>Max input error disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="min_input_dis" id="64:20" hdl_path="min_input_dis_q">
      <doc>Min input error disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="miss_mag_dis" id="64:21" hdl_path="miss_mag_dis_q">
      <doc>Missing magnet error disable.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="shadow_1e" id="65:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" shadow_address="0x1e" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.shadow_shadow_1e_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25" name="dev_lock" id="65:9" hdl_path="dev_lock_q">
      <doc>Device lock bit.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="24" name="comm_lock" id="65:10" hdl_path="comm_lock_q">
      <doc>If set, the part cannot be unlocked by Manchester commands. An analog event must be set via comm_lock_override pin to get rid of this access layer.\nSee Access Controller Spec.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="23:22" name="abist_e" id="65:11" hdl_path="abist_e_q">
      <doc>ABIST enable configuration:\n\s\s\s00 - Disabled.\n\s\s\s01 - Power on.\n\s\s\s10 - User requested.\n\s\s\s11 - Both.\n(User requested can be either customer, factory or open depending where is placed bist_start volatile field).\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:20" name="lbist_e" id="65:12" hdl_path="lbist_e_q">
      <doc>LBIST enable configuration:\n\s\s\s00 - Disabled.\n\s\s\s01 - Power on.\n\s\s\s10 - User requested.\n\s\s\s11 - Both.\n(User requested can be either customer, factory or open depending where is placed bist_start volatile field).\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19" name="dac_range" id="65:13" hdl_path="dac_range_q">
      <doc>DAC range selection:\n0: 5% - 95%\n1: 10% - 90 %\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="18" name="angle_ref" id="65:14" hdl_path="angle_ref_q">
      <doc>Angle reference for Short stroke\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16" name="d_abe_bw" id="65:15" hdl_path="d_abe_bw_q" output_coupling="true">
      <doc>Analog back end bandwidth selection.\n0: 30KHz\n1: 15KHz\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15" name="polarity" id="65:16" hdl_path="polarity_q">
      <doc>Two's complements the angle.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="14" name="lin_coeff_scalar" id="65:17" hdl_path="lin_coeff_scalar_q">
      <doc> </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="13:10" name="lin_coeff_active" id="65:18" hdl_path="lin_coeff_active_q">
      <doc> </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9:3" name="lin_bin_hyst" id="65:19" hdl_path="lin_bin_hyst_q">
      <doc> </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2:1" name="lin_mode" id="65:20" hdl_path="lin_mode_q">
      <doc> </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="lin_enable" id="65:21" hdl_path="lin_enable_q">
      <doc>Enables linearization mode\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg></section><section name="volatile" offset="256" id="67:2" ><reg name="ee_cfg" id="68:2" coverage="on" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_ee_cfg_" no_reg_bit_bash_test="true" no_reg_access_test="true" u_special_register="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:30" name="cp_rup_sel" id="68:10" hdl_path="cp_rup_sel_q">
      <doc>Selects the ramp up time for the charge pump.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="29:28" name="cp_hv_sel" id="68:11" hdl_path="cp_hv_sel_q">
      <doc>Selects the time the cp_dac remains at its max value.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="27:26" name="cp_rdn_sel" id="68:12" hdl_path="cp_rdn_sel_q">
      <doc>Selects the ramp down time for the charge pump.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="24:20" name="cp_dac" id="68:13" hdl_path="cp_dac_q">
      <doc>This value is driven on cp_dac[5:0] output when cp_dac_en  is set.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="19" name="cp_use_dac" id="68:14" hdl_path="cp_use_dac_q">
      <doc>0: Normal operation\n1: The value in CP_DAC drives the cp_dac[5:0] output.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="18" name="cp_force_en" id="68:15" hdl_path="cp_force_en_q">
      <doc>0: Normal operation.\n1: Force cp_en output high.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="17" name="ee_erase" id="68:16" hdl_path="ee_erase_q">
      <doc>Setting this bit will perform an ERASE operation only on the EEPROM.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="16" name="ee_prog" id="68:17" hdl_path="ee_prog_q">
      <doc>Setting this bit will perform a PROGRAM operation only on the. If ERASE is set, this bit is ignored. \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="15" name="ee_noload" id="68:18" hdl_path="ee_noload_q">
      <doc>0: Normal operation \n1: Disables update of the shadow registers. Overrides reload bit. \n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="14" name="ee_en_override" id="68:19" hdl_path="ee_en_override_q">
      <doc>0: Normal operation\n1: Force ee_en output high \n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="13:12" name="ee_override" id="68:20" hdl_path="ee_override_q">
      <doc>00: Normal operation\n01: Force ee_rd output high\n10: Force ee_er output high\n11: Force ee_pr output high\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="11" name="ee_abort" id="68:21" hdl_path="ee_abort_q">
      <doc>Terminates any EEPROM write transaction immediately.  Leaves the EEPROM ready for a new transaction. \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="10" name="ee_force_dbe" id="68:22" hdl_path="ee_force_dbe_q">
      <doc>0: Disabled.\n1: Force a Multi bit error during read (inverts bits 1:0).\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="9" name="ee_force_sbe" id="68:23" hdl_path="ee_force_sbe_q">
      <doc>0: Disabled.\n1: Force a Single bit error during read (inverts bit 0). Takes precedence over FORCE_DBE. \n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="8" name="ee_raw_ecc" id="68:24" hdl_path="ee_raw_ecc_q">
      <doc>0: ECC bits encode error information\n\s\s\s\secc bit 2: 1 if single bit error, 0 if no error\n\s\s\s\secc bit 3: 1 if double bit error, 0 if not error\n\s\s\s\sAll other ecc bits are always 0\n1: ecc bits return the ECC code (top bits in eeprom) \n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="7" name="ee_dis_ecc" id="68:25" hdl_path="ee_dis_ecc_q">
      <doc>0: Correct Single bit errors when they occur\n1: Do not correct single bit errors\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="ee_no_ecc" id="68:26" hdl_path="ee_no_ecc_q">
      <doc>0: Upper bits of EEPROM is written with ECC bits. \n1: EEPROM is written with all bits of raw data. During a read, all bits of raw data is returned.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="5:4" name="ee_block_mode" id="68:27" hdl_path="ee_block_mode_q" output_coupling="true">
      <doc>00: Single Word Write Access\n01: Odd Word Write Access (address ignored)\n10: Even Word Write Access (address ignored)\n11: All Word Write Access  (address ignored)\nThis field only affects write operations.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="3:1" name="ee_vread" id="68:28" hdl_path="ee_vread_q" output_coupling="true">
      <doc>EEPROM read voltage for cell margining. Refer to EEPROM V3.0 SPEC.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="ee_force_reload" id="68:29" hdl_path="ee_force_reload_q">
      <doc>When set the chip will initiate a Shadow Reload. This bit will clear when complete.  \n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_status" id="69:2" coverage="on" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_ee_status_" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" no_reg_access_test="true" u_special_register="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="19" name="ee_dbe_flag" id="69:10" hdl_path="ee_dbe_flag_q">
      <doc>Latched and held high when a DBE has occurred.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="18" name="ee_sbe_flag" id="69:11" hdl_path="ee_sbe_flag_q">
      <doc>Latched and held high when a SBE has occurred.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="17:12" name="ee_ecc" id="69:12" hdl_path="ee_ecc_q">
      <doc>Reflects bits [29:24] to be written to the EEPROM or read from the EEPROM. This allows for a manual write to the EEPROM or will contain data read from the EEPROM if margining or self check fails.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="11:7" name="ee_addr" id="69:13" hdl_path="ee_addr_q">
      <doc>Reflects the read/write address to the EEPROM. This allows for a manual write to the EEPROM or will contain data read from the EEPROM if margining or self check fails.\nThe default value must point to the POR trimming data.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x4</default>
   </field>
   <field offset="6:2" name="ee_err_status" id="69:14" hdl_path="ee_err_status_q">
      <doc>Status of the most recent EEPROM write error.\nBit[4] \n0: error occurred during erase\n1: error occurred during program\nBit[3]\n0: error occurred during Ramp Up\n1: error occurred during Ramp Down\nBit 2: Program Pulse value\nBit 1: hlat value\nBit 0: llat value\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="cp_err" id="69:15" hdl_path="cp_err_q">
      <doc>High to indicate an error occurred during charge pump ramp. ee_err_status stores information about the error. This bit is latch and hold with clear on read.\n </doc>
      <sw>rc</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="ee_err" id="69:16" hdl_path="ee_err_q">
      <doc>Indicates an EEPROM write error occurred. This bit is latch and hold with clear on read.\n </doc>
      <sw>rc</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_data" id="70:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_ee_data_" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" no_reg_access_test="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="25:0" name="ee_data" id="70:9" hdl_path="ee_data_q">
      <doc>Contains the data for an eeprom access. On a write this register contains the written data, on a read this register contains the read data. This allows for a manual write to the EEPROM or will contain data read from the EEPROM if margining or self check fails.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_marg_tst" id="71:2" coverage="on" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="true" no_reg_bit_bash_test="true" no_reg_access_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_ee_marg_tst_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="12" name="ee_loop" id="71:10" hdl_path="ee_loop_q">
      <doc>Causes margin or pattern testing to loop until an error is found.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="11:7" name="ee_test_addr" id="71:11" hdl_path="ee_test_addr_q">
      <doc>If USE_TST_ADDR is set, then margining or pattern test will start at this address. If the test fails, this will contain the failing address. \n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="ee_use_test_addr" id="71:12" hdl_path="ee_use_test_addr_q">
      <doc>0: No effect\n1: Uses EE_TST_ADDR as the start address for margining. \nIf EE_LOOP is set, this bit is ignored and the starting address is always 0x0\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="margin_min_max_fail" id="71:13" hdl_path="margin_min_max_fail_q">
      <doc>If margining fails, this bit indicates if the min or max reference failed.\n0: Min margining failed.\n1: Max margining failed. \n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="4:3" name="margin_status" id="71:14" hdl_path="margin_status_q">
      <doc>Bits are cleared after a read or reset.\n\s\s00: Reset condition (no result from margin testing)\n\s\s01: Pass, no failure detected during margin testing\n\s\s10: Fail, failure detected during margin testing\n\s\s11: Running, margin test is still running\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="margin_no_min" id="71:15" hdl_path="margin_no_min_q">
      <doc>Does not perform minimum margin testing \n0: Margining done a min voltage.\n1: No margining at min voltage.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="margin_no_max" id="71:16" hdl_path="margin_no_max_q">
      <doc>Does not perform maximum margin testing\n0: Margining done a max voltage.\n1: No margining at max voltage.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="margin_start" id="71:17" hdl_path="margin_start_q">
      <doc>Write to 1 to start margin testing. If EE_LOOP is low, this bit will self clear when address 0xB is reached. If EE_LOOP is high, this bit must be written to 0 to stop test. This bit always clears on a fail.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="ee_patt_tst" id="72:2" coverage="on" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_ee_patt_tst_" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="4:3" name="pat_test_pattern" id="72:10" hdl_path="pat_test_pattern_q">
      <doc>Defines the pattern that will be checked when reading the EEPROM.\n00: All 0s\n01: All 1s\n10: Checker board starting at 0x0 with '010101.'\n11: Checker board starting at 0x0 with '101010.' \n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="2:1" name="pat_test_status" id="72:11" hdl_path="pat_test_status_q">
      <doc>\s\s00: Reset condition (no result from pat testing)\n\s\s01: Pass, no failure detected during pat testing\n\s\s10: Fail, failure detected during pat testing\n\s\s11: Running, pat test is still running \n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="pat_test_start" id="72:12" hdl_path="pat_test_start_q">
      <doc>Write to 1 to start pattern check testing. If EE_LOOP is low, this bit will self clear when address 0xB is reached. If EE_LOOP is high, this bit must be written to 0 to stop test. This bit always clears on a fail.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="dft" id="73:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31" name="soft_rst" id="73:9" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_dft_soft_rst_q">
      <doc>When '1' is written, the digital signal path is reset.\nWhen is read, always returns '0'.\n </doc>
      <sw>wo</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="abist_pass1_fail0" id="73:10" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_abist_ctrlr.abist_pass1_fail0_toids" registered="false">
      <doc>ABIST pass.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="lbist_pass1_fail0" id="73:11" hdl_path="u_dig_top.u_dft_wrapper.u_bist_ctrlr.u_bist_support.lbist_pass1_fail0" registered="false">
      <doc>LBIST pass.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="bist_done" id="73:12" hdl_path="u_dig_top.u_dft_wrapper.u_bist_ctrlr.u_bist_support.bist_done_toids" registered="false">
      <doc>BIST done. When '1', LBIST and ABIST has finished.\n </doc>
      <sw>rc</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="bist_start" id="73:13" hdl_path="u_dig_top.u_dft_wrapper.u_bist_ctrlr.u_bist_support.lbist_req" registered="false">
      <doc>BIST start. When '1', LBIST and then ABIST start (depending on lbist_e and abist_e EEPROM/Shadow fields).\n </doc>
      <sw>wo</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="dly_fault_e" id="73:14" hdl_path="u_dig_top.u_scan_mngr.dly_fault_r" registered="false">
      <doc>Delay fault enable.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="iddq_mode_e" id="73:15" hdl_path="u_dig_top.u_scan_mngr.iddq_mode_r" registered="false">
      <doc>Iddq mode enable.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="scan_mode_e" id="73:16" hdl_path="u_dig_top.u_scan_mngr.scan_mode" registered="false">
      <doc>Scan mode enable.\nWhen is read, always returns '0'.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="access" id="74:2" clock_enable="true" no_reg_bit_bash_test="true" no_reg_access_test="true" u_special_register="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:10" name="access_key" id="74:9" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_access_access_key_q">
      <doc>Access key. Always returns '0' on read.\n </doc>
      <sw>wo</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="9" name="factory_register_lock_wr" id="74:10" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.factory_access_in">
      <doc> </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="8" name="factory_register_lock_rd" id="74:11" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.factory_access_in">
      <doc> </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="7" name="factory_eeprom_lock_wr" id="74:12" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.factory_access_in">
      <doc> </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="factory_eeprom_lock_rd" id="74:13" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.factory_access_in">
      <doc> </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="customer_register_lock_wr" id="74:14" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.customer_access_in">
      <doc> </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="customer_register_lock_rd" id="74:15" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.customer_access_in">
      <doc> </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="customer_eeprom_lock_wr" id="74:16" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.customer_access_in">
      <doc> </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="customer_eeprom_lock_rd" id="74:17" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.customer_access_in">
      <doc> </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="factory_access" id="74:18" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.factory_access_in">
      <doc>Factory access enabled. This field is also part of the access code when is written, i.e. the access key is 32 bits wide.\n0 = Factory closed.\n1 = Factory open.\n </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="customer_access" id="74:19" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.customer_access_in">
      <doc>Customer access enabled. This field is also part of the access code when is written, i.e. the access key is 32 bits wide.\n0 = Customer closed.\n1 = Customer open.\n </doc>
      <sw>ro</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="dsc" id="75:2" clock_enable="direct_volatile_icg_en" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="29:0" name="die_source_code" id="75:9" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_dsc_die_source_code_q" registered="false" input_coupling="true">
      <doc>DSC value (Rev_letter_1, Rev_letter_0, Part_number).\n[29:25]: Revision letter 1.\n[24:20]: Revision letter 0.\n[19:0]: 6-digits part number.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_50" offset="64" id="76:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_50_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:0" name="reserved_50" id="76:9" hdl_path="reserved_50_q">
      <doc>Reserved.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_51" id="77:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" no_reg_access_test="true" u_special_register="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="17" name="force_angle" id="77:9" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_51_force_angle_q">
      <doc>Force angle value along the signal path.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="16:0" name="angle_val" id="77:10" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_dbg_mux.dbg_angle_val_toregmap">
      <doc>Angle value along the signal path.\ndigital front end  : bits [15:0]\nmoving average     : bits [15:4]\nerror correction   : bits [15:4]\naverage calculator : bits [15:4]\nangle adjust       : bits [15:4]\nhysteresis         : bits [15:4]\nshort stroke       : bits [15:4]\ninterpolator       : bits [16:4]\n  </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_52" id="78:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_52_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="3:0" name="angle_sel" id="78:9" hdl_path="angle_sel_q">
      <doc>Selects the angle input to the v_angle_val_f.\n0000: v_angle_val_f = dfe_angle_val (digital front end)\n0001: v_angle_val_f =  ma_angle_val (moving average) \n0010: v_angle_val_f = erc_angle_val (error correction)\n0011: v_angle_val_f = lin_angle_val (linearization)\n0100: v_angle_val_f =  ac_angle_val (average calculator)\n0101: v_angle_val_f =  aa_angle_val (angle adjust)\n0110: v_angle_val_f = hys_angle_val (hysteresis)\n0111: v_angle_val_f =  ss_angle_val (short stroke)\n1000: v_angle_val_f =  mp_angle_val (mapper)\n1001: v_angle_val_f = int_angle_val (interpolator)\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_53" id="79:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" no_reg_access_test="true" u_special_register="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="14" name="force_interpolation" id="79:9" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_53_force_interpolation_q">
      <doc>Force coefficients interpolation regardless of temperature changes.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="13" name="force_temp" id="79:10" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_53_force_temp_q">
      <doc>Force temperature value.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="12" name="temp_val_sel" id="79:11" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_53_temp_val_sel_q">
      <doc>Selects the temperature value:\n0: ERC temp val\n1: Tiny Temp output value. \n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="11:0" name="temp_val" id="79:12" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_dbg_mux.dbg_temp_val_toregmap">
      <doc>Temperature value.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_54" id="80:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" no_reg_access_test="true" u_special_register="true">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="15" name="force_mag" id="80:9" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_54_force_mag_q">
      <doc>Force magnetic field value.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="14:0" name="mag_val" id="80:10" registered="false" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_dbg_mux.dbg_mag_val_toregmap">
      <doc>Magnetic field value.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_55" id="81:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" no_reg_access_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_55_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="28" name="d_sdm_in_short_e" id="81:9" hdl_path="d_sdm_in_short_e_q" output_coupling="true">
      <doc>When '1', the input to the Sigma-Delta ADC is shorted.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="27" name="force_out_z" id="81:10" hdl_path="force_out_z_q">
      <doc>Forces output to high-Z.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="26" name="cvh_dfe_byp" id="81:11" hdl_path="cvh_dfe_byp_q">
      <doc>Digital front end bypass.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="25:20" name="cvh_testang" id="81:12" hdl_path="cvh_testang_q">
      <doc>Test angle.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="19:12" name="cvh_cvt_pos" id="81:13" hdl_path="cvh_cvt_pos_q">
      <doc>CVH test position.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="11:9" name="d_sd_ref_tm" id="81:14" hdl_path="d_sd_ref_tm_q" output_coupling="true">
      <doc>Continuous Sigma-Delta reference test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="8:7" name="d_dac_ref_tm" id="81:15" hdl_path="d_dac_ref_tm_q" output_coupling="true">
      <doc>DAC filter reference test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="d_dac_filter_tm" id="81:16" hdl_path="d_dac_filter_tm_q" output_coupling="true">
      <doc>DAC filter test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="d_iref_tm" id="81:17" hdl_path="d_iref_tm_q" output_coupling="true">
      <doc>Temperature test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="d_afe_tm" id="81:18" hdl_path="d_afe_tm_q" output_coupling="true">
      <doc>Analog front end test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="d_cvh_tm" id="81:19" hdl_path="d_cvh_tm_q" output_coupling="true">
      <doc>CVH test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="d_feamp_e_n" id="81:20" hdl_path="d_feamp_e_n_q" output_coupling="true">
      <doc>Analog front end amplifier disable.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="cvh_st_e" id="81:21" hdl_path="cvh_st_e_q">
      <doc>CVH selft test enable.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="d_cvh_e_n" id="81:22" hdl_path="d_cvh_e_n_q" output_coupling="true">
      <doc>CVH disable.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_56" id="82:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_56_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="20" name="d_main_load_tm" id="82:9" hdl_path="d_main_load_tm_q" output_coupling="true">
      <doc>Main regulator load test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="19" name="d_force_pok_tm" id="82:10" hdl_path="d_force_pok_tm_q" output_coupling="true">
      <doc>Force POK test mode\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="18" name="d_noisy_load_tm" id="82:11" hdl_path="d_noisy_load_tm_q" output_coupling="true">
      <doc>Back end load test mode\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="17" name="d_clean_load_tm" id="82:12" hdl_path="d_clean_load_tm_q" output_coupling="true">
      <doc>Front end load test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="16:7" name="d_ana_debug" id="82:13" hdl_path="d_ana_debug_q" output_coupling="true">
      <doc>General bus to analog signals debugging.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="clk_div_2_vout" id="82:14" hdl_path="clk_div_2_vout_q">
      <doc>When '1' clock divided by 1024 drives the output.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="osc_2_vout" id="82:15" hdl_path="osc_2_vout_q">
      <doc>When '1' the oscillator drives the output.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="sdin_2_vout" id="82:16" hdl_path="sdin_2_vout_q">
      <doc>When '1' Sigma-delta ADC drives the output.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="lpf_dynamic_tm" id="82:17" hdl_path="lpf_dynamic_tm_q">
      <doc>Output low pass filter dynamic test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="dac_tm_e" id="82:18" hdl_path="dac_tm_e_q">
      <doc>Output low pass filter static test mode enable.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="dac_static" id="82:19" hdl_path="dac_static_q">
      <doc>Output low pass filter static test mode.\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_57" external="true" id="83:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_status.">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="8" name="st_flg_toor" id="83:9" hdl_path="st_flg_toor">
      <doc>Temperature out of range error flag\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="7" name="st_flg_inter" id="83:10" hdl_path="st_flg_inter">
      <doc>DSP internal error.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="6" name="st_flg_eerld" id="83:11" hdl_path="st_flg_eerld">
      <doc>EEPROM reloaded done after power on reset.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="5" name="st_flg_maxang" id="83:12" hdl_path="st_flg_maxang">
      <doc>Max anlge error in short stroke mode.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="4" name="st_flg_minang" id="83:13" hdl_path="st_flg_minang">
      <doc>Min anlge error in short stroke mode.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="3" name="st_flg_ovlo" id="83:14" hdl_path="st_flg_ovlo">
      <doc>Over voltage error.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="2" name="st_flg_uvlo" id="83:15" hdl_path="st_flg_uvlo">
      <doc>Under voltage error.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="st_flg_eedbe" id="83:16" hdl_path="st_flg_eedbe">
      <doc>EEPROM double bit error has ever ocurred.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="st_flg_mmag" id="83:17" hdl_path="st_flg_mmag">
      <doc>Missing magnet error.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_58" id="84:2" u_lock="factory_register_lock_wr" lock_r="factory_register_lock_rd" lock="access.factory_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_58_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="7" name="lin_ov_flag" id="84:9" hdl_path="lin_ov_flag">
      <doc>Temperature out of range.\n </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="6:2" name="lin_cycle_count" id="84:10" hdl_path="lin_cycle_count_q">
      <doc> </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="1" name="lin_pass_fail_diag" id="84:11" hdl_path="lin_pass_fail_diag_q">
      <doc> </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
   <field offset="0" name="lin_en_diag" id="84:12" hdl_path="lin_en_diag_q">
      <doc>Enable diagnostic mode in Linearization\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_60" offset="128" id="85:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_60_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31" name="manch_comm_e" id="85:9" hdl_path="manch_comm_e_q">
      <doc>Allows continues Manchester R/W commands with the analog output being disabled without overdriving the output pin nor OVLO signaling.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="30" name="manch_read_d" id="85:10" hdl_path="manch_read_d_q">
      <doc>Disables Manchester read mux\n </doc>
      <sw>rw</sw>
      <hw>ro</hw>
      <default>0x0</default>
   </field>
   <field offset="29:0" name="reserved_60" id="85:11" hdl_path="reserved_60_q">
      <doc>Reserved.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_61" id="86:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_61_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="14:0" name="lbist_test_cycles_final" id="86:9" hdl_path="lbist_test_cycles_final_q" registered="false">
      <doc> </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_62" id="87:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_62_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="21:0" name="lbist_exp_misr_final" id="87:9" hdl_path="lbist_exp_misr_final_q" registered="false">
      <doc> </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_63" id="88:2" u_lock="customer_register_lock_wr" lock_r="customer_register_lock_rd" lock="access.customer_register_lock_wr" clock_enable="direct_volatile_icg_en" no_reg_bit_bash_test="true" no_reg_access_test="true" no_reg_hw_reset_test="true" u_special_register="true" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_63_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="21:0" name="lbist_calc_misr_final" id="88:9" hdl_path="lbist_calc_misr_final_q" registered="false">
      <doc> </doc>
      <sw>ro</sw>
      <hw>wo</hw>
      <default>0x0</default>
   </field>
</reg><reg name="volatile_70" offset="192" id="89:2" clock_enable="direct_volatile_icg_en" hdl_path="u_dig_top.u_dft_wrapper.u_scan_wrapper.u_functional_top.u_ids_top.u_direct_regmap.volatile_volatile_70_">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:0" name="reserved_70" id="89:9" hdl_path="reserved_70_q">
      <doc>Reserved.\n </doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg></section></block><block name="direct_regmap2" id="91:2" coverage="on" module_name="direct_regmap" u_file_prefix="direct_" u_indirect_access_define="false" reset_type="async" rtl.byte_enable="false" u_use_eeprom="true" u_short_names="true" u_sv_short_names="true" u_fields_names="true" u_data_width="32" arv_setup_seq="ee_cfg" uvm_sequencer="parent" uvm_regmodel_container="regmap_block,regs.direct_block">
   <config>
      <blocksize>512</blocksize>
   </config>
   <doc> \nNote 0: Do not change Names, Addresses, or Bit positions for fields colored in purple. \nNote 1: Fields colored in orange are optional and can be removed.\nNote 2: "dev_lock" bit is a special bit to lock access. Do not change its name.\nNote 3: The default value of the "ee_addr" field must be the address where the trim fields (like "d_osc_trim" and/or "d_ibias_trim") are in.\nNote 4: Avoid shadowing ECC and unused bits in EEPROM in sake of area savings.\nNote 5: If all EEPROM/SHADOW memory matches names and bit positions (ECC and unused bits must be omitted in shadow). Reserved registers in EEPROM are shadowed. Unused registers in EEPROM do not have a shadow register associated.</doc>
<section name="eeprom" offset="0" external="true" id="92:2" coverage="on" u_use_self_test="true" u_use_margin_test="true" no_reg_hw_reset_test="true" unlock_seq="asd" >
   <doc> </doc>
<reg name="eeprom_0" id="93:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[0]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_0" id="93:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:22" name="itest" id="93:10">
      <doc>Binary count of test insertions (including retests).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:14" name="y_die_loc" id="93:11">
      <doc>8 bits Y die location (accommodates up to 256 dies in Y).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="13:6" name="x_die_loc" id="93:12">
      <doc>8 bits X die location (accommodates up to 256 dies in X).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:0" name="eeprom_rev" id="93:13">
      <doc>EEPROM revision.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg><reg name="eeprom_1" id="94:2" u_lock="factory_eeprom_lock_wr" lock_r="factory_eeprom_lock_rd" lock="access.factory_eeprom_lock_wr" hdl_path="u_eeprom.eeprom_array.mem[1]">
   <config>
      <regwidth>32</regwidth>
   </config>
   <doc> </doc>
   <field offset="31:26" name="ecc_1" id="94:9">
      <doc>Error correction code.</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="25:22" name="ptest" id="94:10">
      <doc>Binary "last" operation identifier (Post Bake 1-3, FT R/H, FT R/C, etc).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="21:6" name="factory_lot" id="94:11">
      <doc>Factory Probe Lot (uses 3rd - 7th digits of the lot number).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
   <field offset="5:0" name="factory_wafer" id="94:12">
      <doc>Factory Wafer Number (stores up to 64 wafers).</doc>
      <sw>rw</sw>
      <hw>rw</hw>
      <default>0x0</default>
   </field>
</reg></section></block></chip>