LIBRARY IEEE;
use IEEE.std_logic_1164.all;

Entity half_adder IS
PORT (

a0,b0 :in std_logic;
s0,c1 :out std_logic
);

end half_adder;
architecture arq_half_adder of half_adder is
begin

s0 <= a0 xor b0;
c1 <= a0 and b0;

end arq_half_adder;