
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 5.05

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.82 source latency CPU_Dmem_value_a5[11][12]$_SDFFE_PP0P_/CLK ^
  -0.79 target latency CPU_dmem_rd_data_a5[12]$_DFF_P_/CLK ^
   0.52 clock uncertainty
   0.00 CRPR
--------------
   0.55 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_dmem_rd_data_a5[10]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[6][10]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.35    0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.35    0.01    0.34 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.11    0.13    0.29    0.63 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.13    0.00    0.63 ^ clkbuf_leaf_73_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17    0.81 ^ clkbuf_leaf_73_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_73_clk (net)
                  0.06    0.00    0.81 ^ CPU_dmem_rd_data_a5[10]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.01    0.10    0.35    1.16 ^ CPU_dmem_rd_data_a5[10]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_dmem_rd_data_a5[10] (net)
                  0.10    0.00    1.16 ^ _08025_/A0 (sky130_fd_sc_hd__mux2_8)
    15    0.08    0.15    0.26    1.41 ^ _08025_/X (sky130_fd_sc_hd__mux2_8)
                                         _02636_ (net)
                  0.15    0.01    1.42 ^ _09696_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.07    1.49 v _09696_/Y (sky130_fd_sc_hd__nand2_1)
                                         _03952_ (net)
                  0.05    0.00    1.49 v _09699_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.09    0.12    1.61 ^ _09699_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _00897_ (net)
                  0.09    0.00    1.61 ^ CPU_Xreg_value_a4[6][10]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.35    0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.35    0.01    0.35 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29    0.63 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15_0_clk (net)
                  0.13    0.00    0.63 ^ clkbuf_leaf_57_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.18    0.81 ^ clkbuf_leaf_57_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_57_clk (net)
                  0.06    0.00    0.81 ^ CPU_Xreg_value_a4[6][10]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.83    1.64   clock uncertainty
                          0.00    1.64   clock reconvergence pessimism
                         -0.04    1.60   library hold time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.35    0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.35    0.01    0.34 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.28    0.62 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_clk (net)
                  0.12    0.00    0.63 ^ clkbuf_leaf_11_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.05    0.07    0.18    0.80 ^ clkbuf_leaf_11_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.07    0.00    0.80 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.28    0.78    0.86    1.67 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.78    0.03    1.69 ^ _11541_/A (sky130_fd_sc_hd__ha_2)
     8    0.04    0.19    0.44    2.13 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05599_ (net)
                  0.19    0.00    2.13 ^ _08327_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.08    0.38    2.51 v _08327_/X (sky130_fd_sc_hd__or3b_1)
                                         _02926_ (net)
                  0.08    0.00    2.51 v _08328_/A3 (sky130_fd_sc_hd__a311o_2)
     3    0.02    0.11    0.47    2.98 v _08328_/X (sky130_fd_sc_hd__a311o_2)
                                         _02927_ (net)
                  0.11    0.00    2.98 v _08330_/D (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.11    0.14    3.12 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02929_ (net)
                  0.11    0.00    3.12 ^ _08331_/A2_N (sky130_fd_sc_hd__a2bb2oi_2)
     2    0.02    0.26    0.26    3.39 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
                                         _02930_ (net)
                  0.26    0.00    3.39 ^ _08332_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.14    0.15    3.54 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02931_ (net)
                  0.14    0.00    3.54 v _08543_/A2 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.15    0.20    3.74 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         _03134_ (net)
                  0.15    0.00    3.74 ^ _08544_/C_N (sky130_fd_sc_hd__or3b_4)
    16    0.08    0.17    0.53    4.28 v _08544_/X (sky130_fd_sc_hd__or3b_4)
                                         _03135_ (net)
                  0.17    0.01    4.28 v _08985_/C1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.45    0.44    4.72 ^ _08985_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _03477_ (net)
                  0.45    0.00    4.72 ^ _08987_/B1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.16    0.15    4.87 v _08987_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _00661_ (net)
                  0.16    0.00    4.87 v hold1631/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.61    5.48 v hold1631/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1744 (net)
                  0.06    0.00    5.48 v CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.48   data arrival time

                         10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock source latency
     1    0.06    0.00    0.00   10.35 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.35 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.35    0.33   10.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.35    0.01   10.69 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29   10.98 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.13    0.00   10.98 ^ clkbuf_leaf_61_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.05    0.07    0.18   11.16 ^ clkbuf_leaf_61_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_61_clk (net)
                  0.07    0.00   11.16 ^ CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.52   10.64   clock uncertainty
                          0.00   10.64   clock reconvergence pessimism
                         -0.11   10.53   library setup time
                                 10.53   data required time
-----------------------------------------------------------------------------
                                 10.53   data required time
                                 -5.48   data arrival time
-----------------------------------------------------------------------------
                                  5.05   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.35    0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.35    0.01    0.34 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.28    0.62 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_clk (net)
                  0.12    0.00    0.63 ^ clkbuf_leaf_11_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.05    0.07    0.18    0.80 ^ clkbuf_leaf_11_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.07    0.00    0.80 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.28    0.78    0.86    1.67 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.78    0.03    1.69 ^ _11541_/A (sky130_fd_sc_hd__ha_2)
     8    0.04    0.19    0.44    2.13 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05599_ (net)
                  0.19    0.00    2.13 ^ _08327_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.08    0.38    2.51 v _08327_/X (sky130_fd_sc_hd__or3b_1)
                                         _02926_ (net)
                  0.08    0.00    2.51 v _08328_/A3 (sky130_fd_sc_hd__a311o_2)
     3    0.02    0.11    0.47    2.98 v _08328_/X (sky130_fd_sc_hd__a311o_2)
                                         _02927_ (net)
                  0.11    0.00    2.98 v _08330_/D (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.11    0.14    3.12 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02929_ (net)
                  0.11    0.00    3.12 ^ _08331_/A2_N (sky130_fd_sc_hd__a2bb2oi_2)
     2    0.02    0.26    0.26    3.39 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
                                         _02930_ (net)
                  0.26    0.00    3.39 ^ _08332_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.14    0.15    3.54 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02931_ (net)
                  0.14    0.00    3.54 v _08543_/A2 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.15    0.20    3.74 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         _03134_ (net)
                  0.15    0.00    3.74 ^ _08544_/C_N (sky130_fd_sc_hd__or3b_4)
    16    0.08    0.17    0.53    4.28 v _08544_/X (sky130_fd_sc_hd__or3b_4)
                                         _03135_ (net)
                  0.17    0.01    4.28 v _08985_/C1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.45    0.44    4.72 ^ _08985_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _03477_ (net)
                  0.45    0.00    4.72 ^ _08987_/B1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.16    0.15    4.87 v _08987_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _00661_ (net)
                  0.16    0.00    4.87 v hold1631/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.61    5.48 v hold1631/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1744 (net)
                  0.06    0.00    5.48 v CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.48   data arrival time

                         10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock source latency
     1    0.06    0.00    0.00   10.35 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.35 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.35    0.33   10.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.35    0.01   10.69 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29   10.98 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.13    0.00   10.98 ^ clkbuf_leaf_61_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.05    0.07    0.18   11.16 ^ clkbuf_leaf_61_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_61_clk (net)
                  0.07    0.00   11.16 ^ CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.52   10.64   clock uncertainty
                          0.00   10.64   clock reconvergence pessimism
                         -0.11   10.53   library setup time
                                 10.53   data required time
-----------------------------------------------------------------------------
                                 10.53   data required time
                                 -5.48   data arrival time
-----------------------------------------------------------------------------
                                  5.05   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.2568317949771881

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1712

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.015444839373230934

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7331

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.62 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.80 ^ clkbuf_leaf_11_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.80 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.86    1.67 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.47    2.13 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
   0.38    2.51 v _08327_/X (sky130_fd_sc_hd__or3b_1)
   0.47    2.98 v _08328_/X (sky130_fd_sc_hd__a311o_2)
   0.14    3.12 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
   0.26    3.39 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
   0.16    3.54 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
   0.20    3.74 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
   0.53    4.28 v _08544_/X (sky130_fd_sc_hd__or3b_4)
   0.45    4.72 ^ _08985_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.15    4.87 v _08987_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.61    5.48 v hold1631/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.48 v CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.48   data arrival time

  10.35   10.35   clock clk (rise edge)
   0.00   10.35   clock source latency
   0.00   10.35 ^ clk (in)
   0.33   10.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30   10.98 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   11.16 ^ clkbuf_leaf_61_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   11.16 ^ CPU_Xreg_value_a4[13][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.52   10.64   clock uncertainty
   0.00   10.64   clock reconvergence pessimism
  -0.11   10.53   library setup time
          10.53   data required time
---------------------------------------------------------
          10.53   data required time
          -5.48   data arrival time
---------------------------------------------------------
           5.05   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_dmem_rd_data_a5[10]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[6][10]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.63 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.81 ^ clkbuf_leaf_73_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.81 ^ CPU_dmem_rd_data_a5[10]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.35    1.16 ^ CPU_dmem_rd_data_a5[10]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.26    1.41 ^ _08025_/X (sky130_fd_sc_hd__mux2_8)
   0.08    1.49 v _09696_/Y (sky130_fd_sc_hd__nand2_1)
   0.12    1.61 ^ _09699_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    1.61 ^ CPU_Xreg_value_a4[6][10]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.61   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.63 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.81 ^ clkbuf_leaf_57_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.81 ^ CPU_Xreg_value_a4[6][10]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.83    1.64   clock uncertainty
   0.00    1.64   clock reconvergence pessimism
  -0.04    1.60   library hold time
           1.60   data required time
---------------------------------------------------------
           1.60   data required time
          -1.61   data arrival time
---------------------------------------------------------
           0.01   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
5.4840

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
5.0451

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
91.996718

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.35e-03   7.19e-04   1.04e-08   6.07e-03  35.4%
Combinational          1.86e-03   3.84e-03   2.35e-08   5.70e-03  33.3%
Clock                  2.98e-03   2.38e-03   2.27e-09   5.36e-03  31.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-02   6.93e-03   3.61e-08   1.71e-02 100.0%
                          59.5%      40.5%       0.0%
