<root><simulation><result_generated_time />2023-05-12 16:54:45<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 7, 'OX': 7, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 576}<im2col_enable />False<total_MAC_operation />254016<total_data_size_element />{'W': 5184, 'I': 129600, 'O': 28224}<total_data_reuse />{'W': 49, 'I': 1.96, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [63, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[], [('FX', 3), ('FY', 3)]], [], []]<I />[[], [[('OY', 7)], [('FX', 3), ('FY', 3)]], [], []]<O />[[[], [('FX', 3), ('FY', 3)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7)], [], []]<I />[[('OX', 7)], [], []]<O />[[('OX', 7)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [2.33, 0.84, 1.0, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [104, 1800, 1800], 'O': [56, 392, 392], 'O_partial': [0, 0, 0], 'O_final': [56, 392, 392]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.2, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.2, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [104, 1800, 1800], 'O': [8, 392, 392], 'O_partial': [0, 0, 0], 'O_final': [8, 392, 392]}<total_unit_count />{'W': [63, 9, 1, 1], 'I': [63, 63, 1, 1], 'O': [63, 7, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [27, 45, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [2.3333333333333335, 1.4, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5184, 5184], [5184, 5184], [5184, 0]]<I />[[152064, 181440], [129600, 129600], [129600, 0]]<O />[[(0, 28224), (28224, 0)], [(0, 28224), (28224, 0)], [(0, 28224), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 28224), (28224, 0)], [(0, 28224), (28224, 0)], [(0, 28224), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[648, 648], [81, 81], [20, 0]]<I />[[19008, 22680], [2025, 2025], [506, 0]]<O />[[(0, 3528), (3528, 0)], [(0, 441), (441, 0)], [(0, 110), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 3528], [3528, 0]), ([0, 441], [441, 0]), ([0, 110], [0, 0])]</mem_access_count_word><mac_count><active />254016<idle />3874752</mac_count></basic_info><energy><total_energy />750387.0<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[0.0, 403.2, 691.1999999999999]<O />[0.0, 115.2, 172.79999999999998]</mem_energy_breakdown><MAC_energy><active_MAC />555279.0<idle_MAC />193737.6<total />749016.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0215<utilization_without_data_loading />0.0615<utilization_spatial />0.0615<utilization_temporal_with_data_loading />0.35<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />11520<latency_cycle_without_data_loading />4032<ideal_computing_cycle />4032<data_loading><load_cycle_total />7488<load_cycle_individual />{'W': [576, 576, 0], 'I': [5760, 2304, 0]}<load_cycle_combined />{'W': 1152, 'I': 6336}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3456], [-4032, -4032], [-4032, -4032]], 'I': [[-3456], [-4032, -4032], [-4032, -4032]], 'O': [[-4032], [-3456, -3456], [-3456, -4032]]}<mem_stall_cycle_shared />{'W': [[-3456], [-4032, 0], [0, 0]], 'I': [[-3456], [-4032, 0], [0, 0]], 'O': [[-4032], [-3456, -3456], [-3456, -4032]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [104, 1800, 1800], 'O': [56, 392, 392], 'O_partial': [0, 0, 0], 'O_final': [56, 392, 392]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [4680, 1800, 1800], 'O': [392, 392, 392]}<loop_cycles_each_level />{'W': [7, 7, 7], 'I': [7, 7, 7], 'O': [7, 7, 7]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [10.3, 10.3], [10.3, 10.3]], 'I': [[4.8, 14.9], [668.6, 257.1], [257.1, 257.1]], 'O': [[8.0, 8.0], [56.0, 56.0], [56.0, 56.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 10.3], [10.3, 10.3]], 'I': [[4.8, 14.9], [668.6, 257.1], [257.1, 257.1]], 'O': [[8.0, 8.0], [56.0, 56.0], [56.0, 56.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [10.3, 10.3], [10.3, 0]], 'I': [[4.8, 14.9], [668.6, 257.1], [257.1, 0]], 'O': [[8.0, 8.0], [56.0, 56.0], [56.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [734.9, 323.4], [267.4, 56.0]], 'I': [[4.8, 14.9], [734.9, 323.4], [267.4, 56.0]], 'O': [[8.0, 8.0], [734.9, 323.4], [267.4, 56.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7], [7, 7, 1], [7, 7, 1]], 'I': [[1, 1, 7], [7, 7, 1], [7, 7, 1]], 'O': [[1, 1, 7], [7, 7, 1], [7, 7, 1]]}<trans_time_real />{'W': [[0, 1, 7], [[0, 7, 1], [0, 7, 1]], [[0, 7, 1], [0, 7, 1]]], 'I': [[0, 1, 7], [[2, 7, 1], [9, 7, 1]], [[4, 7, 1], [1, 7, 1]]], 'O': [[0, 1, 7], [[1, 7, 1], [1, 7, 1]], [[1, 7, 1], [0, 7, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -7], [-7, -7]], 'I': [[-1], [-5, 2], [-3, -6]], 'O': [[-1], [-6, -6], [-6, -7]]}<single_stall_count />{'W': [6, 0, 0], 'I': [6, 0, 0], 'O': [7, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1, 1]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-7, -7], [-6, -6]], 1: [[-7, -7], [-6, -7]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0</simulation></root>