--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Core_MemCont_VGA.twx Core_MemCont_VGA.ncd -o
Core_MemCont_VGA.twr Core_MemCont_VGA.pcf -ucf Core_MemCont_VGA.ucf

Design file:              Core_MemCont_VGA.ncd
Physical constraint file: Core_MemCont_VGA.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ExternalClk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
JA<4>       |    2.397(R)|      SLOW  |   -0.775(R)|      SLOW  |clk               |   0.000|
JA<5>       |    2.460(R)|      SLOW  |   -0.609(R)|      SLOW  |clk               |   0.000|
JC<4>       |    2.220(R)|      SLOW  |   -0.179(R)|      SLOW  |clk               |   0.000|
JC<5>       |    2.000(R)|      SLOW  |   -0.148(R)|      SLOW  |clk               |   0.000|
JD<4>       |    1.889(R)|      SLOW  |   -0.170(R)|      SLOW  |clk               |   0.000|
JD<5>       |    2.307(R)|      SLOW  |   -0.407(R)|      SLOW  |clk               |   0.000|
rstBtn      |    7.677(R)|      SLOW  |   -0.938(R)|      FAST  |clk               |   0.000|
sdi         |    2.342(R)|      SLOW  |   -1.508(R)|      FAST  |clk               |   0.000|
sw<0>       |    3.271(R)|      SLOW  |    0.183(R)|      SLOW  |clk               |   0.000|
sw<1>       |    3.347(R)|      SLOW  |   -0.048(R)|      SLOW  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock ExternalClk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN0         |         8.205(R)|      SLOW  |         4.316(R)|      FAST  |clk               |   0.000|
AN1         |         7.917(R)|      SLOW  |         4.164(R)|      FAST  |clk               |   0.000|
AN2         |         7.722(R)|      SLOW  |         4.007(R)|      FAST  |clk               |   0.000|
AN3         |         7.919(R)|      SLOW  |         4.150(R)|      FAST  |clk               |   0.000|
CA          |         8.492(R)|      SLOW  |         4.153(R)|      FAST  |clk               |   0.000|
CB          |         8.718(R)|      SLOW  |         4.176(R)|      FAST  |clk               |   0.000|
CC          |         8.580(R)|      SLOW  |         4.322(R)|      FAST  |clk               |   0.000|
CD          |         8.525(R)|      SLOW  |         4.201(R)|      FAST  |clk               |   0.000|
CE          |         8.581(R)|      SLOW  |         4.323(R)|      FAST  |clk               |   0.000|
CF          |         8.499(R)|      SLOW  |         4.238(R)|      FAST  |clk               |   0.000|
CG          |         8.553(R)|      SLOW  |         4.319(R)|      FAST  |clk               |   0.000|
ColorOut<0> |         7.973(R)|      SLOW  |         4.187(R)|      FAST  |clk               |   0.000|
ColorOut<1> |         7.958(R)|      SLOW  |         4.174(R)|      FAST  |clk               |   0.000|
ColorOut<2> |         7.857(R)|      SLOW  |         4.140(R)|      FAST  |clk               |   0.000|
ColorOut<3> |         7.764(R)|      SLOW  |         4.085(R)|      FAST  |clk               |   0.000|
ColorOut<4> |         7.824(R)|      SLOW  |         4.086(R)|      FAST  |clk               |   0.000|
ColorOut<5> |         7.630(R)|      SLOW  |         3.968(R)|      FAST  |clk               |   0.000|
ColorOut<6> |         8.056(R)|      SLOW  |         4.304(R)|      FAST  |clk               |   0.000|
ColorOut<7> |         7.894(R)|      SLOW  |         4.209(R)|      FAST  |clk               |   0.000|
Hsync       |         8.137(R)|      SLOW  |         4.312(R)|      FAST  |clk               |   0.000|
Vsync       |         8.111(R)|      SLOW  |         4.289(R)|      FAST  |clk               |   0.000|
led         |        11.997(R)|      SLOW  |         4.899(R)|      FAST  |clk               |   0.000|
sclk        |         6.956(R)|      SLOW  |         3.571(R)|      FAST  |clk               |   0.000|
sdo         |         7.719(R)|      SLOW  |         4.054(R)|      FAST  |clk               |   0.000|
ss          |         6.990(R)|      SLOW  |         3.593(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock ExternalClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ExternalClk    |   14.034|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 06 16:24:39 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



