<html><body><samp><pre>
<!@TC:0>
#Build: Synplify Premier F-2012.03-SP2 , Build 071R, May 29 2012
#install: C:\Synopsys\fpga_F201203SP2
#OS: Windows 7 6.1
#Hostname: T6

#Implementation: rev_1

<a name=compilerReport221>$ Start of Compile</a>
#Tue Mar 12 15:06:04 2013

Synopsys Verilog Compiler, version comp201203rcp1, Build 070R, built May 29 2012
@N: : <!@TM:0> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: : <!@TM:0> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:0> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Synopsys\fpga_F201203SP2\lib\xilinx\unisim_m10i.v"
@I::"C:\Synopsys\fpga_F201203SP2\lib\xilinx\unisim.v"
@I::"C:\Synopsys\fpga_F201203SP2\lib\vlog\umr_capim.v"
@I::"C:\Synopsys\fpga_F201203SP2\lib\vlog\scemi_objects.v"
@I::"C:\Synopsys\fpga_F201203SP2\lib\vlog\scemi_pipes.svh"
@I::"C:\Synopsys\fpga_F201203SP2\lib\vlog\hypermods.v"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\max.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\uart\baudgen.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_rx.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_tx.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\all_s_data.sv"
Verilog syntax check successful!
File H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:1:0:1:7:@N:CG364:@XP_MSG">gdp.sv(1)</a><!@TM:0> | Synthesizing module H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv_unit

Selecting top level module top_level
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\baudgen.sv:3:7:3:14:@N:CG364:@XP_MSG">baudgen.sv(3)</a><!@TM:0> | Synthesizing module baudgen

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_tx.sv:3:7:3:14:@N:CG364:@XP_MSG">uart_tx.sv(3)</a><!@TM:0> | Synthesizing module uart_tx

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_rx.sv:3:7:3:14:@N:CG364:@XP_MSG">uart_rx.sv(3)</a><!@TM:0> | Synthesizing module uart_rx

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_rx.sv:27:0:27:9:@A:CL282:@XP_MSG">uart_rx.sv(27)</a><!@TM:0> | Feedback mux created for signal rx_bit_inv -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:3:7:3:11:@N:CG364:@XP_MSG">uart.sv(3)</a><!@TM:0> | Synthesizing module uart

	n_tx_nums=32'b00000000000000000000000000000001
	n_rx_nums=32'b00000000000000000000000000000011
   Generated name = uart_1s_3s

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@A:CL282:@XP_MSG">uart.sv(60)</a><!@TM:0> | Feedback mux created for signal rx_buffer_5_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@A:CL282:@XP_MSG">uart.sv(60)</a><!@TM:0> | Feedback mux created for signal rx_buffer_4_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@A:CL282:@XP_MSG">uart.sv(60)</a><!@TM:0> | Feedback mux created for signal rx_buffer_3_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@A:CL282:@XP_MSG">uart.sv(60)</a><!@TM:0> | Feedback mux created for signal rx_buffer_2_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@A:CL282:@XP_MSG">uart.sv(60)</a><!@TM:0> | Feedback mux created for signal rx_buffer_1_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@A:CL282:@XP_MSG">uart.sv(60)</a><!@TM:0> | Feedback mux created for signal rx_buffer_0_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:29:0:29:9:@A:CL282:@XP_MSG">uart.sv(29)</a><!@TM:0> | Feedback mux created for signal tx_byte[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:29:0:29:9:@A:CL282:@XP_MSG">uart.sv(29)</a><!@TM:0> | Feedback mux created for signal tx_buffer_1_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:29:0:29:9:@A:CL282:@XP_MSG">uart.sv(29)</a><!@TM:0> | Feedback mux created for signal tx_buffer_0_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:3:7:3:10:@N:CG364:@XP_MSG">gdp.sv(3)</a><!@TM:0> | Synthesizing module gdp

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:24:0:24:9:@W:CL271:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Pruning bits 30 to 15 of result[31:0] -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\all_s_data.sv:3:7:3:17:@N:CG364:@XP_MSG">all_s_data.sv(3)</a><!@TM:0> | Synthesizing module s_data_rom

	n_components=32'b00000000000000000000000000000011
   Generated name = s_data_rom_3s

<font color=#A52A2A>@W:<a href="@W:CG107:@XP_HELP">CG107</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\all_s_data.sv:19:24:19:27:@W:CG107:@XP_MSG">all_s_data.sv(19)</a><!@TM:0> | Extending unsized constant with leading x/z beyond 32 bits</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:3:7:3:21:@N:CG364:@XP_MSG">gdp_controller.sv(3)</a><!@TM:0> | Synthesizing module gdp_controller

	n_components=32'b00000000000000000000000000000011
	n_senones=32'b00000000000000000000000000000010
   Generated name = gdp_controller_3s_2s

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Pruning bits 31 to 8 of senone_idx_buffer[0][31:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Pruning bits 31 to 8 of senone_idx_buffer[1][31:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Pruning bits 31 to 8 of senone_idx_buffer[2][31:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Pruning bits 31 to 8 of senone_idx_buffer[3][31:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Pruning bits 31 to 8 of senone_idx_buffer[4][31:0] -- not in use ...</font>

@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of last_calc, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal last_calc; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of first_calc, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal first_calc; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of x_component, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal proc_maincomb.x_component[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of omega, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal proc_maincomb.omega[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of next, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal proc_maincomb.next[31:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of mean, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal proc_maincomb.mean[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of k, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal proc_maincomb.k[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of x_buf_2_, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal proc_maincomb.x_buf_2_[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of x_buf_1_, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal proc_maincomb.x_buf_1_[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of x_buf_0_, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Latch generated from always block for signal proc_maincomb.x_buf_0_[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Feedback mux created for signal senone_idx_buffer[4][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Feedback mux created for signal senone_idx_buffer[3][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Feedback mux created for signal senone_idx_buffer[2][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Feedback mux created for signal senone_idx_buffer[1][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Feedback mux created for signal senone_idx_buffer[0][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL217:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | always_comb does not infer combinatorial logic</font>
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL217:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | always_comb does not infer combinatorial logic</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\max.sv:3:7:3:10:@N:CG364:@XP_MSG">max.sv(3)</a><!@TM:0> | Synthesizing module max

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\max.sv:12:0:12:9:@A:CL282:@XP_MSG">max.sv(12)</a><!@TM:0> | Feedback mux created for signal max_done -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:3:7:3:17:@N:CG364:@XP_MSG">normaliser.sv(3)</a><!@TM:0> | Synthesizing module normaliser

	n_senones=32'b00000000000000000000000000000010
   Generated name = normaliser_2s

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@A:CL282:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Feedback mux created for signal state[31:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@A:CL282:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Feedback mux created for signal current_score[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@A:CL282:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Feedback mux created for signal best_score_reg[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:3:7:3:11:@N:CG364:@XP_MSG">send.sv(3)</a><!@TM:0> | Synthesizing module send

	n_senones=32'b00000000000000000000000000000010
   Generated name = send_2s

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:29:0:29:9:@A:CL282:@XP_MSG">send.sv(29)</a><!@TM:0> | Feedback mux created for signal tx_value[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:29:0:29:9:@A:CL282:@XP_MSG">send.sv(29)</a><!@TM:0> | Feedback mux created for signal start_tx -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:3:7:3:11:@N:CG364:@XP_MSG">sram.sv(3)</a><!@TM:0> | Synthesizing module sram

<font color=#A52A2A>@W:<a href="@W:CL254:@XP_HELP">CL254</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL254:@XP_MSG">sram.sv(62)</a><!@TM:0> | A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL118:@XP_MSG">sram.sv(62)</a><!@TM:0> | Latch generated from always block for signal svbl_107.buffer[15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL118:@XP_MSG">sram.sv(62)</a><!@TM:0> | Latch generated from always block for signal sram_addr[20:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@A:CL110:@XP_MSG">sram.sv(62)</a><!@TM:0> | Too many clocks (> 8) for set/reset analysis of sram_data_reg, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL118:@XP_MSG">sram.sv(62)</a><!@TM:0> | Latch generated from always block for signal sram_data_reg[7:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:30:0:30:9:@A:CL282:@XP_MSG">sram.sv(30)</a><!@TM:0> | Feedback mux created for signal address[20:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL217:@XP_MSG">sram.sv(62)</a><!@TM:0> | always_comb does not infer combinatorial logic</font>
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL217:@XP_MSG">sram.sv(62)</a><!@TM:0> | always_comb does not infer combinatorial logic</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:3:7:3:16:@N:CG364:@XP_MSG">top_level.sv(3)</a><!@TM:0> | Synthesizing module top_level

<font color=#A52A2A>@W:<a href="@W:CG504:@XP_HELP">CG504</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:120:4:120:6:@W:CG504:@XP_MSG">top_level.sv(120)</a><!@TM:0> | unique if not yet implemented - treating as regular if</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:53:46:53:61:@W:CG133:@XP_MSG">top_level.sv(53)</a><!@TM:0> | No assignment to send_write_sram</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:55:46:55:60:@W:CG133:@XP_MSG">top_level.sv(55)</a><!@TM:0> | No assignment to send_sram_data</font>
<font color=#A52A2A>@W:<a href="@W:FX105:@XP_HELP">FX105</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:112:48:112:71:@W:FX105:@XP_MSG">top_level.sv(112)</a><!@TM:0> | Found combinational loop at un5_start_norm</font>
<font color=#A52A2A>@W:<a href="@W:FX105:@XP_HELP">FX105</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:113:48:113:71:@W:FX105:@XP_MSG">top_level.sv(113)</a><!@TM:0> | Found combinational loop at un5_start_send</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[31]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[30]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[29]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[28]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[27]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[26]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[25]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[24]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[23]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[22]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[21]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[20]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[19]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[18]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[17]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[16]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[15]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[14]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[13]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[12]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[11]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[10]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[9]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[8]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[7]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[6]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[5]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[4]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[3]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[2]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[1]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop at next[0]</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:84:0:84:9:@N:CL201:@XP_MSG">top_level.sv(84)</a><!@TM:0> | Trying to extract state machine for register state
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:53:46:53:61:@A:CL153:@XP_MSG">top_level.sv(53)</a><!@TM:0> | *Unassigned bits of send_write_sram are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:55:46:55:60:@A:CL153:@XP_MSG">top_level.sv(55)</a><!@TM:0> | *Unassigned bits of send_sram_data[15:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:30:0:30:9:@N:CL201:@XP_MSG">sram.sv(30)</a><!@TM:0> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:30:0:30:9:@W:CL249:@XP_MSG">sram.sv(30)</a><!@TM:0> | Initial value is not supported on state machine state</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:29:0:29:9:@N:CL201:@XP_MSG">send.sv(29)</a><!@TM:0> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:29:0:29:9:@W:CL249:@XP_MSG">send.sv(29)</a><!@TM:0> | Initial value is not supported on state machine state</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@N:CL201:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Trying to extract state machine for register state
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 2 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 3 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 4 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 5 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 6 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 7 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 8 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 9 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 10 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 11 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 12 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 13 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 14 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 15 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 16 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 17 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 18 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 19 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 20 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 21 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 22 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 23 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 24 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 25 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 26 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 27 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 28 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 29 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 30 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Register bit 31 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL279:@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Pruning register bits 31 to 2 of state[31:0] </font>

@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:24:0:24:9:@N:CL135:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Found seqShift k_r, depth=4, width=16
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:24:0:24:9:@W:CL279:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Pruning register bits 31 to 22 of scale_out[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:24:0:24:9:@W:CL279:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Pruning register bits 31 to 22 of square_out[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[15] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL260:@XP_MSG">uart.sv(60)</a><!@TM:0> | Pruning register bit 15 of rx_index[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[6] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[8] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[9] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[10] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[11] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[12] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[13] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL190:@XP_MSG">uart.sv(60)</a><!@TM:0> | Optimizing register bit rx_index[14] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:60:0:60:9:@W:CL279:@XP_MSG">uart.sv(60)</a><!@TM:0> | Pruning register bits 14 to 3 of rx_index[14:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_rx.sv:46:0:46:9:@N:CL201:@XP_MSG">uart_rx.sv(46)</a><!@TM:0> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_tx.sv:25:0:25:9:@N:CL201:@XP_MSG">uart_tx.sv(25)</a><!@TM:0> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@END
Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Mar 12 15:06:13 2013

###########################################################]
Premap Report

<a name=mapperReport222>Synopsys Xilinx Technology Pre-mapping, Version maprc, Build 1081R, Built May 30 2012 15:29:16</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03-SP2 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Linked File: <a href="H:\work\Part3\P3-Project\Code\Synplify\rev_1\Main_scck.rpt:@XP_FILE">Main_scck.rpt</a>
Printing clock  summary report in "H:\work\Part3\P3-Project\Code\Synplify\rev_1\Main_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:0> | Running in 64-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:0> | Gated clock conversion enabled  
@N:<a href="@N:MF546:@XP_HELP">MF546</a> : <!@TM:0> | Generated clock conversion enabled  

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 96MB)

Reading Xilinx I/O pad type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\gttype.txt] 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:0> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
Warning: Found 34 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:112:17:112:72:@W:BN137:@XP_MSG">top_level.sv(112)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_norm</font>
1) instance proc_outputlogic\.start_norm (netlist:and), output net "proc_outputlogic\.start_norm" in work.top_level(verilog)
    net        proc_outputlogic\.start_norm
    input  pin proc_outputlogic\.un5_start_norm/I[0]
    instance   proc_outputlogic\.un5_start_norm (cell or)
    output pin proc_outputlogic\.un5_start_norm/OUT
    net        proc_outputlogic\.un5_start_norm
    input  pin proc_outputlogic\.start_norm/I[1]
    instance   proc_outputlogic\.start_norm (cell and)
    output pin proc_outputlogic\.start_norm/OUT
    net        proc_outputlogic\.start_norm
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:113:17:113:72:@W:BN137:@XP_MSG">top_level.sv(113)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_send</font>
2) instance proc_outputlogic\.start_send (netlist:and), output net "proc_outputlogic\.start_send" in work.top_level(verilog)
    net        proc_outputlogic\.start_send
    input  pin proc_outputlogic\.un5_start_send/I[0]
    instance   proc_outputlogic\.un5_start_send (cell or)
    output pin proc_outputlogic\.un5_start_send/OUT
    net        proc_outputlogic\.un5_start_send
    input  pin proc_outputlogic\.start_send/I[1]
    instance   proc_outputlogic\.start_send (cell and)
    output pin proc_outputlogic\.start_send/OUT
    net        proc_outputlogic\.start_send
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[0]</font>
3) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[0]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[0]
    input  pin proc_statecomb\.next_12[31:0]/D0[1]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[0]
    net        proc_statecomb\.next_12[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[1]</font>
4) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[1]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[1]
    input  pin proc_statecomb\.next_12[31:0]/D0[2]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[1]
    net        proc_statecomb\.next_12[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[2]</font>
5) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[2]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[2]
    input  pin proc_statecomb\.next_12[31:0]/D0[3]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[2]
    net        proc_statecomb\.next_12[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[3]</font>
6) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[3]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[3]
    input  pin proc_statecomb\.next_12[31:0]/D0[4]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[3]
    net        proc_statecomb\.next_12[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[4]</font>
7) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[4]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[4]
    input  pin proc_statecomb\.next_12[31:0]/D0[5]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[4]
    net        proc_statecomb\.next_12[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[5]</font>
8) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[5]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[5]
    input  pin proc_statecomb\.next_12[31:0]/D0[6]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[5]
    net        proc_statecomb\.next_12[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[6]</font>
9) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[6]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[6]
    input  pin proc_statecomb\.next_12[31:0]/D0[7]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[6]
    net        proc_statecomb\.next_12[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[7]</font>
10) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[7]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[7]
    input  pin proc_statecomb\.next_12[31:0]/D0[8]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[7]
    net        proc_statecomb\.next_12[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[8]</font>
11) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[8]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[8]
    input  pin proc_statecomb\.next_12[31:0]/D0[9]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[8]
    net        proc_statecomb\.next_12[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[9]</font>
12) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[9]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[9]
    input  pin proc_statecomb\.next_12[31:0]/D0[10]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[9]
    net        proc_statecomb\.next_12[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[10]</font>
13) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[10]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[10]
    input  pin proc_statecomb\.next_12[31:0]/D0[11]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[10]
    net        proc_statecomb\.next_12[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[11]</font>
14) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[11]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[11]
    input  pin proc_statecomb\.next_12[31:0]/D0[12]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[11]
    net        proc_statecomb\.next_12[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[12]</font>
15) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[12]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[12]
    input  pin proc_statecomb\.next_12[31:0]/D0[13]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[12]
    net        proc_statecomb\.next_12[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[13]</font>
16) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[13]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[13]
    input  pin proc_statecomb\.next_12[31:0]/D0[14]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[13]
    net        proc_statecomb\.next_12[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[14]</font>
17) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[14]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[14]
    input  pin proc_statecomb\.next_12[31:0]/D0[15]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[14]
    net        proc_statecomb\.next_12[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[15]</font>
18) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[15]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[15]
    input  pin proc_statecomb\.next_12[31:0]/D0[16]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[15]
    net        proc_statecomb\.next_12[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[16]</font>
19) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[16]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[16]
    input  pin proc_statecomb\.next_12[31:0]/D0[17]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[16]
    net        proc_statecomb\.next_12[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[17]</font>
20) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[17]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[17]
    input  pin proc_statecomb\.next_12[31:0]/D0[18]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[17]
    net        proc_statecomb\.next_12[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[18]</font>
21) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[18]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[18]
    input  pin proc_statecomb\.next_12[31:0]/D0[19]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[18]
    net        proc_statecomb\.next_12[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[19]</font>
22) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[19]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[19]
    input  pin proc_statecomb\.next_12[31:0]/D0[20]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[19]
    net        proc_statecomb\.next_12[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[20]</font>
23) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[20]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[20]
    input  pin proc_statecomb\.next_12[31:0]/D0[21]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[20]
    net        proc_statecomb\.next_12[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[21]</font>
24) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[21]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[21]
    input  pin proc_statecomb\.next_12[31:0]/D0[22]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[21]
    net        proc_statecomb\.next_12[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[22]</font>
25) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[22]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[22]
    input  pin proc_statecomb\.next_12[31:0]/D0[23]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[22]
    net        proc_statecomb\.next_12[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[23]</font>
26) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[23]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[23]
    input  pin proc_statecomb\.next_12[31:0]/D0[24]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[23]
    net        proc_statecomb\.next_12[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[24]</font>
27) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[24]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[24]
    input  pin proc_statecomb\.next_12[31:0]/D0[25]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[24]
    net        proc_statecomb\.next_12[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[25]</font>
28) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[25]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[25]
    input  pin proc_statecomb\.next_12[31:0]/D0[26]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[25]
    net        proc_statecomb\.next_12[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[26]</font>
29) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[26]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[26]
    input  pin proc_statecomb\.next_12[31:0]/D0[27]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[26]
    net        proc_statecomb\.next_12[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[27]</font>
30) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[27]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[27]
    input  pin proc_statecomb\.next_12[31:0]/D0[28]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[27]
    net        proc_statecomb\.next_12[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[28]</font>
31) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[28]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[28]
    input  pin proc_statecomb\.next_12[31:0]/D0[29]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[28]
    net        proc_statecomb\.next_12[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[29]</font>
32) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[29]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[29]
    input  pin proc_statecomb\.next_12[31:0]/D0[30]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[29]
    net        proc_statecomb\.next_12[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[30]</font>
33) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[30]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[30]
    input  pin proc_statecomb\.next_12[31:0]/D0[31]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[30]
    net        proc_statecomb\.next_12[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[31]</font>
34) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[31]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[31]
    input  pin proc_statecomb\.next_12[31:0]/D0[32]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[31]
    net        proc_statecomb\.next_12[31]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:MT462:@XP_MSG">sram.sv(62)</a><!@TM:0> | Net ram_access.svbl_107\.sram_we9 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:3:21:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:0> | Net gdp_c.gdp_idle appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:96:8:96:15:@W:MT462:@XP_MSG">gdp_controller.sv(96)</a><!@TM:0> | Net gdp_c.proc_main\.svbl_71\.last_calc12 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:61:22:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:0> | Net gdp_c.proc_main\.svbl_71\.un1_comp_index14 appears to be an unidentified clock source. Assuming default frequency. </font>


<a name=mapperReport223>Clock Summary</a>
**************

Start                           Requested     Requested     Clock        Clock                
Clock                           Frequency     Period        Type         Group                
----------------------------------------------------------------------------------------------
System                          1.0 MHz       1000.000      system       system_clkgroup      
top_level|clk                   1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0
sram|sram_ce_inferred_clock     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_1
==============================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\baudgen.sv:18:0:18:9:@W:MT529:@XP_MSG">baudgen.sv(18)</a><!@TM:0> | Found inferred clock top_level|clk which controls 665 sequential elements including data_uart/ticker/baud_acc[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:MT529:@XP_MSG">sram.sv(62)</a><!@TM:0> | Found inferred clock sram|sram_ce_inferred_clock which controls 42 sequential elements including ram_access/sram_addr[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

syn_allowed_resources : blockrams=3,dsps=3  set on top level netlist top_level

Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:0> | Writing default property annotation file H:\work\Part3\P3-Project\Code\Synplify\rev_1\Main.sap. 
Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 122MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 15:06:18 2013

###########################################################]
Map & Optimize Report

<a name=mapperReport224>Synopsys Xilinx Technology Mapper, Version maprc, Build 1081R, Built May 30 2012 15:29:16</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03-SP2 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:0> | Running in 64-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:0> | Gated clock conversion enabled  
@N:<a href="@N:MF546:@XP_HELP">MF546</a> : <!@TM:0> | Generated clock conversion enabled  

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 94MB)

Reading Xilinx I/O pad type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\gttype.txt] 


Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\max.sv:12:0:12:9:@N:BN362:@XP_MSG">max.sv(12)</a><!@TM:0> | Removing sequential instance maximiser.max_done of view:PrimLib.dffe(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:0> | Applying initial value "00000000000000000000000000000000" on instance gdp_c.state[31:0]  
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:0> | Applying initial value "00000000000000000000000000000000" on instance state[31:0]  
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:0> | Applying initial value "00" on instance norm.state[1:0]  
Warning: Found 34 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:113:17:113:72:@W:BN137:@XP_MSG">top_level.sv(113)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_send</font>
1) instance proc_outputlogic\.start_send (netlist:and), output net "proc_outputlogic\.start_send" in work.top_level(verilog)
    net        proc_outputlogic\.start_send
    input  pin proc_outputlogic\.un5_start_send/I[0]
    instance   proc_outputlogic\.un5_start_send (cell or)
    output pin proc_outputlogic\.un5_start_send/OUT
    net        proc_outputlogic\.un5_start_send
    input  pin proc_outputlogic\.start_send/I[1]
    instance   proc_outputlogic\.start_send (cell and)
    output pin proc_outputlogic\.start_send/OUT
    net        proc_outputlogic\.start_send
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:112:17:112:72:@W:BN137:@XP_MSG">top_level.sv(112)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_norm</font>
2) instance proc_outputlogic\.start_norm (netlist:and), output net "proc_outputlogic\.start_norm" in work.top_level(verilog)
    net        proc_outputlogic\.start_norm
    input  pin proc_outputlogic\.un5_start_norm/I[0]
    instance   proc_outputlogic\.un5_start_norm (cell or)
    output pin proc_outputlogic\.un5_start_norm/OUT
    net        proc_outputlogic\.un5_start_norm
    input  pin proc_outputlogic\.start_norm/I[1]
    instance   proc_outputlogic\.start_norm (cell and)
    output pin proc_outputlogic\.start_norm/OUT
    net        proc_outputlogic\.start_norm
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[0]</font>
3) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[0]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[0]
    input  pin proc_statecomb\.next_12[31:0]/D0[1]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[0]
    net        proc_statecomb\.next_12[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[1]</font>
4) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[1]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[1]
    input  pin proc_statecomb\.next_12[31:0]/D0[2]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[1]
    net        proc_statecomb\.next_12[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[2]</font>
5) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[2]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[2]
    input  pin proc_statecomb\.next_12[31:0]/D0[3]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[2]
    net        proc_statecomb\.next_12[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[3]</font>
6) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[3]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[3]
    input  pin proc_statecomb\.next_12[31:0]/D0[4]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[3]
    net        proc_statecomb\.next_12[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[4]</font>
7) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[4]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[4]
    input  pin proc_statecomb\.next_12[31:0]/D0[5]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[4]
    net        proc_statecomb\.next_12[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[5]</font>
8) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[5]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[5]
    input  pin proc_statecomb\.next_12[31:0]/D0[6]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[5]
    net        proc_statecomb\.next_12[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[6]</font>
9) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[6]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[6]
    input  pin proc_statecomb\.next_12[31:0]/D0[7]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[6]
    net        proc_statecomb\.next_12[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[7]</font>
10) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[7]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[7]
    input  pin proc_statecomb\.next_12[31:0]/D0[8]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[7]
    net        proc_statecomb\.next_12[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[8]</font>
11) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[8]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[8]
    input  pin proc_statecomb\.next_12[31:0]/D0[9]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[8]
    net        proc_statecomb\.next_12[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[9]</font>
12) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[9]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[9]
    input  pin proc_statecomb\.next_12[31:0]/D0[10]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[9]
    net        proc_statecomb\.next_12[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[10]</font>
13) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[10]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[10]
    input  pin proc_statecomb\.next_12[31:0]/D0[11]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[10]
    net        proc_statecomb\.next_12[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[11]</font>
14) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[11]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[11]
    input  pin proc_statecomb\.next_12[31:0]/D0[12]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[11]
    net        proc_statecomb\.next_12[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[12]</font>
15) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[12]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[12]
    input  pin proc_statecomb\.next_12[31:0]/D0[13]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[12]
    net        proc_statecomb\.next_12[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[13]</font>
16) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[13]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[13]
    input  pin proc_statecomb\.next_12[31:0]/D0[14]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[13]
    net        proc_statecomb\.next_12[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[14]</font>
17) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[14]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[14]
    input  pin proc_statecomb\.next_12[31:0]/D0[15]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[14]
    net        proc_statecomb\.next_12[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[15]</font>
18) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[15]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[15]
    input  pin proc_statecomb\.next_12[31:0]/D0[16]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[15]
    net        proc_statecomb\.next_12[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[16]</font>
19) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[16]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[16]
    input  pin proc_statecomb\.next_12[31:0]/D0[17]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[16]
    net        proc_statecomb\.next_12[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[17]</font>
20) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[17]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[17]
    input  pin proc_statecomb\.next_12[31:0]/D0[18]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[17]
    net        proc_statecomb\.next_12[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[18]</font>
21) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[18]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[18]
    input  pin proc_statecomb\.next_12[31:0]/D0[19]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[18]
    net        proc_statecomb\.next_12[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[19]</font>
22) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[19]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[19]
    input  pin proc_statecomb\.next_12[31:0]/D0[20]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[19]
    net        proc_statecomb\.next_12[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[20]</font>
23) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[20]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[20]
    input  pin proc_statecomb\.next_12[31:0]/D0[21]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[20]
    net        proc_statecomb\.next_12[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[21]</font>
24) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[21]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[21]
    input  pin proc_statecomb\.next_12[31:0]/D0[22]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[21]
    net        proc_statecomb\.next_12[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[22]</font>
25) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[22]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[22]
    input  pin proc_statecomb\.next_12[31:0]/D0[23]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[22]
    net        proc_statecomb\.next_12[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[23]</font>
26) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[23]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[23]
    input  pin proc_statecomb\.next_12[31:0]/D0[24]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[23]
    net        proc_statecomb\.next_12[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[24]</font>
27) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[24]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[24]
    input  pin proc_statecomb\.next_12[31:0]/D0[25]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[24]
    net        proc_statecomb\.next_12[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[25]</font>
28) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[25]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[25]
    input  pin proc_statecomb\.next_12[31:0]/D0[26]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[25]
    net        proc_statecomb\.next_12[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[26]</font>
29) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[26]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[26]
    input  pin proc_statecomb\.next_12[31:0]/D0[27]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[26]
    net        proc_statecomb\.next_12[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[27]</font>
30) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[27]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[27]
    input  pin proc_statecomb\.next_12[31:0]/D0[28]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[27]
    net        proc_statecomb\.next_12[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[28]</font>
31) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[28]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[28]
    input  pin proc_statecomb\.next_12[31:0]/D0[29]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[28]
    net        proc_statecomb\.next_12[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[29]</font>
32) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[29]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[29]
    input  pin proc_statecomb\.next_12[31:0]/D0[30]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[29]
    net        proc_statecomb\.next_12[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[30]</font>
33) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[30]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[30]
    input  pin proc_statecomb\.next_12[31:0]/D0[31]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[30]
    net        proc_statecomb\.next_12[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[31]</font>
34) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[31]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[31]
    input  pin proc_statecomb\.next_12[31:0]/D0[32]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[31]
    net        proc_statecomb\.next_12[31]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:MT462:@XP_MSG">sram.sv(62)</a><!@TM:0> | Net ram_access.svbl_107\.sram_we9 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:3:21:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:0> | Net gdp_c.gdp_idle appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:96:8:96:15:@W:MT462:@XP_MSG">gdp_controller.sv(96)</a><!@TM:0> | Net gdp_c.proc_main\.svbl_71\.last_calc12 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:61:22:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:0> | Net gdp_c.proc_main\.svbl_71\.un1_comp_index14 appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:0> | Auto Constrain mode is enabled 

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:150:0:150:6:@N::@XP_MSG">top_level.sv(150)</a><!@TM:0> | Found counter in view:work.top_level(verilog) inst status_cnt[25:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\normaliser.sv:29:0:29:9:@N::@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Found counter in view:work.top_level(verilog) inst norm.senone_index[7:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\uart.sv:29:0:29:9:@N::@XP_MSG">uart.sv(29)</a><!@TM:0> | Found counter in view:work.uart_1s_3s(verilog) inst tx_index[15:0]
Encoding state machine state[11:0] (netlist:statemachine)
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0100 -> 000000001000
   1000 -> 000000010000
   1001 -> 000000100000
   1010 -> 000001000000
   1011 -> 000010000000
   1100 -> 000100000000
   1101 -> 001000000000
   1110 -> 010000000000
   1111 -> 100000000000
Encoding state machine state[9:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   1000 -> 0000000100
   1001 -> 0000001000
   1010 -> 0000010000
   1011 -> 0000100000
   1100 -> 0001000000
   1101 -> 0010000000
   1110 -> 0100000000
   1111 -> 1000000000
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\uart_rx.sv:90:0:90:9:@N::@XP_MSG">uart_rx.sv(90)</a><!@TM:0> | Found counter in view:work.uart_rx(verilog) inst gap_cnt[4:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:48:0:48:9:@N::@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Found counter in view:work.gdp_controller_3s_2s(verilog) inst senone_index[31:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:48:0:48:9:@N::@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Found counter in view:work.gdp_controller_3s_2s(verilog) inst comp_index[31:0]
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:51:20:51:74:@N:FX404:@XP_MSG">gdp.sv(51)</a><!@TM:0> | Found addmux in view:work.gdp_controller_3s_2s(verilog) inst gdpipe.proc_main\.acc_sum_2[31:0] from gdpipe.un6_acc_sum[31:0] 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.k[1] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.k[13] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.k[14] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.k[15] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[6] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[8] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[9] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[10] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[11] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[12] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[13] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[14] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[15] reduced to a combinational gate by constant propagation</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_0_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_1_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_2_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_3_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_0_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_1_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_2_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_3_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_0_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_1_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_2_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_3_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_0_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_1_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_2_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_3_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_3s_2s(verilog) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.mean[1],  because it is equivalent to instance gdp_c.proc_maincomb.mean[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.scale_out[21],  because it is equivalent to instance gdp_c.gdpipe.scale_out[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.scale_out[20],  because it is equivalent to instance gdp_c.gdpipe.scale_out[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.scale_out[19],  because it is equivalent to instance gdp_c.gdpipe.scale_out[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[9],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[8],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[7],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[6],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[2],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[10],  because it is equivalent to instance gdp_c.proc_maincomb.k[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[5],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[4],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[3],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[11],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.omega[3],  because it is equivalent to instance gdp_c.proc_maincomb.omega[1]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.mean[6],  because it is equivalent to instance gdp_c.proc_maincomb.mean[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.mean[15],  because it is equivalent to instance gdp_c.proc_maincomb.mean[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.mean[14],  because it is equivalent to instance gdp_c.proc_maincomb.mean[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[3],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[11],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.omega_r_0_[3],  because it is equivalent to instance gdp_c.gdpipe.omega_r_0_[1]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.omega_r_1_[3],  because it is equivalent to instance gdp_c.gdpipe.omega_r_1_[1]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[3],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
Encoding state machine state[2:0] (netlist:statemachine)
original code -> new code
   00000000000000000000000000000000 -> 00
   00000000000000000000000000000001 -> 01
   00000000000000000000000000000010 -> 10
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\send.sv:29:0:29:9:@N::@XP_MSG">send.sv(29)</a><!@TM:0> | Found counter in view:work.send_2s(verilog) inst senone_index[7:0]
Encoding state machine state[4:0] (netlist:statemachine)
original code -> new code
   00000000000000000000000000000000 -> 000
   00000000000000000000000000000001 -> 001
   00000000000000000000000000000010 -> 010
   00000000000000000000000000000011 -> 011
   00000000000000000000000000000100 -> 100
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\uart_rx.sv:90:0:90:9:@N:BN362:@XP_MSG">uart_rx.sv(90)</a><!@TM:0> | Removing sequential instance data_uart.deserialiser.gap_cnt[4:0] of view:PrimLib.scounter(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@N:MF578:@XP_MSG">sram.sv(62)</a><!@TM:0> | Incompatible asynchronous control logic preventing generated clock conversion of ram_access.sram_addr[20] (netlist:lat). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state_0[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state_0[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[20],  because it is equivalent to instance ram_access.address[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[19],  because it is equivalent to instance ram_access.address[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[18],  because it is equivalent to instance ram_access.address[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[17],  because it is equivalent to instance ram_access.address[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[16],  because it is equivalent to instance ram_access.address[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[15],  because it is equivalent to instance ram_access.address[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[14],  because it is equivalent to instance ram_access.address[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[13],  because it is equivalent to instance ram_access.address[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[12],  because it is equivalent to instance ram_access.address[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[11],  because it is equivalent to instance ram_access.address[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[9],  because it is equivalent to instance ram_access.address[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[10],  because it is equivalent to instance ram_access.address[0]</font>


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
                ram_access.sram_addr[20]:C              Not Done
                ram_access.sram_addr[19]:C              Not Done
                ram_access.sram_addr[18]:C              Not Done
                ram_access.sram_addr[17]:C              Not Done
                ram_access.sram_addr[16]:C              Not Done
                ram_access.sram_addr[15]:C              Not Done
                ram_access.sram_addr[14]:C              Not Done
                ram_access.sram_addr[13]:C              Not Done
                ram_access.sram_addr[12]:C              Not Done
                ram_access.sram_addr[11]:C              Not Done
                ram_access.sram_addr[10]:C              Not Done
                 ram_access.sram_addr[9]:C              Not Done
                 ram_access.sram_addr[8]:C              Not Done
                 ram_access.sram_addr[7]:C              Not Done
                 ram_access.sram_addr[6]:C              Not Done
                 ram_access.sram_addr[5]:C              Not Done
                 ram_access.sram_addr[4]:C              Not Done
                 ram_access.sram_addr[3]:C              Not Done
                 ram_access.sram_addr[2]:C              Not Done
                 ram_access.sram_addr[1]:C              Not Done
                 ram_access.sram_addr[0]:C              Not Done
                 ram_access.data_out[15]:C              Not Done
                 ram_access.data_out[14]:C              Not Done
                 ram_access.data_out[13]:C              Not Done
                 ram_access.data_out[12]:C              Not Done
                 ram_access.data_out[11]:C              Not Done
                 ram_access.data_out[10]:C              Not Done
                  ram_access.data_out[9]:C              Not Done
                  ram_access.data_out[8]:C              Not Done
                  ram_access.data_out[7]:C              Not Done
                  ram_access.data_out[6]:C              Not Done
                  ram_access.data_out[5]:C              Not Done
                  ram_access.data_out[4]:C              Not Done
                  ram_access.data_out[3]:C              Not Done
                  ram_access.data_out[2]:C              Not Done
                  ram_access.data_out[1]:C              Not Done
                  ram_access.data_out[0]:C              Not Done
             ram_access.sram_data_reg[7]:C              Not Done
             ram_access.sram_data_reg[6]:C              Not Done
             ram_access.sram_data_reg[5]:C              Not Done
             ram_access.sram_data_reg[4]:C              Not Done
             ram_access.sram_data_reg[3]:C              Not Done
             ram_access.sram_data_reg[2]:C              Not Done
             ram_access.sram_data_reg[1]:C              Not Done
             ram_access.sram_data_reg[0]:C              Not Done
            gdp_c.proc_maincomb.omega[5]:C              Not Done
            gdp_c.proc_maincomb.next[31]:C              Not Done
        gdp_c.proc_maincomb.x_buf_2_[15]:C              Not Done
                         gdp_c.last_calc:C              Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 130MB)


Clock Buffers:
  Inserting Clock buffer for port clk,
  Inserting Clock buffer on net gdp_c.proc_main\.svbl_71\.last_calc12,
  Inserting Clock buffer on net gdp_idle,
  Inserting Clock buffer on net sram_ce_c,
  Inserting Clock buffer on net N_99_i,

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.address[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@A:BN291:@XP_MSG">sram.sv(30)</a><!@TM:0> | Boundary register ram_access.address[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 130MB)

@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:49:23:49:41:@N:FA113:@XP_MSG">gdp.sv(49)</a><!@TM:0> | Pipelining module proc_main\.svbl_69\.un1_square_out[31:0]
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register square_out[21:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register sub_out[31:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register scale_out[21:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register omega_r\[1\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register omega_r\[0\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register acc_sum[31:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register first_calc_r[2:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register result[14:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register result[31] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register k_r\[3\] pushed in.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[17] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[18] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[19] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[20] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[21] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[22] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[23] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[24] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[25] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[26] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[27] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[28] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[29] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[30] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[31] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 

Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 136MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[16],  because it is equivalent to instance ram_access.sram_addr[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[15],  because it is equivalent to instance ram_access.sram_addr[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[14],  because it is equivalent to instance ram_access.sram_addr[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[13],  because it is equivalent to instance ram_access.sram_addr[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[12],  because it is equivalent to instance ram_access.sram_addr[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[11],  because it is equivalent to instance ram_access.sram_addr[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[9],  because it is equivalent to instance ram_access.sram_addr[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[20],  because it is equivalent to instance ram_access.sram_addr[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[19],  because it is equivalent to instance ram_access.sram_addr[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[18],  because it is equivalent to instance ram_access.sram_addr[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[17],  because it is equivalent to instance ram_access.sram_addr[10]</font>

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:05s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Time elapsed 0h:00m:05s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Time elapsed 0h:00m:06s; Memory used current: 153MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -7.55ns		1021 /       634
   2		0h:00m:06s		    -7.55ns		1021 /       634
   3		0h:00m:07s		    -7.55ns		1021 /       634
------------------------------------------------------------

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1062,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1056</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1056,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1050</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1063,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1057</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1057,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1051</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1064,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1058</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1058,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1052</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1065,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1059</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1059,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1053</font>





Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		    -9.42ns		1071 /       593
   2		0h:00m:12s		    -9.42ns		1070 /       593

   3		0h:00m:12s		    -9.42ns		1070 /       593
   4		0h:00m:12s		    -9.42ns		1070 /       593
   5		0h:00m:12s		    -9.42ns		1070 /       593
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		    -9.42ns		1091 /       593
   2		0h:00m:13s		    -9.42ns		1092 /       593
   3		0h:00m:13s		    -9.42ns		1092 /       593
   4		0h:00m:13s		    -9.42ns		1091 /       593
   5		0h:00m:13s		    -9.42ns		1090 /       593
   6		0h:00m:14s		    -9.42ns		1091 /       593

   7		0h:00m:14s		    -9.42ns		1091 /       593
   8		0h:00m:14s		    -9.42ns		1094 /       593
   9		0h:00m:14s		    -9.42ns		1094 /       593
  10		0h:00m:14s		    -9.42ns		1094 /       593
  11		0h:00m:14s		    -9.42ns		1094 /       593
  12		0h:00m:14s		    -9.42ns		1094 /       593
  13		0h:00m:14s		    -9.42ns		1094 /       593
  14		0h:00m:14s		    -9.42ns		1095 /       593
  15		0h:00m:14s		    -9.42ns		1097 /       593
  16		0h:00m:14s		    -9.42ns		1097 /       593
  17		0h:00m:15s		    -9.42ns		1098 /       593
------------------------------------------------------------

@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:0> | Retiming summary: 2 registers retimed to 1  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 2 registers retimed to 1

Original and Pipelined registers replaced by retiming :
		ram_access.state_0[0]
		ram_access.state_0[1]

New registers created by retiming :
		ram_access.state_ret_1


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:15s; Memory used current: 137MB peak: 155MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:0> | The option to pack flops in the IOB has not been specified  

Finished restoring hierarchy (Time elapsed 0h:00m:15s; Memory used current: 138MB peak: 155MB)

Writing Analyst data base H:\work\Part3\P3-Project\Code\Synplify\rev_1\Main.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:16s; Memory used current: 135MB peak: 155MB)

Writing EDIF Netlist and constraint files
F-2012.03-SP2 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:16s; Memory used current: 136MB peak: 155MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:16s; Memory used current: 134MB peak: 155MB)


<a name=clockReport225>================= Gated clock report =================</a>


The following instances have NOT been converted
Seq Inst                                 Instance Port     Clock                     Reason for not converting                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
gdp_c.last_calc                          G                 gdp_c.comp_indexe_clk     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.first_calc                         G                 gdp_c.comp_indexe_clk     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[0]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[15]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[14]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[13]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[12]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[11]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[10]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[9]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[8]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[7]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[6]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[5]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[4]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[3]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[2]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[1]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[14]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[13]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[12]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[11]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[10]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[9]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[8]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[7]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[6]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[5]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[4]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[3]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[2]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[1]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[0]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[13]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[12]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[11]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[10]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[9]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[8]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[7]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[6]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[5]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[4]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[3]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[2]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[1]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[0]         G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[15]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[9]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[8]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[7]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[6]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[5]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[4]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[3]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[2]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[1]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[0]      G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.k[12]               G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.k[11]               G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.k[0]                G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[15]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[14]        G                 gdp_c.gdp_idle            Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[8]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[7]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[6]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[5]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[4]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[3]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[2]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[1]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[0]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[15]     G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[14]     G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[13]     G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[12]     G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[11]     G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[10]     G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[23]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[22]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[21]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[20]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[19]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[18]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[17]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[16]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[15]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[14]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[13]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[12]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[11]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[10]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[9]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[7]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[5]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[4]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[3]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[2]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[0]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[31]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[30]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[29]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[28]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[27]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[26]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[25]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[24]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[5]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[4]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[2]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[1]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[0]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[13]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[12]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[11]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[10]            G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[9]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[8]             G                 gdp_c.last_calc12         Gated clock does not have declared clock, add/enable clock constraint in SDC file.
=======================================================================================================================================================================

================= End gated clock report =================


Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:16s; Memory used current: 134MB peak: 155MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:16s; Memory used current: 134MB peak: 155MB)

@N:<a href="@N:MF333:@XP_HELP">MF333</a> : <!@TM:0> | Generated clock conversion enabled, but no generated clocks found in design  

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:16s; Memory used current: 134MB peak: 155MB)

Warning: Found 34 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:112:17:112:72:@W:BN137:@XP_MSG">top_level.sv(112)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_norm</font>
1) instance proc_outputlogic\.start_norm (netlist:LUT4), output net "proc_outputlogic\.start_norm" in work.top_level(verilog)
    net        proc_outputlogic\.start_norm
    input  pin proc_outputlogic\.start_norm/I0
    instance   proc_outputlogic\.start_norm (cell LUT4)
    output pin proc_outputlogic\.start_norm/O
    net        norm.start_norm_RNIR5QA
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:113:17:113:72:@W:BN137:@XP_MSG">top_level.sv(113)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_send</font>
2) instance proc_outputlogic\.start_send (netlist:LUT4), output net "proc_outputlogic\.start_send" in work.top_level(verilog)
    net        proc_outputlogic\.start_send
    input  pin proc_outputlogic\.start_send/I0
    instance   proc_outputlogic\.start_send (cell LUT4)
    output pin proc_outputlogic\.start_send/O
    net        sender.start_send_RNILSOA
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[0]</font>
3) instance proc_statecomb\.next_12[0] (netlist:LUT4), output net "proc_statecomb\.next_12[0]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[0]
    input  pin proc_statecomb\.next_12[0]/I0
    instance   proc_statecomb\.next_12[0] (cell LUT4)
    output pin proc_statecomb\.next_12[0]/O
    net        proc_statecomb\.next_12[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[1]</font>
4) instance proc_statecomb\.next_12[1] (netlist:LUT4), output net "proc_statecomb\.next_12[1]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[1]
    input  pin proc_statecomb\.next_12[1]/I0
    instance   proc_statecomb\.next_12[1] (cell LUT4)
    output pin proc_statecomb\.next_12[1]/O
    net        proc_statecomb\.next_12[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[2]</font>
5) instance proc_statecomb\.next_12[2] (netlist:LUT4), output net "proc_statecomb\.next_12[2]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[2]
    input  pin proc_statecomb\.next_12[2]/I0
    instance   proc_statecomb\.next_12[2] (cell LUT4)
    output pin proc_statecomb\.next_12[2]/O
    net        proc_statecomb\.next_12[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[3]</font>
6) instance proc_statecomb\.next_12[3] (netlist:LUT4), output net "proc_statecomb\.next_12[3]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[3]
    input  pin proc_statecomb\.next_12[3]/I0
    instance   proc_statecomb\.next_12[3] (cell LUT4)
    output pin proc_statecomb\.next_12[3]/O
    net        proc_statecomb\.next_12[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[4]</font>
7) instance proc_statecomb\.next_12[4] (netlist:LUT4), output net "proc_statecomb\.next_12[4]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[4]
    input  pin proc_statecomb\.next_12[4]/I0
    instance   proc_statecomb\.next_12[4] (cell LUT4)
    output pin proc_statecomb\.next_12[4]/O
    net        proc_statecomb\.next_12[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[5]</font>
8) instance proc_statecomb\.next_12[5] (netlist:LUT4), output net "proc_statecomb\.next_12[5]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[5]
    input  pin proc_statecomb\.next_12[5]/I0
    instance   proc_statecomb\.next_12[5] (cell LUT4)
    output pin proc_statecomb\.next_12[5]/O
    net        proc_statecomb\.next_12[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[6]</font>
9) instance proc_statecomb\.next_12[6] (netlist:LUT4), output net "proc_statecomb\.next_12[6]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[6]
    input  pin proc_statecomb\.next_12[6]/I0
    instance   proc_statecomb\.next_12[6] (cell LUT4)
    output pin proc_statecomb\.next_12[6]/O
    net        proc_statecomb\.next_12[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[7]</font>
10) instance proc_statecomb\.next_12[7] (netlist:LUT4), output net "proc_statecomb\.next_12[7]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[7]
    input  pin proc_statecomb\.next_12[7]/I0
    instance   proc_statecomb\.next_12[7] (cell LUT4)
    output pin proc_statecomb\.next_12[7]/O
    net        proc_statecomb\.next_12[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[8]</font>
11) instance proc_statecomb\.next_12[8] (netlist:LUT4), output net "proc_statecomb\.next_12[8]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[8]
    input  pin proc_statecomb\.next_12[8]/I0
    instance   proc_statecomb\.next_12[8] (cell LUT4)
    output pin proc_statecomb\.next_12[8]/O
    net        proc_statecomb\.next_12[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[9]</font>
12) instance proc_statecomb\.next_12[9] (netlist:LUT4), output net "proc_statecomb\.next_12[9]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[9]
    input  pin proc_statecomb\.next_12[9]/I0
    instance   proc_statecomb\.next_12[9] (cell LUT4)
    output pin proc_statecomb\.next_12[9]/O
    net        proc_statecomb\.next_12[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[10]</font>
13) instance proc_statecomb\.next_12[10] (netlist:LUT4), output net "proc_statecomb\.next_12[10]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[10]
    input  pin proc_statecomb\.next_12[10]/I0
    instance   proc_statecomb\.next_12[10] (cell LUT4)
    output pin proc_statecomb\.next_12[10]/O
    net        proc_statecomb\.next_12[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[11]</font>
14) instance proc_statecomb\.next_12[11] (netlist:LUT4), output net "proc_statecomb\.next_12[11]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[11]
    input  pin proc_statecomb\.next_12[11]/I0
    instance   proc_statecomb\.next_12[11] (cell LUT4)
    output pin proc_statecomb\.next_12[11]/O
    net        proc_statecomb\.next_12[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[12]</font>
15) instance proc_statecomb\.next_12[12] (netlist:LUT4), output net "proc_statecomb\.next_12[12]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[12]
    input  pin proc_statecomb\.next_12[12]/I0
    instance   proc_statecomb\.next_12[12] (cell LUT4)
    output pin proc_statecomb\.next_12[12]/O
    net        proc_statecomb\.next_12[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[13]</font>
16) instance proc_statecomb\.next_12[13] (netlist:LUT4), output net "proc_statecomb\.next_12[13]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[13]
    input  pin proc_statecomb\.next_12[13]/I0
    instance   proc_statecomb\.next_12[13] (cell LUT4)
    output pin proc_statecomb\.next_12[13]/O
    net        proc_statecomb\.next_12[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[14]</font>
17) instance proc_statecomb\.next_12[14] (netlist:LUT4), output net "proc_statecomb\.next_12[14]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[14]
    input  pin proc_statecomb\.next_12[14]/I0
    instance   proc_statecomb\.next_12[14] (cell LUT4)
    output pin proc_statecomb\.next_12[14]/O
    net        proc_statecomb\.next_12[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[15]</font>
18) instance proc_statecomb\.next_12[15] (netlist:LUT4), output net "proc_statecomb\.next_12[15]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[15]
    input  pin proc_statecomb\.next_12[15]/I0
    instance   proc_statecomb\.next_12[15] (cell LUT4)
    output pin proc_statecomb\.next_12[15]/O
    net        proc_statecomb\.next_12[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[16]</font>
19) instance proc_statecomb\.next_12[16] (netlist:LUT4), output net "proc_statecomb\.next_12[16]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[16]
    input  pin proc_statecomb\.next_12[16]/I0
    instance   proc_statecomb\.next_12[16] (cell LUT4)
    output pin proc_statecomb\.next_12[16]/O
    net        proc_statecomb\.next_12[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[17]</font>
20) instance proc_statecomb\.next_12[17] (netlist:LUT4), output net "proc_statecomb\.next_12[17]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[17]
    input  pin proc_statecomb\.next_12[17]/I0
    instance   proc_statecomb\.next_12[17] (cell LUT4)
    output pin proc_statecomb\.next_12[17]/O
    net        proc_statecomb\.next_12[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[18]</font>
21) instance proc_statecomb\.next_12[18] (netlist:LUT4), output net "proc_statecomb\.next_12[18]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[18]
    input  pin proc_statecomb\.next_12[18]/I0
    instance   proc_statecomb\.next_12[18] (cell LUT4)
    output pin proc_statecomb\.next_12[18]/O
    net        proc_statecomb\.next_12[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[19]</font>
22) instance proc_statecomb\.next_12[19] (netlist:LUT4), output net "proc_statecomb\.next_12[19]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[19]
    input  pin proc_statecomb\.next_12[19]/I0
    instance   proc_statecomb\.next_12[19] (cell LUT4)
    output pin proc_statecomb\.next_12[19]/O
    net        proc_statecomb\.next_12[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[20]</font>
23) instance proc_statecomb\.next_12[20] (netlist:LUT4), output net "proc_statecomb\.next_12[20]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[20]
    input  pin proc_statecomb\.next_12[20]/I0
    instance   proc_statecomb\.next_12[20] (cell LUT4)
    output pin proc_statecomb\.next_12[20]/O
    net        proc_statecomb\.next_12[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[21]</font>
24) instance proc_statecomb\.next_12[21] (netlist:LUT4), output net "proc_statecomb\.next_12[21]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[21]
    input  pin proc_statecomb\.next_12[21]/I0
    instance   proc_statecomb\.next_12[21] (cell LUT4)
    output pin proc_statecomb\.next_12[21]/O
    net        proc_statecomb\.next_12[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[22]</font>
25) instance proc_statecomb\.next_12[22] (netlist:LUT4), output net "proc_statecomb\.next_12[22]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[22]
    input  pin proc_statecomb\.next_12[22]/I0
    instance   proc_statecomb\.next_12[22] (cell LUT4)
    output pin proc_statecomb\.next_12[22]/O
    net        proc_statecomb\.next_12[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[23]</font>
26) instance proc_statecomb\.next_12[23] (netlist:LUT4), output net "proc_statecomb\.next_12[23]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[23]
    input  pin proc_statecomb\.next_12[23]/I0
    instance   proc_statecomb\.next_12[23] (cell LUT4)
    output pin proc_statecomb\.next_12[23]/O
    net        proc_statecomb\.next_12[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[24]</font>
27) instance proc_statecomb\.next_12[24] (netlist:LUT4), output net "proc_statecomb\.next_12[24]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[24]
    input  pin proc_statecomb\.next_12[24]/I0
    instance   proc_statecomb\.next_12[24] (cell LUT4)
    output pin proc_statecomb\.next_12[24]/O
    net        proc_statecomb\.next_12[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[25]</font>
28) instance proc_statecomb\.next_12[25] (netlist:LUT4), output net "proc_statecomb\.next_12[25]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[25]
    input  pin proc_statecomb\.next_12[25]/I0
    instance   proc_statecomb\.next_12[25] (cell LUT4)
    output pin proc_statecomb\.next_12[25]/O
    net        proc_statecomb\.next_12[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[26]</font>
29) instance proc_statecomb\.next_12[26] (netlist:LUT4), output net "proc_statecomb\.next_12[26]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[26]
    input  pin proc_statecomb\.next_12[26]/I0
    instance   proc_statecomb\.next_12[26] (cell LUT4)
    output pin proc_statecomb\.next_12[26]/O
    net        proc_statecomb\.next_12[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[27]</font>
30) instance proc_statecomb\.next_12[27] (netlist:LUT4), output net "proc_statecomb\.next_12[27]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[27]
    input  pin proc_statecomb\.next_12[27]/I0
    instance   proc_statecomb\.next_12[27] (cell LUT4)
    output pin proc_statecomb\.next_12[27]/O
    net        proc_statecomb\.next_12[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[28]</font>
31) instance proc_statecomb\.next_12[28] (netlist:LUT4), output net "proc_statecomb\.next_12[28]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[28]
    input  pin proc_statecomb\.next_12[28]/I0
    instance   proc_statecomb\.next_12[28] (cell LUT4)
    output pin proc_statecomb\.next_12[28]/O
    net        proc_statecomb\.next_12[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[29]</font>
32) instance proc_statecomb\.next_12[29] (netlist:LUT4), output net "proc_statecomb\.next_12[29]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[29]
    input  pin proc_statecomb\.next_12[29]/I0
    instance   proc_statecomb\.next_12[29] (cell LUT4)
    output pin proc_statecomb\.next_12[29]/O
    net        proc_statecomb\.next_12[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[30]</font>
33) instance proc_statecomb\.next_12[30] (netlist:LUT4), output net "proc_statecomb\.next_12[30]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[30]
    input  pin proc_statecomb\.next_12[30]/I0
    instance   proc_statecomb\.next_12[30] (cell LUT4)
    output pin proc_statecomb\.next_12[30]/O
    net        proc_statecomb\.next_12[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[31]</font>
34) instance proc_statecomb\.next_12[31] (netlist:LUT4), output net "proc_statecomb\.next_12[31]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[31]
    input  pin proc_statecomb\.next_12[31]/I0
    instance   proc_statecomb\.next_12[31] (cell LUT4)
    output pin proc_statecomb\.next_12[31]/O
    net        proc_statecomb\.next_12[31]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:0> | Found inferred clock top_level|clk with period 8.83ns. Please declare a user-defined clock on object "p:clk"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:0> | Found inferred clock sram|sram_ce_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ram_access.sram_ce"</font> 



<a name=timingReport226>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Mar 12 15:06:39 2013
#


Top view:               top_level
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:0> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:0> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary227>Performance Summary </a>
*******************


Worst slack in design: -7.550

                                Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                  Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------
sram|sram_ce_inferred_clock     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_1
top_level|clk                   113.3 MHz     96.3 MHz      8.826         10.383        -1.557     inferred     Autoconstr_clkgroup_0
System                          191.0 MHz     162.4 MHz     5.234         6.158         -0.924     system       system_clkgroup      
=====================================================================================================================================





<a name=clockRelationships228>Clock Relationships</a>
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------
Starting       Ending                       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------
System         System                       |  5.234       -0.924  |  5.234       1.027  |  5.234       1.696  |  No paths    -     
System         top_level|clk                |  8.826       6.706   |  No paths    -      |  No paths    -      |  8.826       -7.550
top_level|clk  System                       |  8.826       -1.971  |  No paths    -      |  8.826       1.246  |  No paths    -     
top_level|clk  top_level|clk                |  8.826       -1.557  |  No paths    -      |  No paths    -      |  No paths    -     
top_level|clk  sram|sram_ce_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -     
====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo229>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport230>Detailed Report for Clock: top_level|clk</a>
====================================



<a name=startingSlack231>Starting Points with Worst Slack</a>
********************************

              Starting                                         Arrival           
Instance      Reference         Type     Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
state[2]      top_level|clk     FDC      Q       state[2]      0.720       -1.971
state[31]     top_level|clk     FDC      Q       state[31]     0.720       -1.971
state[6]      top_level|clk     FDC      Q       state[6]      0.720       -1.931
state[7]      top_level|clk     FDC      Q       state[7]      0.720       -1.931
state[8]      top_level|clk     FDC      Q       state[8]      0.720       -1.931
state[17]     top_level|clk     FDC      Q       state[17]     0.720       -1.931
state[18]     top_level|clk     FDC      Q       state[18]     0.720       -1.921
state[19]     top_level|clk     FDC      Q       state[19]     0.720       -1.921
state[21]     top_level|clk     FDC      Q       state[21]     0.720       -1.921
state[22]     top_level|clk     FDC      Q       state[22]     0.720       -1.921
=================================================================================


<a name=endingSlack232>Ending Points with Worst Slack</a>
******************************

              Starting                                    Required           
Instance      Reference         Type     Pin     Net      Time         Slack 
              Clock                                                          
-----------------------------------------------------------------------------
state[1]      top_level|clk     FDC      D       N_4      8.623        -1.557
state[2]      top_level|clk     FDC      D       N_5      8.623        -1.557
state[3]      top_level|clk     FDC      D       N_6      8.623        -1.557
state[4]      top_level|clk     FDC      D       N_7      8.623        -1.557
state[5]      top_level|clk     FDC      D       N_8      8.623        -1.557
state[6]      top_level|clk     FDC      D       N_9      8.623        -1.557
state[7]      top_level|clk     FDC      D       N_10     8.623        -1.557
state[8]      top_level|clk     FDC      D       N_11     8.623        -1.557
state[9]      top_level|clk     FDC      D       N_12     8.623        -1.557
state[10]     top_level|clk     FDC      D       N_13     8.623        -1.557
=============================================================================



<a name=worstPaths233>Worst Path Information</a>
<a href="H:/work/Part3/P3-Project/Code/Synplify/rev_1/Main.srr:srsfH:\work\Part3\P3-Project\Code\Synplify\rev_1\Main.srs:fp:160893:163413:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.826
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.557

    - Propagation time:                      9.528
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.971

    Number of logic level(s):                7
    Starting point:                          state[2] / Q
    Ending point:                            ram_access.data_out[4] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
state[2]                                   FDC        Q        Out     0.720     0.720       -         
state[2]                                   Net        -        -       1.020     -           8         
state_RNI5E141[14]                         LUT4_L     I0       In      -         1.740       -         
state_RNI5E141[14]                         LUT4_L     LO       Out     0.579     2.319       -         
g0_13                                      Net        -        -       0.350     -           1         
state_RNIE0382[3]                          LUT4       I1       In      -         2.669       -         
state_RNIE0382[3]                          LUT4       O        Out     0.579     3.248       -         
g0_1                                       Net        -        -       0.800     -           2         
proc_sram_signals\.un1_start_send_sx_0     LUT4_L     I1       In      -         4.048       -         
proc_sram_signals\.un1_start_send_sx_0     LUT4_L     LO       Out     0.579     4.627       -         
proc_sram_signals\.un1_start_send_1        Net        -        -       0.350     -           1         
proc_sram_signals\.un1_start_send          LUT4       I1       In      -         4.977       -         
proc_sram_signals\.un1_start_send          LUT4       O        Out     0.579     5.556       -         
proc_sram_signals\.un1_start_send          Net        -        -       1.085     -           18        
ram_access.buffer_7_1_m2_mb[1]             LUT4       I0       In      -         6.641       -         
ram_access.buffer_7_1_m2_mb[1]             LUT4       O        Out     0.579     7.220       -         
N_93                                       Net        -        -       0.800     -           2         
ram_access.buffer_7_1_1_0_mb[4]            LUT3_L     I0       In      -         8.020       -         
ram_access.buffer_7_1_1_0_mb[4]            LUT3_L     LO       Out     0.579     8.599       -         
buffer_7_1_1_0[4]                          Net        -        -       0.350     -           1         
ram_access.buffer_7_1[4]                   LUT4       I1       In      -         8.949       -         
ram_access.buffer_7_1[4]                   LUT4       O        Out     0.579     9.528       -         
buffer_7[4]                                Net        -        -       0.000     -           1         
ram_access.data_out[4]                     LD_1       D        In      -         9.528       -         
=======================================================================================================
Total path delay (propagation time + setup) of 10.797 is 6.042(56.0%) logic and 4.755(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.826
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.557

    - Propagation time:                      9.528
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.971

    Number of logic level(s):                7
    Starting point:                          state[31] / Q
    Ending point:                            ram_access.data_out[4] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
state[31]                                  FDC        Q        Out     0.720     0.720       -         
state[31]                                  Net        -        -       1.020     -           8         
state_RNI5E141[14]                         LUT4_L     I3       In      -         1.740       -         
state_RNI5E141[14]                         LUT4_L     LO       Out     0.579     2.319       -         
g0_13                                      Net        -        -       0.350     -           1         
state_RNIE0382[3]                          LUT4       I1       In      -         2.669       -         
state_RNIE0382[3]                          LUT4       O        Out     0.579     3.248       -         
g0_1                                       Net        -        -       0.800     -           2         
proc_sram_signals\.un1_start_send_sx_0     LUT4_L     I1       In      -         4.048       -         
proc_sram_signals\.un1_start_send_sx_0     LUT4_L     LO       Out     0.579     4.627       -         
proc_sram_signals\.un1_start_send_1        Net        -        -       0.350     -           1         
proc_sram_signals\.un1_start_send          LUT4       I1       In      -         4.977       -         
proc_sram_signals\.un1_start_send          LUT4       O        Out     0.579     5.556       -         
proc_sram_signals\.un1_start_send          Net        -        -       1.085     -           18        
ram_access.buffer_7_1_m2_mb[1]             LUT4       I0       In      -         6.641       -         
ram_access.buffer_7_1_m2_mb[1]             LUT4       O        Out     0.579     7.220       -         
N_93                                       Net        -        -       0.800     -           2         
ram_access.buffer_7_1_1_0_mb[4]            LUT3_L     I0       In      -         8.020       -         
ram_access.buffer_7_1_1_0_mb[4]            LUT3_L     LO       Out     0.579     8.599       -         
buffer_7_1_1_0[4]                          Net        -        -       0.350     -           1         
ram_access.buffer_7_1[4]                   LUT4       I1       In      -         8.949       -         
ram_access.buffer_7_1[4]                   LUT4       O        Out     0.579     9.528       -         
buffer_7[4]                                Net        -        -       0.000     -           1         
ram_access.data_out[4]                     LD_1       D        In      -         9.528       -         
=======================================================================================================
Total path delay (propagation time + setup) of 10.797 is 6.042(56.0%) logic and 4.755(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.826
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.557

    - Propagation time:                      9.488
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.931

    Number of logic level(s):                7
    Starting point:                          state[6] / Q
    Ending point:                            ram_access.data_out[4] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                          Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
state[6]                                      FDC        Q        Out     0.720     0.720       -         
state[6]                                      Net        -        -       0.980     -           6         
state_RNI2QA31[9]                             LUT4       I0       In      -         1.700       -         
state_RNI2QA31[9]                             LUT4       O        Out     0.579     2.279       -         
g0_11                                         Net        -        -       0.800     -           2         
proc_sram_signals\.un1_start_send_sx_0_sx     LUT4       I0       In      -         3.079       -         
proc_sram_signals\.un1_start_send_sx_0_sx     LUT4       O        Out     0.579     3.658       -         
proc_sram_signals\.un1_start_send_sx_0_sx     Net        -        -       0.350     -           1         
proc_sram_signals\.un1_start_send_sx_0        LUT4_L     I3       In      -         4.008       -         
proc_sram_signals\.un1_start_send_sx_0        LUT4_L     LO       Out     0.579     4.587       -         
proc_sram_signals\.un1_start_send_1           Net        -        -       0.350     -           1         
proc_sram_signals\.un1_start_send             LUT4       I1       In      -         4.937       -         
proc_sram_signals\.un1_start_send             LUT4       O        Out     0.579     5.516       -         
proc_sram_signals\.un1_start_send             Net        -        -       1.085     -           18        
ram_access.buffer_7_1_m2_mb[1]                LUT4       I0       In      -         6.601       -         
ram_access.buffer_7_1_m2_mb[1]                LUT4       O        Out     0.579     7.180       -         
N_93                                          Net        -        -       0.800     -           2         
ram_access.buffer_7_1_1_0_mb[4]               LUT3_L     I0       In      -         7.980       -         
ram_access.buffer_7_1_1_0_mb[4]               LUT3_L     LO       Out     0.579     8.559       -         
buffer_7_1_1_0[4]                             Net        -        -       0.350     -           1         
ram_access.buffer_7_1[4]                      LUT4       I1       In      -         8.909       -         
ram_access.buffer_7_1[4]                      LUT4       O        Out     0.579     9.488       -         
buffer_7[4]                                   Net        -        -       0.000     -           1         
ram_access.data_out[4]                        LD_1       D        In      -         9.488       -         
==========================================================================================================
Total path delay (propagation time + setup) of 10.757 is 6.042(56.2%) logic and 4.715(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.826
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.557

    - Propagation time:                      9.488
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.931

    Number of logic level(s):                7
    Starting point:                          state[7] / Q
    Ending point:                            ram_access.data_out[4] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                          Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
state[7]                                      FDC        Q        Out     0.720     0.720       -         
state[7]                                      Net        -        -       0.980     -           6         
state_RNI2QA31[9]                             LUT4       I1       In      -         1.700       -         
state_RNI2QA31[9]                             LUT4       O        Out     0.579     2.279       -         
g0_11                                         Net        -        -       0.800     -           2         
proc_sram_signals\.un1_start_send_sx_0_sx     LUT4       I0       In      -         3.079       -         
proc_sram_signals\.un1_start_send_sx_0_sx     LUT4       O        Out     0.579     3.658       -         
proc_sram_signals\.un1_start_send_sx_0_sx     Net        -        -       0.350     -           1         
proc_sram_signals\.un1_start_send_sx_0        LUT4_L     I3       In      -         4.008       -         
proc_sram_signals\.un1_start_send_sx_0        LUT4_L     LO       Out     0.579     4.587       -         
proc_sram_signals\.un1_start_send_1           Net        -        -       0.350     -           1         
proc_sram_signals\.un1_start_send             LUT4       I1       In      -         4.937       -         
proc_sram_signals\.un1_start_send             LUT4       O        Out     0.579     5.516       -         
proc_sram_signals\.un1_start_send             Net        -        -       1.085     -           18        
ram_access.buffer_7_1_m2_mb[1]                LUT4       I0       In      -         6.601       -         
ram_access.buffer_7_1_m2_mb[1]                LUT4       O        Out     0.579     7.180       -         
N_93                                          Net        -        -       0.800     -           2         
ram_access.buffer_7_1_1_0_mb[4]               LUT3_L     I0       In      -         7.980       -         
ram_access.buffer_7_1_1_0_mb[4]               LUT3_L     LO       Out     0.579     8.559       -         
buffer_7_1_1_0[4]                             Net        -        -       0.350     -           1         
ram_access.buffer_7_1[4]                      LUT4       I1       In      -         8.909       -         
ram_access.buffer_7_1[4]                      LUT4       O        Out     0.579     9.488       -         
buffer_7[4]                                   Net        -        -       0.000     -           1         
ram_access.data_out[4]                        LD_1       D        In      -         9.488       -         
==========================================================================================================
Total path delay (propagation time + setup) of 10.757 is 6.042(56.2%) logic and 4.715(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.826
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.557

    - Propagation time:                      9.488
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.931

    Number of logic level(s):                7
    Starting point:                          state[8] / Q
    Ending point:                            ram_access.data_out[4] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                          Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
state[8]                                      FDC        Q        Out     0.720     0.720       -         
state[8]                                      Net        -        -       0.980     -           6         
state_RNI2QA31[9]                             LUT4       I2       In      -         1.700       -         
state_RNI2QA31[9]                             LUT4       O        Out     0.579     2.279       -         
g0_11                                         Net        -        -       0.800     -           2         
proc_sram_signals\.un1_start_send_sx_0_sx     LUT4       I0       In      -         3.079       -         
proc_sram_signals\.un1_start_send_sx_0_sx     LUT4       O        Out     0.579     3.658       -         
proc_sram_signals\.un1_start_send_sx_0_sx     Net        -        -       0.350     -           1         
proc_sram_signals\.un1_start_send_sx_0        LUT4_L     I3       In      -         4.008       -         
proc_sram_signals\.un1_start_send_sx_0        LUT4_L     LO       Out     0.579     4.587       -         
proc_sram_signals\.un1_start_send_1           Net        -        -       0.350     -           1         
proc_sram_signals\.un1_start_send             LUT4       I1       In      -         4.937       -         
proc_sram_signals\.un1_start_send             LUT4       O        Out     0.579     5.516       -         
proc_sram_signals\.un1_start_send             Net        -        -       1.085     -           18        
ram_access.buffer_7_1_m2_mb[1]                LUT4       I0       In      -         6.601       -         
ram_access.buffer_7_1_m2_mb[1]                LUT4       O        Out     0.579     7.180       -         
N_93                                          Net        -        -       0.800     -           2         
ram_access.buffer_7_1_1_0_mb[4]               LUT3_L     I0       In      -         7.980       -         
ram_access.buffer_7_1_1_0_mb[4]               LUT3_L     LO       Out     0.579     8.559       -         
buffer_7_1_1_0[4]                             Net        -        -       0.350     -           1         
ram_access.buffer_7_1[4]                      LUT4       I1       In      -         8.909       -         
ram_access.buffer_7_1[4]                      LUT4       O        Out     0.579     9.488       -         
buffer_7[4]                                   Net        -        -       0.000     -           1         
ram_access.data_out[4]                        LD_1       D        In      -         9.488       -         
==========================================================================================================
Total path delay (propagation time + setup) of 10.757 is 6.042(56.2%) logic and 4.715(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport234>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack235>Starting Points with Worst Slack</a>
********************************

                                        Starting                                          Arrival           
Instance                                Reference     Type     Pin     Net                Time        Slack 
                                        Clock                                                               
------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]     System        LDC      Q       x_component[0]     0.720       -7.550
gdp_c.proc_maincomb\.mean[0]            System        LDC      Q       mean[0]            0.720       -7.470
gdp_c.proc_maincomb\.mean[10]           System        LDC      Q       mean[1]            0.720       -7.410
gdp_c.proc_maincomb\.x_component[1]     System        LDC      Q       x_component[1]     0.720       -7.410
gdp_c.proc_maincomb\.mean[2]            System        LDC      Q       mean[6]            0.720       -7.350
gdp_c.proc_maincomb\.x_component[2]     System        LDC      Q       x_component[2]     0.720       -7.350
gdp_c.proc_maincomb\.x_component[3]     System        LDC      Q       x_component[3]     0.720       -7.290
gdp_c.proc_maincomb\.x_component[4]     System        LDC      Q       x_component[4]     0.720       -7.230
gdp_c.proc_maincomb\.mean[3]            System        LDC      Q       mean[3]            0.720       -7.200
gdp_c.proc_maincomb\.x_component[5]     System        LDC      Q       x_component[5]     0.720       -7.170
============================================================================================================


<a name=endingSlack236>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                  Required           
Instance                         Reference     Type     Pin     Net                        Time         Slack 
                                 Clock                                                                        
--------------------------------------------------------------------------------------------------------------
gdp_c.gdpipe.sub_out_pipe_14     System        FDC      D       un1_square_out_3_0[14]     8.745        -7.550
gdp_c.gdpipe.sub_out_pipe_13     System        FDC      D       un1_square_out_3_0[13]     8.745        -7.490
gdp_c.gdpipe.sub_out_pipe_12     System        FDC      D       un1_square_out_3_0[12]     8.745        -7.430
gdp_c.gdpipe.sub_out_pipe_11     System        FDC      D       un1_square_out_3_0[11]     8.745        -7.370
gdp_c.gdpipe.sub_out_pipe_47     System        FDC      D       un1_square_out_2_0[14]     8.745        -7.351
gdp_c.gdpipe.sub_out_pipe_46     System        FDC      D       un1_square_out_2_0[13]     8.745        -7.291
gdp_c.gdpipe.sub_out_pipe_45     System        FDC      D       un1_square_out_2_0[12]     8.745        -7.231
gdp_c.gdpipe.sub_out_pipe_44     System        FDC      D       un1_square_out_2_0[11]     8.745        -7.171
gdp_c.gdpipe.sub_out_pipe_43     System        FDC      D       un1_square_out_2_0[10]     8.745        -7.111
gdp_c.gdpipe.sub_out_pipe_42     System        FDC      D       un1_square_out_2_0[9]      8.745        -7.051
==============================================================================================================



<a name=worstPaths237>Worst Path Information</a>
<a href="H:/work/Part3/P3-Project/Code/Synplify/rev_1/Main.srr:srsfH:\work\Part3\P3-Project\Code\Synplify\rev_1\Main.srs:fp:184781:199322:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.826
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.745

    - Propagation time:                      16.295
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.550

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                 LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                      Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                  Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                     Net         -        -       1.335     -           150(124)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        I3       In      -         5.778       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        O        Out     0.579     6.357       -         
un1_square_out_3_madd_14_4                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        I0       In      -         7.157       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        O        Out     0.579     7.736       -         
un1_square_out_3_madd_16_axb_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     S        In      -         7.736       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     LO       Out     0.480     8.216       -         
un1_square_out_3_madd_16_cry_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     CI       In      -         8.216       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     LO       Out     0.060     8.277       -         
un1_square_out_3_madd_16_cry_3                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     CI       In      -         8.277       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     LO       Out     0.060     8.336       -         
un1_square_out_3_madd_16_cry_4                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     CI       In      -         8.336       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     LO       Out     0.060     8.396       -         
un1_square_out_3_madd_16_cry_5                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     CI       In      -         8.396       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     LO       Out     0.060     8.457       -         
un1_square_out_3_madd_16_cry_6                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_7     MUXCY_L     CI       In      -         8.457       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_7     MUXCY_L     LO       Out     0.060     8.517       -         
un1_square_out_3_madd_16_cry_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_8     MUXCY_L     CI       In      -         8.517       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_8     MUXCY_L     LO       Out     0.060     8.576       -         
un1_square_out_3_madd_16_cry_8                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_9     MUXCY_L     CI       In      -         8.576       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_9     MUXCY_L     LO       Out     0.060     8.636       -         
un1_square_out_3_madd_16_cry_9                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_10      XORCY       CI       In      -         8.636       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_10      XORCY       O        Out     0.883     9.520       -         
un1_square_out_3_madd_16[12]                                        Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_21         LUT3        I2       In      -         10.320      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_21         LUT3        O        Out     0.579     10.899      -         
un1_square_out_3_madd_6_21                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_8      LUT4        I0       In      -         11.699      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_8      LUT4        O        Out     0.579     12.278      -         
un1_square_out_3_madd_6_axb_8                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_8      MUXCY_L     S        In      -         12.278      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_8      MUXCY_L     LO       Out     0.480     12.759      -         
un1_square_out_3_madd_6_cry_8                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_9        XORCY       CI       In      -         12.759      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_9        XORCY       O        Out     0.883     13.642      -         
un1_square_out_3_madd_6[13]                                         Net         -        -       0.710     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_13       LUT2_L      I1       In      -         14.352      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_13       LUT2_L      LO       Out     0.579     14.931      -         
un1_square_out_3_madd_axb_13                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     S        In      -         14.931      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     LO       Out     0.480     15.412      -         
un1_square_out_3_madd_cry_13                                        Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       CI       In      -         15.412      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       O        Out     0.883     16.295      -         
un1_square_out_3_0[14]                                              Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                        FDC         D        In      -         16.295      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 16.376 is 11.051(67.5%) logic and 5.325(32.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.826
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.745

    - Propagation time:                      16.295
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.550

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                 LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                      Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                  Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                     Net         -        -       1.335     -           150(124)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        I3       In      -         5.778       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        O        Out     0.579     6.357       -         
un1_square_out_3_madd_14_4                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        I0       In      -         7.157       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        O        Out     0.579     7.736       -         
un1_square_out_3_madd_16_axb_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     S        In      -         7.736       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     LO       Out     0.480     8.216       -         
un1_square_out_3_madd_16_cry_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     CI       In      -         8.216       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     LO       Out     0.060     8.277       -         
un1_square_out_3_madd_16_cry_3                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     CI       In      -         8.277       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     LO       Out     0.060     8.336       -         
un1_square_out_3_madd_16_cry_4                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     CI       In      -         8.336       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     LO       Out     0.060     8.396       -         
un1_square_out_3_madd_16_cry_5                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     CI       In      -         8.396       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     LO       Out     0.060     8.457       -         
un1_square_out_3_madd_16_cry_6                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_7       XORCY       CI       In      -         8.457       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_7       XORCY       O        Out     0.883     9.340       -         
un1_square_out_3_madd_16[9]                                         Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_6          LUT3        I2       In      -         10.140      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_6          LUT3        O        Out     0.579     10.719      -         
un1_square_out_3_madd_6_6                                           Net         -        -       0.710     -           3(1)      
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_5      LUT4        I0       In      -         11.429      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_5      LUT4        O        Out     0.579     12.008      -         
un1_square_out_3_madd_6_axb_5                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_5      MUXCY_L     S        In      -         12.008      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_5      MUXCY_L     LO       Out     0.480     12.489      -         
un1_square_out_3_madd_6_cry_5                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_6        XORCY       CI       In      -         12.489      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_6        XORCY       O        Out     0.883     13.372      -         
un1_square_out_3_madd_6[10]                                         Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10       LUT2_L      I1       In      -         14.172      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10       LUT2_L      LO       Out     0.579     14.751      -         
un1_square_out_3_madd_axb_10                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10       MUXCY_L     S        In      -         14.751      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10       MUXCY_L     LO       Out     0.480     15.232      -         
un1_square_out_3_madd_cry_10                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11       MUXCY_L     CI       In      -         15.232      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11       MUXCY_L     LO       Out     0.060     15.291      -         
un1_square_out_3_madd_cry_11                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12       MUXCY_L     CI       In      -         15.291      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12       MUXCY_L     LO       Out     0.060     15.352      -         
un1_square_out_3_madd_cry_12                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     CI       In      -         15.352      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     LO       Out     0.060     15.412      -         
un1_square_out_3_madd_cry_13                                        Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       CI       In      -         15.412      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       O        Out     0.883     16.295      -         
un1_square_out_3_0[14]                                              Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                        FDC         D        In      -         16.295      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 16.376 is 11.051(67.5%) logic and 5.325(32.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.826
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.745

    - Propagation time:                      16.295
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.550

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                 LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                      Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                  Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                     Net         -        -       1.335     -           150(124)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        I3       In      -         5.778       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        O        Out     0.579     6.357       -         
un1_square_out_3_madd_14_4                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        I0       In      -         7.157       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        O        Out     0.579     7.736       -         
un1_square_out_3_madd_16_axb_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     S        In      -         7.736       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     LO       Out     0.480     8.216       -         
un1_square_out_3_madd_16_cry_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     CI       In      -         8.216       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     LO       Out     0.060     8.277       -         
un1_square_out_3_madd_16_cry_3                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     CI       In      -         8.277       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     LO       Out     0.060     8.336       -         
un1_square_out_3_madd_16_cry_4                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     CI       In      -         8.336       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     LO       Out     0.060     8.396       -         
un1_square_out_3_madd_16_cry_5                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     CI       In      -         8.396       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     LO       Out     0.060     8.457       -         
un1_square_out_3_madd_16_cry_6                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_7     MUXCY_L     CI       In      -         8.457       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_7     MUXCY_L     LO       Out     0.060     8.517       -         
un1_square_out_3_madd_16_cry_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_8       XORCY       CI       In      -         8.517       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_8       XORCY       O        Out     0.883     9.400       -         
un1_square_out_3_madd_16[10]                                        Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_11         LUT3        I2       In      -         10.200      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_11         LUT3        O        Out     0.579     10.779      -         
un1_square_out_3_madd_6_11                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_6      LUT4        I0       In      -         11.579      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_6      LUT4        O        Out     0.579     12.158      -         
un1_square_out_3_madd_6_axb_6                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_6      MUXCY_L     S        In      -         12.158      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_6      MUXCY_L     LO       Out     0.480     12.639      -         
un1_square_out_3_madd_6_cry_6                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_7      MUXCY_L     CI       In      -         12.639      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_7      MUXCY_L     LO       Out     0.060     12.698      -         
un1_square_out_3_madd_6_cry_7                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_8      MUXCY_L     CI       In      -         12.698      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_8      MUXCY_L     LO       Out     0.060     12.759      -         
un1_square_out_3_madd_6_cry_8                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_9        XORCY       CI       In      -         12.759      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_9        XORCY       O        Out     0.883     13.642      -         
un1_square_out_3_madd_6[13]                                         Net         -        -       0.710     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_13       LUT2_L      I1       In      -         14.352      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_13       LUT2_L      LO       Out     0.579     14.931      -         
un1_square_out_3_madd_axb_13                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     S        In      -         14.931      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     LO       Out     0.480     15.412      -         
un1_square_out_3_madd_cry_13                                        Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       CI       In      -         15.412      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       O        Out     0.883     16.295      -         
un1_square_out_3_0[14]                                              Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                        FDC         D        In      -         16.295      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 16.376 is 11.051(67.5%) logic and 5.325(32.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.826
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.745

    - Propagation time:                      16.295
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.550

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                 LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                      Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                  Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                     Net         -        -       1.335     -           150(124)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        I3       In      -         5.778       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        O        Out     0.579     6.357       -         
un1_square_out_3_madd_14_4                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        I0       In      -         7.157       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        O        Out     0.579     7.736       -         
un1_square_out_3_madd_16_axb_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     S        In      -         7.736       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     LO       Out     0.480     8.216       -         
un1_square_out_3_madd_16_cry_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     CI       In      -         8.216       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     LO       Out     0.060     8.277       -         
un1_square_out_3_madd_16_cry_3                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     CI       In      -         8.277       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     LO       Out     0.060     8.336       -         
un1_square_out_3_madd_16_cry_4                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     CI       In      -         8.336       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     LO       Out     0.060     8.396       -         
un1_square_out_3_madd_16_cry_5                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     CI       In      -         8.396       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     LO       Out     0.060     8.457       -         
un1_square_out_3_madd_16_cry_6                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_7     MUXCY_L     CI       In      -         8.457       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_7     MUXCY_L     LO       Out     0.060     8.517       -         
un1_square_out_3_madd_16_cry_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_8     MUXCY_L     CI       In      -         8.517       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_8     MUXCY_L     LO       Out     0.060     8.576       -         
un1_square_out_3_madd_16_cry_8                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_9       XORCY       CI       In      -         8.576       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_9       XORCY       O        Out     0.883     9.460       -         
un1_square_out_3_madd_16[11]                                        Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_16         LUT3        I2       In      -         10.260      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_16         LUT3        O        Out     0.579     10.839      -         
un1_square_out_3_madd_6_16                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_7      LUT4        I0       In      -         11.639      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_7      LUT4        O        Out     0.579     12.218      -         
un1_square_out_3_madd_6_axb_7                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_7      MUXCY_L     S        In      -         12.218      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_7      MUXCY_L     LO       Out     0.480     12.698      -         
un1_square_out_3_madd_6_cry_7                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_8      MUXCY_L     CI       In      -         12.698      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_8      MUXCY_L     LO       Out     0.060     12.759      -         
un1_square_out_3_madd_6_cry_8                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_9        XORCY       CI       In      -         12.759      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_9        XORCY       O        Out     0.883     13.642      -         
un1_square_out_3_madd_6[13]                                         Net         -        -       0.710     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_13       LUT2_L      I1       In      -         14.352      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_13       LUT2_L      LO       Out     0.579     14.931      -         
un1_square_out_3_madd_axb_13                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     S        In      -         14.931      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     LO       Out     0.480     15.412      -         
un1_square_out_3_madd_cry_13                                        Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       CI       In      -         15.412      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       O        Out     0.883     16.295      -         
un1_square_out_3_0[14]                                              Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                        FDC         D        In      -         16.295      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 16.376 is 11.051(67.5%) logic and 5.325(32.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.826
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.745

    - Propagation time:                      16.295
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.550

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                 LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                      Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                      LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                      MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                      MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                      MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                      MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                      MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                      MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                      MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                      MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                      MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                      MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                     MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                     MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                     MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                     MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                     MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                  Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                     MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                  Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                       XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                     Net         -        -       1.335     -           150(124)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        I3       In      -         5.778       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_4         LUT4        O        Out     0.579     6.357       -         
un1_square_out_3_madd_14_4                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        I0       In      -         7.157       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2     LUT3        O        Out     0.579     7.736       -         
un1_square_out_3_madd_16_axb_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     S        In      -         7.736       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2     MUXCY_L     LO       Out     0.480     8.216       -         
un1_square_out_3_madd_16_cry_2                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     CI       In      -         8.216       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3     MUXCY_L     LO       Out     0.060     8.277       -         
un1_square_out_3_madd_16_cry_3                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     CI       In      -         8.277       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4     MUXCY_L     LO       Out     0.060     8.336       -         
un1_square_out_3_madd_16_cry_4                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     CI       In      -         8.336       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5     MUXCY_L     LO       Out     0.060     8.396       -         
un1_square_out_3_madd_16_cry_5                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     CI       In      -         8.396       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6     MUXCY_L     LO       Out     0.060     8.457       -         
un1_square_out_3_madd_16_cry_6                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_7     MUXCY_L     CI       In      -         8.457       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_7     MUXCY_L     LO       Out     0.060     8.517       -         
un1_square_out_3_madd_16_cry_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_8       XORCY       CI       In      -         8.517       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_8       XORCY       O        Out     0.883     9.400       -         
un1_square_out_3_madd_16[10]                                        Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_11         LUT3        I2       In      -         10.200      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_11         LUT3        O        Out     0.579     10.779      -         
un1_square_out_3_madd_6_11                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_6      LUT4        I0       In      -         11.579      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_axb_6      LUT4        O        Out     0.579     12.158      -         
un1_square_out_3_madd_6_axb_6                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_6      MUXCY_L     S        In      -         12.158      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_cry_6      MUXCY_L     LO       Out     0.480     12.639      -         
un1_square_out_3_madd_6_cry_6                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_7        XORCY       CI       In      -         12.639      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_s_7        XORCY       O        Out     0.883     13.522      -         
un1_square_out_3_madd_6[11]                                         Net         -        -       0.710     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_11       LUT2_L      I1       In      -         14.232      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_11       LUT2_L      LO       Out     0.579     14.811      -         
un1_square_out_3_madd_axb_11                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11       MUXCY_L     S        In      -         14.811      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11       MUXCY_L     LO       Out     0.480     15.291      -         
un1_square_out_3_madd_cry_11                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12       MUXCY_L     CI       In      -         15.291      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12       MUXCY_L     LO       Out     0.060     15.352      -         
un1_square_out_3_madd_cry_12                                        Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     CI       In      -         15.352      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13       MUXCY_L     LO       Out     0.060     15.412      -         
un1_square_out_3_madd_cry_13                                        Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       CI       In      -         15.412      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14         XORCY       O        Out     0.883     16.295      -         
un1_square_out_3_0[14]                                              Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                        FDC         D        In      -         16.295      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 16.376 is 11.051(67.5%) logic and 5.325(32.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage238>Resource Usage Report for top_level </a>

Mapping to part: xc3s50antqg144-4
Cell usage:
FD              35 uses
FDC             258 uses
FDCE            123 uses
FDE             158 uses
FDP             1 use
FDPE            2 uses
FDR             2 uses
FDRE            13 uses
FDS             1 use
GND             11 uses
LD              10 uses
LDC             36 uses
LDE             48 uses
LD_1            58 uses
MULT18X18SIO    3 uses
MULT_AND        75 uses
MUXCY           3 uses
MUXCY_L         421 uses
MUXF5           2 uses
VCC             11 uses
XORCY           397 uses
LUT1            158 uses
LUT2            287 uses
LUT3            213 uses
LUT4            439 uses

I/O ports: 42
I/O primitives: 42
IBUF           5 uses
IBUFG          1 use
IOBUF          8 uses
OBUF           28 uses

BUFG           5 uses

SRL primitives:
SRL16          3 uses
SRL16E         8 uses

I/O Register bits:                  0
Register bits not including I/Os:   593 (42%)
I/O Latch bits:                     9
Latch bits not including I/Os:      143 (10%)

Global Clock Buffers: 5 of 24 (20%)

Total load per clock:
   top_level|clk: 607
   sram|sram_ce_inferred_clock: 23

Mapping Summary:
Total  LUTs: 1108 (78%)

Distribution of All Consumed LUTs = SRL + LUT1 + LUT2 + LUT3 + LUT4 
Distribution of All Consumed Luts 1108 = 11 + 158 + 287 + 213 + 439 

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:17s; Memory used current: 43MB peak: 155MB)

Process took 0h:00m:19s realtime, 0h:00m:17s cputime
# Tue Mar 12 15:06:39 2013

###########################################################]

</pre></samp></body></html>
