Simulator report for lab10_2
Sat Dec 21 12:29:51 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 86 nodes     ;
; Simulation Coverage         ;      53.47 % ;
; Total Number of Transitions ; 1419         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C16F484C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------------+
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.47 % ;
; Total nodes checked                                 ; 86           ;
; Total output ports checked                          ; 101          ;
; Total output ports with complete 1/0-value coverage ; 54           ;
; Total output ports with no 1/0-value coverage       ; 45           ;
; Total output ports with no 1-value coverage         ; 45           ;
; Total output ports with no 0-value coverage         ; 47           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[0] ; portadataout0    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[1] ; portadataout1    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[2] ; portadataout2    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[3] ; portadataout3    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[4] ; portadataout4    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[5] ; portadataout5    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[6] ; portadataout6    ;
; |lab10_2|q[6]~output                                                                                  ; |lab10_2|q[6]~output                                                                            ; o                ;
; |lab10_2|q[6]                                                                                         ; |lab10_2|q[6]                                                                                   ; padout           ;
; |lab10_2|q[5]~output                                                                                  ; |lab10_2|q[5]~output                                                                            ; o                ;
; |lab10_2|q[5]                                                                                         ; |lab10_2|q[5]                                                                                   ; padout           ;
; |lab10_2|q[4]~output                                                                                  ; |lab10_2|q[4]~output                                                                            ; o                ;
; |lab10_2|q[4]                                                                                         ; |lab10_2|q[4]                                                                                   ; padout           ;
; |lab10_2|q[3]~output                                                                                  ; |lab10_2|q[3]~output                                                                            ; o                ;
; |lab10_2|q[3]                                                                                         ; |lab10_2|q[3]                                                                                   ; padout           ;
; |lab10_2|q[2]~output                                                                                  ; |lab10_2|q[2]~output                                                                            ; o                ;
; |lab10_2|q[2]                                                                                         ; |lab10_2|q[2]                                                                                   ; padout           ;
; |lab10_2|q[1]~output                                                                                  ; |lab10_2|q[1]~output                                                                            ; o                ;
; |lab10_2|q[1]                                                                                         ; |lab10_2|q[1]                                                                                   ; padout           ;
; |lab10_2|q[0]~output                                                                                  ; |lab10_2|q[0]~output                                                                            ; o                ;
; |lab10_2|q[0]                                                                                         ; |lab10_2|q[0]                                                                                   ; padout           ;
; |lab10_2|wren~input                                                                                   ; |lab10_2|wren~input                                                                             ; o                ;
; |lab10_2|wren                                                                                         ; |lab10_2|wren                                                                                   ; padout           ;
; |lab10_2|rden~input                                                                                   ; |lab10_2|rden~input                                                                             ; o                ;
; |lab10_2|rden                                                                                         ; |lab10_2|rden                                                                                   ; padout           ;
; |lab10_2|clock~input                                                                                  ; |lab10_2|clock~input                                                                            ; o                ;
; |lab10_2|clock                                                                                        ; |lab10_2|clock                                                                                  ; padout           ;
; |lab10_2|address[0]~input                                                                             ; |lab10_2|address[0]~input                                                                       ; o                ;
; |lab10_2|address[0]                                                                                   ; |lab10_2|address[0]                                                                             ; padout           ;
; |lab10_2|address[1]~input                                                                             ; |lab10_2|address[1]~input                                                                       ; o                ;
; |lab10_2|address[1]                                                                                   ; |lab10_2|address[1]                                                                             ; padout           ;
; |lab10_2|address[2]~input                                                                             ; |lab10_2|address[2]~input                                                                       ; o                ;
; |lab10_2|address[2]                                                                                   ; |lab10_2|address[2]                                                                             ; padout           ;
; |lab10_2|address[3]~input                                                                             ; |lab10_2|address[3]~input                                                                       ; o                ;
; |lab10_2|address[3]                                                                                   ; |lab10_2|address[3]                                                                             ; padout           ;
; |lab10_2|address[4]~input                                                                             ; |lab10_2|address[4]~input                                                                       ; o                ;
; |lab10_2|address[4]                                                                                   ; |lab10_2|address[4]                                                                             ; padout           ;
; |lab10_2|address[5]~input                                                                             ; |lab10_2|address[5]~input                                                                       ; o                ;
; |lab10_2|address[5]                                                                                   ; |lab10_2|address[5]                                                                             ; padout           ;
; |lab10_2|address[6]~input                                                                             ; |lab10_2|address[6]~input                                                                       ; o                ;
; |lab10_2|address[6]                                                                                   ; |lab10_2|address[6]                                                                             ; padout           ;
; |lab10_2|data[5]~input                                                                                ; |lab10_2|data[5]~input                                                                          ; o                ;
; |lab10_2|data[5]                                                                                      ; |lab10_2|data[5]                                                                                ; padout           ;
; |lab10_2|data[4]~input                                                                                ; |lab10_2|data[4]~input                                                                          ; o                ;
; |lab10_2|data[4]                                                                                      ; |lab10_2|data[4]                                                                                ; padout           ;
; |lab10_2|data[3]~input                                                                                ; |lab10_2|data[3]~input                                                                          ; o                ;
; |lab10_2|data[3]                                                                                      ; |lab10_2|data[3]                                                                                ; padout           ;
; |lab10_2|data[2]~input                                                                                ; |lab10_2|data[2]~input                                                                          ; o                ;
; |lab10_2|data[2]                                                                                      ; |lab10_2|data[2]                                                                                ; padout           ;
; |lab10_2|data[1]~input                                                                                ; |lab10_2|data[1]~input                                                                          ; o                ;
; |lab10_2|data[1]                                                                                      ; |lab10_2|data[1]                                                                                ; padout           ;
; |lab10_2|data[0]~input                                                                                ; |lab10_2|data[0]~input                                                                          ; o                ;
; |lab10_2|data[0]                                                                                      ; |lab10_2|data[0]                                                                                ; padout           ;
; |lab10_2|clock~inputclkctrl                                                                           ; |lab10_2|clock~inputclkctrl                                                                     ; outclk           ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                 ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[7]  ; portadataout7    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[8]  ; portadataout8    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[9]  ; portadataout9    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[10] ; portadataout10   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[11] ; portadataout11   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[12] ; portadataout12   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[13] ; portadataout13   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[14] ; portadataout14   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[15] ; portadataout15   ;
; |lab10_2|q[15]~output                                                                                 ; |lab10_2|q[15]~output                                                                            ; o                ;
; |lab10_2|q[15]                                                                                        ; |lab10_2|q[15]                                                                                   ; padout           ;
; |lab10_2|q[14]~output                                                                                 ; |lab10_2|q[14]~output                                                                            ; o                ;
; |lab10_2|q[14]                                                                                        ; |lab10_2|q[14]                                                                                   ; padout           ;
; |lab10_2|q[13]~output                                                                                 ; |lab10_2|q[13]~output                                                                            ; o                ;
; |lab10_2|q[13]                                                                                        ; |lab10_2|q[13]                                                                                   ; padout           ;
; |lab10_2|q[12]~output                                                                                 ; |lab10_2|q[12]~output                                                                            ; o                ;
; |lab10_2|q[12]                                                                                        ; |lab10_2|q[12]                                                                                   ; padout           ;
; |lab10_2|q[11]~output                                                                                 ; |lab10_2|q[11]~output                                                                            ; o                ;
; |lab10_2|q[11]                                                                                        ; |lab10_2|q[11]                                                                                   ; padout           ;
; |lab10_2|q[10]~output                                                                                 ; |lab10_2|q[10]~output                                                                            ; o                ;
; |lab10_2|q[10]                                                                                        ; |lab10_2|q[10]                                                                                   ; padout           ;
; |lab10_2|q[9]~output                                                                                  ; |lab10_2|q[9]~output                                                                             ; o                ;
; |lab10_2|q[9]                                                                                         ; |lab10_2|q[9]                                                                                    ; padout           ;
; |lab10_2|q[8]~output                                                                                  ; |lab10_2|q[8]~output                                                                             ; o                ;
; |lab10_2|q[8]                                                                                         ; |lab10_2|q[8]                                                                                    ; padout           ;
; |lab10_2|q[7]~output                                                                                  ; |lab10_2|q[7]~output                                                                             ; o                ;
; |lab10_2|q[7]                                                                                         ; |lab10_2|q[7]                                                                                    ; padout           ;
; |lab10_2|data[15]~input                                                                               ; |lab10_2|data[15]~input                                                                          ; o                ;
; |lab10_2|data[15]                                                                                     ; |lab10_2|data[15]                                                                                ; padout           ;
; |lab10_2|data[14]~input                                                                               ; |lab10_2|data[14]~input                                                                          ; o                ;
; |lab10_2|data[14]                                                                                     ; |lab10_2|data[14]                                                                                ; padout           ;
; |lab10_2|data[13]~input                                                                               ; |lab10_2|data[13]~input                                                                          ; o                ;
; |lab10_2|data[13]                                                                                     ; |lab10_2|data[13]                                                                                ; padout           ;
; |lab10_2|data[12]~input                                                                               ; |lab10_2|data[12]~input                                                                          ; o                ;
; |lab10_2|data[12]                                                                                     ; |lab10_2|data[12]                                                                                ; padout           ;
; |lab10_2|data[11]~input                                                                               ; |lab10_2|data[11]~input                                                                          ; o                ;
; |lab10_2|data[11]                                                                                     ; |lab10_2|data[11]                                                                                ; padout           ;
; |lab10_2|data[10]~input                                                                               ; |lab10_2|data[10]~input                                                                          ; o                ;
; |lab10_2|data[10]                                                                                     ; |lab10_2|data[10]                                                                                ; padout           ;
; |lab10_2|data[9]~input                                                                                ; |lab10_2|data[9]~input                                                                           ; o                ;
; |lab10_2|data[9]                                                                                      ; |lab10_2|data[9]                                                                                 ; padout           ;
; |lab10_2|data[8]~input                                                                                ; |lab10_2|data[8]~input                                                                           ; o                ;
; |lab10_2|data[8]                                                                                      ; |lab10_2|data[8]                                                                                 ; padout           ;
; |lab10_2|data[7]~input                                                                                ; |lab10_2|data[7]~input                                                                           ; o                ;
; |lab10_2|data[7]                                                                                      ; |lab10_2|data[7]                                                                                 ; padout           ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                 ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[7]  ; portadataout7    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[8]  ; portadataout8    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[9]  ; portadataout9    ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[10] ; portadataout10   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[11] ; portadataout11   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[12] ; portadataout12   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[13] ; portadataout13   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[14] ; portadataout14   ;
; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|ram_block1a0 ; |lab10_2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|q_a[15] ; portadataout15   ;
; |lab10_2|q[15]~output                                                                                 ; |lab10_2|q[15]~output                                                                            ; o                ;
; |lab10_2|q[15]                                                                                        ; |lab10_2|q[15]                                                                                   ; padout           ;
; |lab10_2|q[14]~output                                                                                 ; |lab10_2|q[14]~output                                                                            ; o                ;
; |lab10_2|q[14]                                                                                        ; |lab10_2|q[14]                                                                                   ; padout           ;
; |lab10_2|q[13]~output                                                                                 ; |lab10_2|q[13]~output                                                                            ; o                ;
; |lab10_2|q[13]                                                                                        ; |lab10_2|q[13]                                                                                   ; padout           ;
; |lab10_2|q[12]~output                                                                                 ; |lab10_2|q[12]~output                                                                            ; o                ;
; |lab10_2|q[12]                                                                                        ; |lab10_2|q[12]                                                                                   ; padout           ;
; |lab10_2|q[11]~output                                                                                 ; |lab10_2|q[11]~output                                                                            ; o                ;
; |lab10_2|q[11]                                                                                        ; |lab10_2|q[11]                                                                                   ; padout           ;
; |lab10_2|q[10]~output                                                                                 ; |lab10_2|q[10]~output                                                                            ; o                ;
; |lab10_2|q[10]                                                                                        ; |lab10_2|q[10]                                                                                   ; padout           ;
; |lab10_2|q[9]~output                                                                                  ; |lab10_2|q[9]~output                                                                             ; o                ;
; |lab10_2|q[9]                                                                                         ; |lab10_2|q[9]                                                                                    ; padout           ;
; |lab10_2|q[8]~output                                                                                  ; |lab10_2|q[8]~output                                                                             ; o                ;
; |lab10_2|q[8]                                                                                         ; |lab10_2|q[8]                                                                                    ; padout           ;
; |lab10_2|q[7]~output                                                                                  ; |lab10_2|q[7]~output                                                                             ; o                ;
; |lab10_2|q[7]                                                                                         ; |lab10_2|q[7]                                                                                    ; padout           ;
; |lab10_2|data[15]~input                                                                               ; |lab10_2|data[15]~input                                                                          ; o                ;
; |lab10_2|data[15]                                                                                     ; |lab10_2|data[15]                                                                                ; padout           ;
; |lab10_2|data[14]~input                                                                               ; |lab10_2|data[14]~input                                                                          ; o                ;
; |lab10_2|data[14]                                                                                     ; |lab10_2|data[14]                                                                                ; padout           ;
; |lab10_2|data[13]~input                                                                               ; |lab10_2|data[13]~input                                                                          ; o                ;
; |lab10_2|data[13]                                                                                     ; |lab10_2|data[13]                                                                                ; padout           ;
; |lab10_2|data[12]~input                                                                               ; |lab10_2|data[12]~input                                                                          ; o                ;
; |lab10_2|data[12]                                                                                     ; |lab10_2|data[12]                                                                                ; padout           ;
; |lab10_2|data[11]~input                                                                               ; |lab10_2|data[11]~input                                                                          ; o                ;
; |lab10_2|data[11]                                                                                     ; |lab10_2|data[11]                                                                                ; padout           ;
; |lab10_2|data[10]~input                                                                               ; |lab10_2|data[10]~input                                                                          ; o                ;
; |lab10_2|data[10]                                                                                     ; |lab10_2|data[10]                                                                                ; padout           ;
; |lab10_2|data[9]~input                                                                                ; |lab10_2|data[9]~input                                                                           ; o                ;
; |lab10_2|data[9]                                                                                      ; |lab10_2|data[9]                                                                                 ; padout           ;
; |lab10_2|data[8]~input                                                                                ; |lab10_2|data[8]~input                                                                           ; o                ;
; |lab10_2|data[8]                                                                                      ; |lab10_2|data[8]                                                                                 ; padout           ;
; |lab10_2|data[7]~input                                                                                ; |lab10_2|data[7]~input                                                                           ; o                ;
; |lab10_2|data[7]                                                                                      ; |lab10_2|data[7]                                                                                 ; padout           ;
; |lab10_2|data[6]~input                                                                                ; |lab10_2|data[6]~input                                                                           ; o                ;
; |lab10_2|data[6]                                                                                      ; |lab10_2|data[6]                                                                                 ; padout           ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 21 12:29:50 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab10_2 -c lab10_2
Info: Using vector source file "D:/Labs_Rabuk/lab10_2/lab10_2.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      53.47 %
Info: Number of transitions in simulation is 1419
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Sat Dec 21 12:29:52 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


