<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: NVIC_CORTEX</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">NVIC_CORTEX<div class="ingroups"><a class="el" href="group__CORTEX-M4.html">CORTEX-M4</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for NVIC_CORTEX:</div>
<div class="dyncontent">
<div class="center"><img src="group__NVIC__CORTEX.png" border="0" usemap="#agroup____NVIC____CORTEX" alt=""/></div>
<map name="agroup____NVIC____CORTEX" id="agroup____NVIC____CORTEX">
<area shape="rect" title=" " alt="" coords="152,5,265,31"/>
<area shape="rect" href="group__CORTEX-M4.html" title=" " alt="" coords="5,5,104,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab37d21c2e44fe7e3967deaf10e30a763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E100)</td></tr>
<tr class="separator:gab37d21c2e44fe7e3967deaf10e30a763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea822ab87e3ef3b207f26c6176a746c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E104)</td></tr>
<tr class="separator:gaeea822ab87e3ef3b207f26c6176a746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1656caf06ddb60684c2a936b87f89fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gaf1656caf06ddb60684c2a936b87f89fa">NVIC_ISER2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E108)</td></tr>
<tr class="separator:gaf1656caf06ddb60684c2a936b87f89fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfbb81b7701d6820f5779db3e98c45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gaccfbb81b7701d6820f5779db3e98c45e">NVIC_ISER3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E10C)</td></tr>
<tr class="separator:gaccfbb81b7701d6820f5779db3e98c45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d37975ddb1c51e0e15b709347e8e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga18d37975ddb1c51e0e15b709347e8e60">NVIC_ISER4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E110)</td></tr>
<tr class="separator:ga18d37975ddb1c51e0e15b709347e8e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944232c69d23386ff69cea791addd52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga944232c69d23386ff69cea791addd52a">NVIC_ISER5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E114)</td></tr>
<tr class="separator:ga944232c69d23386ff69cea791addd52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02b6a9ab874e22950b89d89706126d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gaf02b6a9ab874e22950b89d89706126d6">NVIC_ISER6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E118)</td></tr>
<tr class="separator:gaf02b6a9ab874e22950b89d89706126d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5100ae0db5706211cd7d682196eafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gac5100ae0db5706211cd7d682196eafc6">NVIC_ISER7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E11C)</td></tr>
<tr class="separator:gac5100ae0db5706211cd7d682196eafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cfe60b26fed9d1df48860d0274983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E180)</td></tr>
<tr class="separator:ga11cfe60b26fed9d1df48860d0274983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65a09923e3fb94e67ea4642b7f85ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E184)</td></tr>
<tr class="separator:gab65a09923e3fb94e67ea4642b7f85ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3652891fd1762d24da3ddcbd9e3165f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gad3652891fd1762d24da3ddcbd9e3165f">NVIC_ICER2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E188)</td></tr>
<tr class="separator:gad3652891fd1762d24da3ddcbd9e3165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf861bf5443a0930f67581cd7dd6f5179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gaf861bf5443a0930f67581cd7dd6f5179">NVIC_ICER3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E18C)</td></tr>
<tr class="separator:gaf861bf5443a0930f67581cd7dd6f5179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66a851e5e07e0ac985d94145d834244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gad66a851e5e07e0ac985d94145d834244">NVIC_ICER4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E190)</td></tr>
<tr class="separator:gad66a851e5e07e0ac985d94145d834244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a7ef2fb75895c89f4431d1f5ca732c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga86a7ef2fb75895c89f4431d1f5ca732c">NVIC_ICER5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E194)</td></tr>
<tr class="separator:ga86a7ef2fb75895c89f4431d1f5ca732c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ccb3585a368d2c34dccf6206527a2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga6ccb3585a368d2c34dccf6206527a2aa">NVIC_ICER6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E198)</td></tr>
<tr class="separator:ga6ccb3585a368d2c34dccf6206527a2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5">NVIC_ICER7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E19C)</td></tr>
<tr class="separator:ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c4c22865b33441cb6feb9cc7cc921e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gac5c4c22865b33441cb6feb9cc7cc921e">NVIC_ISPR0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E200)</td></tr>
<tr class="separator:gac5c4c22865b33441cb6feb9cc7cc921e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50b0bf3244a15085b11885d05f5a774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gaa50b0bf3244a15085b11885d05f5a774">NVIC_ISPR1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E204)</td></tr>
<tr class="separator:gaa50b0bf3244a15085b11885d05f5a774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a4ea90db38167de74624e30058ee96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga63a4ea90db38167de74624e30058ee96">NVIC_ISPR2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E208)</td></tr>
<tr class="separator:ga63a4ea90db38167de74624e30058ee96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb92151cbb09ef7ec5491d6cb040b6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gacb92151cbb09ef7ec5491d6cb040b6e0">NVIC_ISPR3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E20C)</td></tr>
<tr class="separator:gacb92151cbb09ef7ec5491d6cb040b6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e7eab2d243422c893a11a11289608c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gae7e7eab2d243422c893a11a11289608c">NVIC_ISPR4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E210)</td></tr>
<tr class="separator:gae7e7eab2d243422c893a11a11289608c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567cc360e61ed462acca80d6beb2aebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga567cc360e61ed462acca80d6beb2aebe">NVIC_ISPR5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E214)</td></tr>
<tr class="separator:ga567cc360e61ed462acca80d6beb2aebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c53974ca6054c97f9ab7889ccbbc285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga8c53974ca6054c97f9ab7889ccbbc285">NVIC_ISPR6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E218)</td></tr>
<tr class="separator:ga8c53974ca6054c97f9ab7889ccbbc285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe2f25e124e1cc8f84f4d831fe39dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gacbe2f25e124e1cc8f84f4d831fe39dbe">NVIC_ISPR7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E21C)</td></tr>
<tr class="separator:gacbe2f25e124e1cc8f84f4d831fe39dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb09517cca2787f10d91a2e25ebd41db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gaeb09517cca2787f10d91a2e25ebd41db">NVIC_ICPR0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E280)</td></tr>
<tr class="separator:gaeb09517cca2787f10d91a2e25ebd41db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d5a0d0442bf3f5f7f6017536ce530e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga58d5a0d0442bf3f5f7f6017536ce530e">NVIC_ICPR1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E284)</td></tr>
<tr class="separator:ga58d5a0d0442bf3f5f7f6017536ce530e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d0eb4e1cefa437116a6080c1d62c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga03d0eb4e1cefa437116a6080c1d62c52">NVIC_ICPR2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E288)</td></tr>
<tr class="separator:ga03d0eb4e1cefa437116a6080c1d62c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a77799697bc1a8d880a5fb2f17ded14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga5a77799697bc1a8d880a5fb2f17ded14">NVIC_ICPR3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E28C)</td></tr>
<tr class="separator:ga5a77799697bc1a8d880a5fb2f17ded14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6298b541268588e298616aecc23bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga7a6298b541268588e298616aecc23bd1">NVIC_ICPR4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E290)</td></tr>
<tr class="separator:ga7a6298b541268588e298616aecc23bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2389dc166343d559e9ac71a1770e00b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga2389dc166343d559e9ac71a1770e00b6">NVIC_ICPR5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E294)</td></tr>
<tr class="separator:ga2389dc166343d559e9ac71a1770e00b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b010a981c261fb96b5aab7b927d1c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga0b010a981c261fb96b5aab7b927d1c11">NVIC_ICPR6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E298)</td></tr>
<tr class="separator:ga0b010a981c261fb96b5aab7b927d1c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953d150e4c9b684d0820a72f59cfed9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga953d150e4c9b684d0820a72f59cfed9f">NVIC_ICPR7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E29C)</td></tr>
<tr class="separator:ga953d150e4c9b684d0820a72f59cfed9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7922c27d311d9ea4e0617b0951cc884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gab7922c27d311d9ea4e0617b0951cc884">NVIC_IABR0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E300)</td></tr>
<tr class="separator:gab7922c27d311d9ea4e0617b0951cc884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d34f75d4f071885f6b3c1a68f67e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga31d34f75d4f071885f6b3c1a68f67e33">NVIC_IABR1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E304)</td></tr>
<tr class="separator:ga31d34f75d4f071885f6b3c1a68f67e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdec50e49a153464dae8c78505d23fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gacdec50e49a153464dae8c78505d23fdf">NVIC_IABR2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E308)</td></tr>
<tr class="separator:gacdec50e49a153464dae8c78505d23fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e327f2277bd93604660b9e50d12465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga67e327f2277bd93604660b9e50d12465">NVIC_IABR3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E30C)</td></tr>
<tr class="separator:ga67e327f2277bd93604660b9e50d12465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6193f426327e21cca3c2543cf675554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gae6193f426327e21cca3c2543cf675554">NVIC_IABR4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E310)</td></tr>
<tr class="separator:gae6193f426327e21cca3c2543cf675554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cae15a19d6bed665defacd5f530fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga07cae15a19d6bed665defacd5f530fc7">NVIC_IABR5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E314)</td></tr>
<tr class="separator:ga07cae15a19d6bed665defacd5f530fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadfdce9c083b8f96895353f26d5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gafadfdce9c083b8f96895353f26d5f0c4">NVIC_IABR6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E318)</td></tr>
<tr class="separator:gafadfdce9c083b8f96895353f26d5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f709614d93bfeeea5a176d89d8882c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga71f709614d93bfeeea5a176d89d8882c">NVIC_IABR7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E31C)</td></tr>
<tr class="separator:ga71f709614d93bfeeea5a176d89d8882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3adf1eca58dc064b64c3de8085124c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga3adf1eca58dc064b64c3de8085124c54">NVIC_IPR</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E400)</td></tr>
<tr class="separator:ga3adf1eca58dc064b64c3de8085124c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa80bc30d455351b9231f252632d481b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#gaaa80bc30d455351b9231f252632d481b">NVIC_STIR</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000EF00)</td></tr>
<tr class="separator:gaaa80bc30d455351b9231f252632d481b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb5a65fafa60fc8a1c80d744ccdf435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__CORTEX.html#ga6fb5a65fafa60fc8a1c80d744ccdf435">CORTEX_NO_PR_BITS</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6fb5a65fafa60fc8a1c80d744ccdf435"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>ARM Cortex Mx Processor NVIC ISERx register addresses </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6fb5a65fafa60fc8a1c80d744ccdf435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb5a65fafa60fc8a1c80d744ccdf435">&#9670;&nbsp;</a></span>CORTEX_NO_PR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_NO_PR_BITS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab7922c27d311d9ea4e0617b0951cc884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7922c27d311d9ea4e0617b0951cc884">&#9670;&nbsp;</a></span>NVIC_IABR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR0&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E300)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga31d34f75d4f071885f6b3c1a68f67e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d34f75d4f071885f6b3c1a68f67e33">&#9670;&nbsp;</a></span>NVIC_IABR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR1&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E304)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdec50e49a153464dae8c78505d23fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdec50e49a153464dae8c78505d23fdf">&#9670;&nbsp;</a></span>NVIC_IABR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR2&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E308)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67e327f2277bd93604660b9e50d12465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67e327f2277bd93604660b9e50d12465">&#9670;&nbsp;</a></span>NVIC_IABR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR3&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E30C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6193f426327e21cca3c2543cf675554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6193f426327e21cca3c2543cf675554">&#9670;&nbsp;</a></span>NVIC_IABR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR4&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E310)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07cae15a19d6bed665defacd5f530fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07cae15a19d6bed665defacd5f530fc7">&#9670;&nbsp;</a></span>NVIC_IABR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR5&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E314)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafadfdce9c083b8f96895353f26d5f0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafadfdce9c083b8f96895353f26d5f0c4">&#9670;&nbsp;</a></span>NVIC_IABR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR6&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E318)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71f709614d93bfeeea5a176d89d8882c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71f709614d93bfeeea5a176d89d8882c">&#9670;&nbsp;</a></span>NVIC_IABR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR7&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E31C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga11cfe60b26fed9d1df48860d0274983b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cfe60b26fed9d1df48860d0274983b">&#9670;&nbsp;</a></span>NVIC_ICER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER0&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E180)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Clear-Enable Register 0 </p>

</div>
</div>
<a id="gab65a09923e3fb94e67ea4642b7f85ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab65a09923e3fb94e67ea4642b7f85ccf">&#9670;&nbsp;</a></span>NVIC_ICER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER1&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E184)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Clear-Enable Register 1 </p>

</div>
</div>
<a id="gad3652891fd1762d24da3ddcbd9e3165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3652891fd1762d24da3ddcbd9e3165f">&#9670;&nbsp;</a></span>NVIC_ICER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER2&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E188)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Clear-Enable Register 2 </p>

</div>
</div>
<a id="gaf861bf5443a0930f67581cd7dd6f5179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf861bf5443a0930f67581cd7dd6f5179">&#9670;&nbsp;</a></span>NVIC_ICER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER3&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E18C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Clear-Enable Register 3 </p>

</div>
</div>
<a id="gad66a851e5e07e0ac985d94145d834244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66a851e5e07e0ac985d94145d834244">&#9670;&nbsp;</a></span>NVIC_ICER4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER4&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E190)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Clear-Enable Register 4 </p>

</div>
</div>
<a id="ga86a7ef2fb75895c89f4431d1f5ca732c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a7ef2fb75895c89f4431d1f5ca732c">&#9670;&nbsp;</a></span>NVIC_ICER5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER5&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E194)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Clear-Enable Register 5 </p>

</div>
</div>
<a id="ga6ccb3585a368d2c34dccf6206527a2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ccb3585a368d2c34dccf6206527a2aa">&#9670;&nbsp;</a></span>NVIC_ICER6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER6&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E198)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Clear-Enable Register 6 </p>

</div>
</div>
<a id="ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5">&#9670;&nbsp;</a></span>NVIC_ICER7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER7&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E19C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Clear-Enable Register 7 </p>

</div>
</div>
<a id="gaeb09517cca2787f10d91a2e25ebd41db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb09517cca2787f10d91a2e25ebd41db">&#9670;&nbsp;</a></span>NVIC_ICPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR0&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E280)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga58d5a0d0442bf3f5f7f6017536ce530e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d5a0d0442bf3f5f7f6017536ce530e">&#9670;&nbsp;</a></span>NVIC_ICPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR1&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E284)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03d0eb4e1cefa437116a6080c1d62c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d0eb4e1cefa437116a6080c1d62c52">&#9670;&nbsp;</a></span>NVIC_ICPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR2&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E288)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a77799697bc1a8d880a5fb2f17ded14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a77799697bc1a8d880a5fb2f17ded14">&#9670;&nbsp;</a></span>NVIC_ICPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR3&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E28C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a6298b541268588e298616aecc23bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a6298b541268588e298616aecc23bd1">&#9670;&nbsp;</a></span>NVIC_ICPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR4&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E290)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2389dc166343d559e9ac71a1770e00b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2389dc166343d559e9ac71a1770e00b6">&#9670;&nbsp;</a></span>NVIC_ICPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR5&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E294)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b010a981c261fb96b5aab7b927d1c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b010a981c261fb96b5aab7b927d1c11">&#9670;&nbsp;</a></span>NVIC_ICPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR6&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E298)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga953d150e4c9b684d0820a72f59cfed9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953d150e4c9b684d0820a72f59cfed9f">&#9670;&nbsp;</a></span>NVIC_ICPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR7&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E29C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3adf1eca58dc064b64c3de8085124c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3adf1eca58dc064b64c3de8085124c54">&#9670;&nbsp;</a></span>NVIC_IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab37d21c2e44fe7e3967deaf10e30a763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab37d21c2e44fe7e3967deaf10e30a763">&#9670;&nbsp;</a></span>NVIC_ISER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER0&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Enable Register 0 </p>

</div>
</div>
<a id="gaeea822ab87e3ef3b207f26c6176a746c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeea822ab87e3ef3b207f26c6176a746c">&#9670;&nbsp;</a></span>NVIC_ISER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER1&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E104)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Enable Register 1 </p>

</div>
</div>
<a id="gaf1656caf06ddb60684c2a936b87f89fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1656caf06ddb60684c2a936b87f89fa">&#9670;&nbsp;</a></span>NVIC_ISER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER2&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E108)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Enable Register 2 </p>

</div>
</div>
<a id="gaccfbb81b7701d6820f5779db3e98c45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfbb81b7701d6820f5779db3e98c45e">&#9670;&nbsp;</a></span>NVIC_ISER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER3&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E10C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Enable Register 3 </p>

</div>
</div>
<a id="ga18d37975ddb1c51e0e15b709347e8e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d37975ddb1c51e0e15b709347e8e60">&#9670;&nbsp;</a></span>NVIC_ISER4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER4&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E110)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Enable Register 4 </p>

</div>
</div>
<a id="ga944232c69d23386ff69cea791addd52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga944232c69d23386ff69cea791addd52a">&#9670;&nbsp;</a></span>NVIC_ISER5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER5&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E114)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Enable Register 5 </p>

</div>
</div>
<a id="gaf02b6a9ab874e22950b89d89706126d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02b6a9ab874e22950b89d89706126d6">&#9670;&nbsp;</a></span>NVIC_ISER6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER6&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E118)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Enable Register 6 </p>

</div>
</div>
<a id="gac5100ae0db5706211cd7d682196eafc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5100ae0db5706211cd7d682196eafc6">&#9670;&nbsp;</a></span>NVIC_ISER7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER7&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E11C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Enable Register 7 </p>

</div>
</div>
<a id="gac5c4c22865b33441cb6feb9cc7cc921e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c4c22865b33441cb6feb9cc7cc921e">&#9670;&nbsp;</a></span>NVIC_ISPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR0&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Pending Register 0 </p>

</div>
</div>
<a id="gaa50b0bf3244a15085b11885d05f5a774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa50b0bf3244a15085b11885d05f5a774">&#9670;&nbsp;</a></span>NVIC_ISPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR1&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E204)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Pending Register 1 </p>

</div>
</div>
<a id="ga63a4ea90db38167de74624e30058ee96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63a4ea90db38167de74624e30058ee96">&#9670;&nbsp;</a></span>NVIC_ISPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR2&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E208)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Pending Register 2 </p>

</div>
</div>
<a id="gacb92151cbb09ef7ec5491d6cb040b6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb92151cbb09ef7ec5491d6cb040b6e0">&#9670;&nbsp;</a></span>NVIC_ISPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR3&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E20C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Pending Register 3 </p>

</div>
</div>
<a id="gae7e7eab2d243422c893a11a11289608c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7e7eab2d243422c893a11a11289608c">&#9670;&nbsp;</a></span>NVIC_ISPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR4&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E210)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Pending Register 4 </p>

</div>
</div>
<a id="ga567cc360e61ed462acca80d6beb2aebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga567cc360e61ed462acca80d6beb2aebe">&#9670;&nbsp;</a></span>NVIC_ISPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR5&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E214)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Pending Register 5 </p>

</div>
</div>
<a id="ga8c53974ca6054c97f9ab7889ccbbc285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c53974ca6054c97f9ab7889ccbbc285">&#9670;&nbsp;</a></span>NVIC_ISPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR6&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E218)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Pending Register 6 </p>

</div>
</div>
<a id="gacbe2f25e124e1cc8f84f4d831fe39dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbe2f25e124e1cc8f84f4d831fe39dbe">&#9670;&nbsp;</a></span>NVIC_ISPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR7&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E21C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Interrupt Set-Pending Register 7 </p>

</div>
</div>
<a id="gaaa80bc30d455351b9231f252632d481b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa80bc30d455351b9231f252632d481b">&#9670;&nbsp;</a></span>NVIC_STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_STIR&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000EF00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
