/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [29:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [8:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [31:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = in_data[85] ? celloutsig_0_1z : celloutsig_0_8z;
  assign celloutsig_0_21z = celloutsig_0_14z ? celloutsig_0_16z[4] : celloutsig_0_13z;
  assign celloutsig_1_2z = ~(in_data[170] & celloutsig_1_1z);
  assign celloutsig_0_14z = !(celloutsig_0_13z ? celloutsig_0_9z : celloutsig_0_2z[5]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_3z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_1z | celloutsig_0_2z[8]);
  assign celloutsig_0_20z = ~celloutsig_0_10z[0];
  assign celloutsig_1_7z = ~celloutsig_1_3z[14];
  assign celloutsig_0_6z = ~((celloutsig_0_2z[6] | in_data[51]) & celloutsig_0_5z);
  assign celloutsig_1_4z = ~((in_data[154] | celloutsig_1_3z[11]) & celloutsig_1_3z[19]);
  assign celloutsig_0_18z = celloutsig_0_14z | ~(celloutsig_0_1z);
  assign celloutsig_1_1z = in_data[103] | ~(celloutsig_1_0z);
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_11z } / { 1'h1, celloutsig_1_3z[23:17], celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_8z } >= { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[182:116] >= in_data[176:110];
  assign celloutsig_0_1z = celloutsig_0_0z[4:0] > celloutsig_0_0z[4:0];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z } <= { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_14z = in_data[108:99] <= { celloutsig_1_3z[17:9], celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_4z[15], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z } <= { celloutsig_0_2z[6], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z[26:20], celloutsig_1_4z } <= { celloutsig_1_3z[14:8], celloutsig_1_6z };
  assign celloutsig_0_8z = ! in_data[41:33];
  assign celloutsig_0_11z = ! { in_data[85:77], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_12z = ! { in_data[88:74], celloutsig_0_3z };
  assign celloutsig_1_5z = ! { in_data[124:118], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_6z = ! { in_data[101:99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z } % { 1'h1, in_data[161], celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_3z = celloutsig_0_2z[5:0] % { 1'h1, in_data[70:67], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z } != { celloutsig_1_3z[18:15], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_10z = - celloutsig_0_4z[14:10];
  assign celloutsig_0_23z = | { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_1_12z = celloutsig_1_6z & celloutsig_1_7z;
  assign celloutsig_0_15z = celloutsig_0_10z[1] & celloutsig_0_1z;
  assign celloutsig_0_4z = { in_data[75:61], celloutsig_0_1z } <<< { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[12:4] >>> in_data[77:69];
  assign celloutsig_0_22z = { in_data[66:61], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_6z } >>> { celloutsig_0_4z[14:5], celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_16z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_16z = { celloutsig_0_0z[8:4], celloutsig_0_11z, celloutsig_0_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_2z = in_data[13:5];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 32'd0;
    else if (clkin_data[0]) celloutsig_1_3z = in_data[173:142];
  assign celloutsig_1_13z = ~((celloutsig_1_6z & celloutsig_1_11z) | (celloutsig_1_10z[3] & celloutsig_1_1z));
  assign celloutsig_0_19z = ~((celloutsig_0_9z & celloutsig_0_4z[7]) | (celloutsig_0_4z[7] & celloutsig_0_4z[6]));
  assign { out_data[136:128], out_data[96], out_data[61:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
