{"vcs1":{"timestamp_begin":1727632277.086620009, "rt":2.03, "ut":0.85, "st":0.37}}
{"vcselab":{"timestamp_begin":1727632279.214258467, "rt":0.91, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1727632280.213732955, "rt":0.52, "ut":0.28, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727632276.448150730}
{"VCS_COMP_START_TIME": 1727632276.448150730}
{"VCS_COMP_END_TIME": 1727632288.365754081}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 354184}}
{"stitch_vcselab": {"peak_mem": 242192}}
