// Seed: 3510813881
module module_0 (
    output uwire id_0,
    output tri id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    output tri id_6
);
  assign id_0 = id_3;
  assign id_0 = ~id_3;
  logic id_8 = id_3;
  logic id_9;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input tri id_6,
    output wire id_7,
    input supply0 id_8,
    output supply0 id_9[-1 : 1],
    output supply1 id_10
);
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_8,
      id_8,
      id_2,
      id_10
  );
endmodule
