{
  "module_name": "clk-mt8195-cam.c",
  "hash_id": "6cb55d76397dd65cd9ac37f98db20f847f5dcefbb3931b8b91ad507d01c097c8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8195-cam.c",
  "human_readable_source": "\n\n\n\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\n#include <dt-bindings/clock/mt8195-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\nstatic const struct mtk_gate_regs cam_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_CAM(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &cam_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate cam_clks[] = {\n\tGATE_CAM(CLK_CAM_LARB13, \"cam_larb13\", \"top_cam\", 0),\n\tGATE_CAM(CLK_CAM_LARB14, \"cam_larb14\", \"top_cam\", 1),\n\tGATE_CAM(CLK_CAM_MAIN_CAM, \"cam_main_cam\", \"top_cam\", 3),\n\tGATE_CAM(CLK_CAM_MAIN_CAMTG, \"cam_main_camtg\", \"top_cam\", 4),\n\tGATE_CAM(CLK_CAM_SENINF, \"cam_seninf\", \"top_cam\", 5),\n\tGATE_CAM(CLK_CAM_GCAMSVA, \"cam_gcamsva\", \"top_cam\", 6),\n\tGATE_CAM(CLK_CAM_GCAMSVB, \"cam_gcamsvb\", \"top_cam\", 7),\n\tGATE_CAM(CLK_CAM_GCAMSVC, \"cam_gcamsvc\", \"top_cam\", 8),\n\tGATE_CAM(CLK_CAM_SCAMSA, \"cam_scamsa\", \"top_cam\", 9),\n\tGATE_CAM(CLK_CAM_SCAMSB, \"cam_scamsb\", \"top_cam\", 10),\n\tGATE_CAM(CLK_CAM_CAMSV_TOP, \"cam_camsv_top\", \"top_cam\", 11),\n\tGATE_CAM(CLK_CAM_CAMSV_CQ, \"cam_camsv_cq\", \"top_cam\", 12),\n\tGATE_CAM(CLK_CAM_ADL, \"cam_adl\", \"top_cam\", 16),\n\tGATE_CAM(CLK_CAM_ASG, \"cam_asg\", \"top_cam\", 17),\n\tGATE_CAM(CLK_CAM_PDA, \"cam_pda\", \"top_cam\", 18),\n\tGATE_CAM(CLK_CAM_FAKE_ENG, \"cam_fake_eng\", \"top_cam\", 19),\n\tGATE_CAM(CLK_CAM_MAIN_MRAW0, \"cam_main_mraw0\", \"top_cam\", 20),\n\tGATE_CAM(CLK_CAM_MAIN_MRAW1, \"cam_main_mraw1\", \"top_cam\", 21),\n\tGATE_CAM(CLK_CAM_MAIN_MRAW2, \"cam_main_mraw2\", \"top_cam\", 22),\n\tGATE_CAM(CLK_CAM_MAIN_MRAW3, \"cam_main_mraw3\", \"top_cam\", 23),\n\tGATE_CAM(CLK_CAM_CAM2MM0_GALS, \"cam_cam2mm0_gals\", \"top_cam\", 24),\n\tGATE_CAM(CLK_CAM_CAM2MM1_GALS, \"cam_cam2mm1_gals\", \"top_cam\", 25),\n\tGATE_CAM(CLK_CAM_CAM2SYS_GALS, \"cam_cam2sys_gals\", \"top_cam\", 26),\n};\n\nstatic const struct mtk_gate cam_mraw_clks[] = {\n\tGATE_CAM(CLK_CAM_MRAW_LARBX, \"cam_mraw_larbx\", \"top_cam\", 0),\n\tGATE_CAM(CLK_CAM_MRAW_CAMTG, \"cam_mraw_camtg\", \"top_cam\", 2),\n\tGATE_CAM(CLK_CAM_MRAW_MRAW0, \"cam_mraw_mraw0\", \"top_cam\", 3),\n\tGATE_CAM(CLK_CAM_MRAW_MRAW1, \"cam_mraw_mraw1\", \"top_cam\", 4),\n\tGATE_CAM(CLK_CAM_MRAW_MRAW2, \"cam_mraw_mraw2\", \"top_cam\", 5),\n\tGATE_CAM(CLK_CAM_MRAW_MRAW3, \"cam_mraw_mraw3\", \"top_cam\", 6),\n};\n\nstatic const struct mtk_gate cam_rawa_clks[] = {\n\tGATE_CAM(CLK_CAM_RAWA_LARBX, \"cam_rawa_larbx\", \"top_cam\", 0),\n\tGATE_CAM(CLK_CAM_RAWA_CAM, \"cam_rawa_cam\", \"top_cam\", 1),\n\tGATE_CAM(CLK_CAM_RAWA_CAMTG, \"cam_rawa_camtg\", \"top_cam\", 2),\n};\n\nstatic const struct mtk_gate cam_rawb_clks[] = {\n\tGATE_CAM(CLK_CAM_RAWB_LARBX, \"cam_rawb_larbx\", \"top_cam\", 0),\n\tGATE_CAM(CLK_CAM_RAWB_CAM, \"cam_rawb_cam\", \"top_cam\", 1),\n\tGATE_CAM(CLK_CAM_RAWB_CAMTG, \"cam_rawb_camtg\", \"top_cam\", 2),\n};\n\nstatic const struct mtk_gate cam_yuva_clks[] = {\n\tGATE_CAM(CLK_CAM_YUVA_LARBX, \"cam_yuva_larbx\", \"top_cam\", 0),\n\tGATE_CAM(CLK_CAM_YUVA_CAM, \"cam_yuva_cam\", \"top_cam\", 1),\n\tGATE_CAM(CLK_CAM_YUVA_CAMTG, \"cam_yuva_camtg\", \"top_cam\", 2),\n};\n\nstatic const struct mtk_gate cam_yuvb_clks[] = {\n\tGATE_CAM(CLK_CAM_YUVB_LARBX, \"cam_yuvb_larbx\", \"top_cam\", 0),\n\tGATE_CAM(CLK_CAM_YUVB_CAM, \"cam_yuvb_cam\", \"top_cam\", 1),\n\tGATE_CAM(CLK_CAM_YUVB_CAMTG, \"cam_yuvb_camtg\", \"top_cam\", 2),\n};\n\nstatic const struct mtk_clk_desc cam_desc = {\n\t.clks = cam_clks,\n\t.num_clks = ARRAY_SIZE(cam_clks),\n};\n\nstatic const struct mtk_clk_desc cam_mraw_desc = {\n\t.clks = cam_mraw_clks,\n\t.num_clks = ARRAY_SIZE(cam_mraw_clks),\n};\n\nstatic const struct mtk_clk_desc cam_rawa_desc = {\n\t.clks = cam_rawa_clks,\n\t.num_clks = ARRAY_SIZE(cam_rawa_clks),\n};\n\nstatic const struct mtk_clk_desc cam_rawb_desc = {\n\t.clks = cam_rawb_clks,\n\t.num_clks = ARRAY_SIZE(cam_rawb_clks),\n};\n\nstatic const struct mtk_clk_desc cam_yuva_desc = {\n\t.clks = cam_yuva_clks,\n\t.num_clks = ARRAY_SIZE(cam_yuva_clks),\n};\n\nstatic const struct mtk_clk_desc cam_yuvb_desc = {\n\t.clks = cam_yuvb_clks,\n\t.num_clks = ARRAY_SIZE(cam_yuvb_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8195_cam[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8195-camsys\",\n\t\t.data = &cam_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-camsys_mraw\",\n\t\t.data = &cam_mraw_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-camsys_rawa\",\n\t\t.data = &cam_rawa_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-camsys_rawb\",\n\t\t.data = &cam_rawb_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-camsys_yuva\",\n\t\t.data = &cam_yuva_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-camsys_yuvb\",\n\t\t.data = &cam_yuvb_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8195_cam);\n\nstatic struct platform_driver clk_mt8195_cam_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8195-cam\",\n\t\t.of_match_table = of_match_clk_mt8195_cam,\n\t},\n};\nmodule_platform_driver(clk_mt8195_cam_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}