<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="73" Alu="16" Lut="308" T_Register="2750(73)" T_Alu="477(16)" T_Lut="5731(308)" T_Bsram="31(0)" T_Ssram="24(0)">
    <SubModule name="clk_main"/>
    <SubModule name="dn1" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="dn2" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="dn3" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="dn4" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="bus_din[0].dn" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="bus_din[1].dn" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="bus_din[2].dn" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="bus_din[3].dn" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="bus_din[4].dn" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="bus_din[5].dn" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="bus_din[6].dn" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="bus_din[7].dn" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="cpu1" Register="17" Lut="32" T_Register="500(17)" T_Alu="81(0)" T_Lut="1796(32)" T_Bsram="1(0)" T_Ssram="12(0)">
        <SubModule name="u0" Register="483" Alu="70" Lut="1458" Bsram="1" T_Register="483(483)" T_Alu="81(70)" T_Lut="1764(1458)" T_Bsram="1(1)" T_Ssram="12(0)">
            <SubModule name="mcode" Lut="291" T_Lut="291(291)"/>
            <SubModule name="alu" Alu="11" Lut="8" T_Alu="11(11)" T_Lut="8(8)"/>
            <SubModule name="Regs" Lut="7" Ssram="12" T_Lut="7(7)" T_Ssram="12(12)"/>
        </SubModule>
    </SubModule>
    <SubModule name="bios1" Register="1" Lut="1" Bsram="16" T_Register="1(1)" T_Lut="1(1)" T_Bsram="16(16)"/>
    <SubModule name="subrom1" Bsram="8" T_Bsram="8(8)"/>
    <SubModule name="rtc1" Register="75" Lut="179" T_Register="81(75)" T_Lut="191(179)" T_Ssram="4(0)">
        <SubModule name="u_mem" Register="6" Lut="12" Ssram="4" T_Register="6(6)" T_Lut="12(12)" T_Ssram="4(4)"/>
    </SubModule>
    <SubModule name="vdp4" Register="17" Lut="56" T_Register="1930(17)" T_Alu="366(0)" T_Lut="3243(56)" T_Bsram="6(0)" T_Ssram="8(0)">
        <SubModule name="clk_135_inst"/>
        <SubModule name="u_v9958" Register="72" Lut="329" T_Register="1292(72)" T_Alu="285(0)" T_Lut="2211(329)" T_Bsram="6(0)" T_Ssram="8(0)">
            <SubModule name="U_VDP_VGA" Register="11" Lut="16" T_Register="11(11)" T_Lut="37(16)" T_Bsram="2(0)">
                <SubModule name="DBUF" Lut="21" T_Lut="21(21)" T_Bsram="2(0)">
                    <SubModule name="U_BUF_BE" Bsram="1" T_Bsram="1(1)"/>
                    <SubModule name="U_BUF_BO" Bsram="1" T_Bsram="1(1)"/>
                </SubModule>
            </SubModule>
            <SubModule name="U_INTERRUPT" Register="2" Alu="8" Lut="3" T_Register="2(2)" T_Alu="8(8)" T_Lut="3(3)"/>
            <SubModule name="U_SSG" Register="74" Alu="53" Lut="97" T_Register="111(74)" T_Alu="53(53)" T_Lut="174(97)">
                <SubModule name="U_HVCOUNTER" Register="37" Lut="77" T_Register="37(37)" T_Lut="77(77)"/>
            </SubModule>
            <SubModule name="U_VDP_COLORDEC" Register="57" Lut="94" T_Register="57(57)" T_Lut="94(94)"/>
            <SubModule name="U_VDP_TEXT12" Register="95" Alu="12" Lut="151" T_Register="95(95)" T_Alu="12(12)" T_Lut="151(151)"/>
            <SubModule name="U_VDP_GRAPHIC123M" Register="61" Alu="5" Lut="66" T_Register="61(61)" T_Alu="5(5)" T_Lut="66(66)"/>
            <SubModule name="U_VDP_GRAPHIC4567" Register="150" Alu="41" Lut="157" T_Register="150(150)" T_Alu="41(41)" T_Lut="157(157)" T_Bsram="1(0)">
                <SubModule name="U_FIFOMEM" Bsram="1" T_Bsram="1(1)"/>
            </SubModule>
            <SubModule name="U_SPRITE" Register="290" Alu="14" Lut="390" T_Register="293(290)" T_Alu="14(14)" T_Lut="390(390)" T_Bsram="2(0)" T_Ssram="8(0)">
                <SubModule name="ISPINFORAM" Register="3" Ssram="8" T_Register="3(3)" T_Ssram="8(8)"/>
                <SubModule name="U_EVEN_LINE_BUF" Bsram="1" T_Bsram="1(1)"/>
                <SubModule name="U_ODD_LINE_BUF" Bsram="1" T_Bsram="1(1)"/>
            </SubModule>
            <SubModule name="U_VDP_REGISTER" Register="240" Lut="161" T_Register="245(240)" T_Lut="161(161)" T_Bsram="1(0)">
                <SubModule name="U_PALETTEMEMRB" Register="5" Bsram="1" T_Register="5(5)" T_Bsram="1(1)"/>
            </SubModule>
            <SubModule name="U_VDP_COMMAND" Register="179" Alu="77" Lut="549" T_Register="179(179)" T_Alu="77(77)" T_Lut="549(549)"/>
            <SubModule name="U_VDP_WAIT_CONTROL" Register="16" Alu="75" Lut="100" T_Register="16(16)" T_Alu="75(75)" T_Lut="100(100)"/>
        </SubModule>
        <SubModule name="audioclkd" Register="25" Alu="12" Lut="26" T_Register="25(25)" T_Alu="12(12)" T_Lut="26(26)"/>
        <SubModule name="hdmi_ntsc" Register="61" Alu="9" Lut="50" T_Register="596(61)" T_Alu="69(9)" T_Lut="950(50)">
            <SubModule name="true_hdmi_output.packet_picker" Register="406" Lut="300" T_Register="448(406)" T_Alu="20(0)" T_Lut="308(300)">
                <SubModule name="audio_clock_regeneration_packet" Register="42" Alu="20" Lut="8" T_Register="42(42)" T_Alu="20(20)" T_Lut="8(8)"/>
            </SubModule>
            <SubModule name="true_hdmi_output.packet_assembler" Register="45" Alu="4" Lut="339" T_Register="45(45)" T_Alu="4(4)" T_Lut="339(339)"/>
            <SubModule name="tmds_gen[0].tmds_channel" Register="14" Alu="12" Lut="90" T_Register="14(14)" T_Alu="12(12)" T_Lut="90(90)"/>
            <SubModule name="tmds_gen[1].tmds_channel" Register="14" Alu="12" Lut="83" T_Register="14(14)" T_Alu="12(12)" T_Lut="83(83)"/>
            <SubModule name="tmds_gen[2].tmds_channel" Register="14" Alu="12" Lut="80" T_Register="14(14)" T_Alu="12(12)" T_Lut="80(80)"/>
        </SubModule>
        <SubModule name="serializer"/>
    </SubModule>
    <SubModule name="memory_ctrl" Register="22" Lut="16" T_Register="129(22)" T_Alu="14(0)" T_Lut="168(16)">
        <SubModule name="start_vdp" Register="1" Lut="1" T_Register="1(1)" T_Lut="1(1)"/>
        <SubModule name="start_mapper" Register="1" T_Register="1(1)"/>
        <SubModule name="vram" Register="51" Lut="43" T_Register="105(51)" T_Alu="14(0)" T_Lut="151(43)">
            <SubModule name="u_sdram" Register="54" Alu="14" Lut="108" T_Register="54(54)" T_Alu="14(14)" T_Lut="108(108)"/>
        </SubModule>
    </SubModule>
</Module>
