#
# fadc250 config file - ecal cosmic test stand
#
# format:
# ~~~~~~~
# FADC250_CRATE     rocbcal1   <- ROC name, crate name, usually IP name
# FADC250_SLOTS     3  8  15   <- slot_numbers - in which next settings will be implemented
#                                                till file ends or next FADC250_SLOTS will be met
#
# FADC250_F_REV     0x02c1     <- firmware revision  (0x0 Bits:7-0)
# FADC250_B_REV     0x0a03     <- board revision     (0x0 Bits:15-8)
# FADC250_ID        0xfadc     <- board type         (0x0 Bits:31-16)
#
# FADC250_MODE      1   <- process mode: 1-4  (0x10C Bits:2-0)
# FADC250_COMPRESSION 0 <- compression mode: 0-2 (0x8 Bits:9,7-6)
#                          (0: disable  1: enable  2: enable and verify)
# FADC250_W_OFFSET  50  <- number of ns back from trigger point. (0x120)
#                            (in Manual it is  PL=Trigger_Window(ns) * 250MHz)
# FADC250_W_WIDTH   49  <- number of ns to include in trigger window. (0x11C)
#                            (in M:  PTW=Trigger_Window(ns) * 250MHz, minimum is 6)
# FADC250_NSB       3   <- number of ns before trigger point to include in data processing. (0x124)
#                            This include the trigger Point. (minimum is 2 samples (8 ns) in all mode)
# FADC250_NSA       6   <- number of ns after trigger point to include in data processing. (0x128)
#                            Minimum is 6 samples (mode 2) and 3 samples (mode 0 and 1).
#                            Number of sample report is 1 more for odd and 2 more for even NSA number.
# FADC250_NPEAK     1   <- number of Pulses in Mode 2 and 3.  (0x10C Bits:6-5)
#
#                   0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 - channels ##
# FADC250_ADC_MASK  1  0  1  1  1  0  1  0  1  0  1  0  1  0  1  0   <- channel enable mask
#
# FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1   <- trigger enable mask 
# 
# FADC250_TRG_WIDTH   1  <- stretches pulse width of channel over threshold in 4ns ticks
# FADC250_TRG_MINTOT  1  <- minimum number of 4ns clocks channel must be over threshold to count towards multiplicity for FADC
# FADC250_TRG_MINMULT 1  <- minimum number of channels triggered simultaneously for FADC to send trigger to SD
#
# FADC250_TET       110        <- board Trigger Energy Threshold (TET), same for all 16 channels
# FADC250_CH_TET    0    110   <- channel# and TET_value for this channel
# FADC250_ALLCH_TET 111  222  2  3  4  5  6  7  8  9  10  11  12  13  14  15   <- 16 TETs (0x12C - 0x148)
#
# FADC250_DAC       3300       <- board DAC, one and the same for all 16 channels
# FADC250_CH_DAC    0    3300  <- channel# and DAC_value for this channel
# FADC250_ALLCH_DAC 3300 3280 3310 3280 3310 3280 3310 3280 3300 3280 3300 3280 3310 3280 3310 3280 <- 16 DACs
#
# FADC250_PED       210        <- board Pedestals, same for all channels
# FADC250_CH_PED    0    210   <- channel# and Pedestal_value for this channel
# FADC250_ALLCH_PED 210  220  210  215  215  220  220  210  210  215  215  220  220  210  215  220  <- 16 PEDs
#
# FADC250_GAIN       210        <- board Gains, same for all channels
# FADC250_CH_GAIN    0    210   <- channel# and Gain_value for this channel
# FADC250_ALLCH_GAIN 210  220  210  215  215  220  220  210  210  215  215  220  220  210  215  220  <- 16 GAINs
#
# FADC250_CH_DELAY    0   0     <- channel# and delay in ns
# FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
#
# FADC250_TRG_MODE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <- 0=normal pulse trigger mode, 1=discriminator mode
# FADC250_INVERT_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <- 0=ADC values not changed, 1=inverted ADC input polarity (i.e. ADC=4095-ADC)


FADC250_CRATE all

##############
#
#    ALL SLOTS
#  offset, width in ns

FADC250_SLOTS  all

#FADC250_CRATE     sbsecal3.jlab.org  
#FADC250_SLOTS     3  4 5 6 7 8 9 10 13 15 16 17 18 19 20  <- slot_numbers - in which next settings will be implemented
#FADC250_CRATE end

#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
# enable(1)/disable(0) for readout
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
# control participation in trigger 
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

# force readout of channel mask (i.e. ignore threshold for readout)
#set to zero read out only those that pass the TET
# for readout: when 0: use TET, when 1: TET=0
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

#modes=1 (raw sample), 7 ( pulse integral + Hi-res time) 
FADC250_MODE 1

##FADC250_W_OFFSET 3200
#FADC250_W_OFFSET 3340
#FADC250_W_OFFSET 3460
FADC250_W_OFFSET 2880

# number of ns to include in trigger window 200 ns = 50 * 4
#FADC250_W_WIDTH  400 // starting with run 78
FADC250_W_WIDTH  512 // starting with run xxx


# number samples in ns before threshold crossing to include in integral 
FADC250_NSB 8
#number samples in ns after threshold crossing to include in integral 
# NSA/4 + NSB/4 must be odd number
FADC250_NSA 76
# number of peaks to keep ( the first peak info is kept) 
FADC250_NPEAK 1 
# TH on FADC amplitude to decide if a trigger pulse is formed or a channel is read out 
#FADC250_TET 20 // cosmics
FADC250_TET 20 // beam
# board DAC, one and the same for all 16 channels
FADC250_DAC 3100
# board Pedestals, same for all channels
#FADC250_PED  100
# board Gains, same for all channels
FADC250_GAIN 0.2

FADC250_CRATE end

###################################
# ECAL Cosmic Trigger Settings
###################################
SSP_CRATE all
SSP_SLOT all

# crate enable(1),disable(0): bit0=sbsecal1vtp, bit1=sbsecal2vtp, ...
# example: all crates enabled:                  0x7F
#          sbsecal5vtp enabled:                 0x10
#          sbsecal1vtp and sbsecal7vtp enabled: 0x41
#SSP_SBSEHCAL_FIBER_MASK  0x7F
SSP_SBSEHCAL_FIBER_MASK  0xFF

#SSP_SBSEHCAL_TRG_LATENCY 2100

#with ECAL TI latency 0x50:
#SSP_SBSEHCAL_TRG_LATENCY 1540

#with ECAL TI latency 0x1E
SSP_SBSEHCAL_TRG_LATENCY 1660

SSP_SBSEHCAL_TRG_WIDTH    100

SSP_SBSEHCAL_COSMIC_MULT    5
SSP_SBSEHCAL_AUX_MULT       0

# ECAL Trigger Bit delay (ns)
SSP_SBSEHCAL_ETRG_DELAY     80

# HCAL Trigger Bit delay (ns)
SSP_SBSEHCAL_HTRG_DELAY     80

# EHCAL Trigger Bit delay (ns) E  H
SSP_SBSEHCAL_EHTRG_DELAY       80  80

SSP_CRATE end
###################################
###################################
###################################

FADC250_CRATE sbsecal2.jlab.org
FADC250_SLOT 19
#FADC250_CH_TET    0    130
FADC250_CH_TET   15    130
FADC250_CRATE end

#### PEDS only

FADC250_CRATE sbsecal1.jlab.org
FADC250_SLOT 3
FADC250_ALLCH_PED  371.123  384.732  349.582  357.465  350.295  370.053  358.794  366.952  359.827  379.137  369.272  334.834  357.358  337.727  366.929  357.888
FADC250_SLOT 4
FADC250_ALLCH_PED  336.749  329.366  324.807  333.848  359.503  367.812  338.028  359.924  361.087  365.332  335.508  363.361  344.572  363.741  377.091  332.862
FADC250_SLOT 5
FADC250_ALLCH_PED  364.073  385.188  363.893  375.134  390.859  384.964  365.158  387.268  375.038  372.528  348.974  352.288  374.139  369.855  368.570  387.498
FADC250_SLOT 6
FADC250_ALLCH_PED  365.748  360.450  340.877  372.431  346.249  366.271  362.651  354.932  379.386  351.379  364.370  333.336  355.761  351.644  369.610  366.262
FADC250_SLOT 7
FADC250_ALLCH_PED  348.015  364.407  326.981  360.367  375.946  348.442  368.040  355.625  338.919  385.621  373.607  347.025  340.515  370.796  352.126  368.922
FADC250_SLOT 8
FADC250_ALLCH_PED  381.174  318.480  337.274  342.485  351.003  334.932  357.628  362.696  362.852  333.755  362.343  347.755  365.159  359.286  357.579  372.391
FADC250_SLOT 9
FADC250_ALLCH_PED  364.424  371.892  367.215  368.538  370.933  381.446  388.540  376.774  382.029  382.811  398.154  364.861  344.623  380.538  359.750  357.467
FADC250_SLOT 10
FADC250_ALLCH_PED  373.719  365.043  352.200  356.916  376.904  353.070  347.335  385.586  382.418  383.600  367.916  377.818  383.872  356.252  357.762  353.713
FADC250_SLOT 13
FADC250_ALLCH_PED  318.180  337.400  355.146  353.424  351.225  350.399  357.252  330.415  370.603  366.218  396.159  338.264  323.908  321.897  332.524  335.435
FADC250_SLOT 14
FADC250_ALLCH_PED  368.668  383.125  366.288  368.582  396.989  379.472  360.247  352.701  378.762  390.568  356.231  353.595  397.027  358.878  366.148  374.047
FADC250_SLOT 15
FADC250_ALLCH_PED  385.845  368.880  372.359  358.240  362.318  359.649  345.448  383.546  359.306  379.869  368.191  327.863  353.730  351.156  359.551  358.291
FADC250_SLOT 16
FADC250_ALLCH_PED  385.083  376.284  369.370  358.563  397.689  360.190  356.493  368.922  371.261  340.074  353.802  342.053  369.851  361.982  337.404  340.507
FADC250_SLOT 17
FADC250_ALLCH_PED  371.428  365.144  338.508  364.220  372.055  372.497  347.097  366.775  366.833  368.022  356.519  371.062  356.059  362.237  362.826  348.688
FADC250_SLOT 18
FADC250_ALLCH_PED  345.796  364.852  343.902  374.985  378.803  383.110  372.080  375.074  351.596  360.484  365.978  346.778  364.980  357.417  350.777  358.322
FADC250_SLOT 3
FADC250_ALLCH_DELAY 225 221 220 225 229 225 228 223 236 231 231 228 230 229 230 233
FADC250_SLOT 4
FADC250_ALLCH_DELAY 228 236 221 228 224 223 225 224 224 229 221 226 223 226 221 221
FADC250_SLOT 5
FADC250_ALLCH_DELAY 232 229 221 231 229 234 231 229 228 223 227 233 228 230 228 233
FADC250_SLOT 6
FADC250_ALLCH_DELAY 223 229 234 228 230 225 227 226 228 220 224 222 226 227 227 229
FADC250_SLOT 7
FADC250_ALLCH_DELAY 223 222 233 225 228 232 230 227 222 222 229 221 227 232 222 227
FADC250_SLOT 8
FADC250_ALLCH_DELAY 224 228 216 224 222 229 226 230 226 226 219 212 215 212 214 218
FADC250_SLOT 9
FADC250_ALLCH_DELAY 226 223 221 221 222 226 227 231 237 223 228 229 226 226 231 228
FADC250_SLOT 10
FADC250_ALLCH_DELAY 225 229 225 225 227 231 231 234 228 233 237 233 234 227 230 228
FADC250_SLOT 13
FADC250_ALLCH_DELAY 229 225 229 231 233 203 209 201 201 205 201 202 204 113 118 113
FADC250_SLOT 14
FADC250_ALLCH_DELAY 113 114 235 228 232 230 228 231 228 116 111 114 116 115 112 115
FADC250_SLOT 15
FADC250_ALLCH_DELAY 115 116 113 112 109 114 229 231 224 226 229 230 229 226 113 110
FADC250_SLOT 16
FADC250_ALLCH_DELAY 118 115 118 119 114 113 114 117 114 114 117 228 236 223 230 228
FADC250_SLOT 17
FADC250_ALLCH_DELAY 224 237 231 114 115 117 113 119 122 115 112 76 73 73 73 77
FADC250_SLOT 18
FADC250_ALLCH_DELAY 232 236 228 234 231 228 233 232 0 0 0 0 0 0 0 0

FADC250_CRATE end


FADC250_CRATE sbsecal2.jlab.org
FADC250_SLOT 3
FADC250_ALLCH_PED  343.986  361.123  339.423  317.558  335.853  342.870  351.461  377.290  367.973  367.587  361.983  351.891  350.304  333.138  375.576  381.450
FADC250_SLOT 4
FADC250_ALLCH_PED  353.812  341.952  345.052  318.975  332.118  323.309  344.824   19.172  305.537  351.084  350.387  370.460  347.634  346.593  387.410  346.390
FADC250_SLOT 5
FADC250_ALLCH_PED  356.725  338.187  354.930  359.729  372.381  363.139  334.421  344.944  352.394  354.617  332.868  366.086  366.747  311.663  344.085  358.005
FADC250_SLOT 6
FADC250_ALLCH_PED  356.100  373.226  369.630  389.409  371.920  346.816  367.185  358.136  350.868  362.033  331.144  380.288  372.566  380.834  391.553  396.770
FADC250_SLOT 7
FADC250_ALLCH_PED  366.826  334.215  326.991  351.906  350.732  340.242  360.140  341.805  369.071  370.732  334.907  313.326  336.728  358.334  347.394  342.348
FADC250_SLOT 8
FADC250_ALLCH_PED  368.786  372.839  343.076  355.050  369.407  342.404  343.952  362.702  343.359  361.727  371.869  323.801  340.884  395.814  380.616  336.508
FADC250_SLOT 9
FADC250_ALLCH_PED  313.831  308.071  381.033  344.724  345.720  358.085  357.695  341.734  352.118  348.997  344.215  327.752  320.863  343.626  340.904  344.338
FADC250_SLOT 10
FADC250_ALLCH_PED  366.396  338.291  341.722  334.212  341.572  350.312  373.854  336.421  364.758  353.427  360.633  313.276  359.888  333.988  328.973  338.861
FADC250_SLOT 13
FADC250_ALLCH_PED  380.065  395.446  363.612  351.323  386.963  362.459  377.683  359.572  386.614  378.299  356.360  381.625  368.913  363.364  377.831  378.495
FADC250_SLOT 14
FADC250_ALLCH_PED  363.006  350.168  352.270  379.104  378.637  361.804  371.672  386.367  377.839  371.939  387.642  384.190  380.553  365.177  385.781  367.153
FADC250_SLOT 15
FADC250_ALLCH_PED  364.838  383.746  372.702  389.112  405.506  392.786  384.905  370.691  365.220  410.848  362.337  373.213  377.148  369.965  372.094  391.033
FADC250_SLOT 16
FADC250_ALLCH_PED  378.109  387.845  373.871  363.554  362.558  383.304  370.555  337.019  332.163  400.992  371.044  364.876  369.870  371.834  359.856  354.343
FADC250_SLOT 17
FADC250_ALLCH_PED  356.639  359.385  350.265  406.791  365.408  396.751  382.180  366.622  367.296  400.066  375.905  347.324  385.796  351.743  344.214  347.684
FADC250_SLOT 18
FADC250_ALLCH_PED  379.474  386.423  363.207  371.795  391.644  370.452  384.087  386.996  379.396  389.126  374.656  361.133  377.424  364.613  352.428  399.572
FADC250_SLOT 19
FADC250_ALLCH_PED  349.262  386.504  344.587  366.839  376.463  371.684  397.413  423.626  371.357  368.739  364.622  346.633  386.373  334.094  343.265  379.789
FADC250_SLOT 3
FADC250_ALLCH_DELAY 40 43 45 46 42 45 50 49 84 81 81 86 86 79 232 230
FADC250_SLOT 4
FADC250_ALLCH_DELAY 228 229 233 233 234 237 233 226 84 80 69 78 71 81 71 80
FADC250_SLOT 5
FADC250_ALLCH_DELAY 76 75 96 93 100 101 233 236 230 223 229 232 223 226 232 231
FADC250_SLOT 6
FADC250_ALLCH_DELAY 98 104 108 97 101 107 92 102 98 97 103 95 94 96 240 231
FADC250_SLOT 7
FADC250_ALLCH_DELAY 229 233 236 228 230 231 239 230 99 100 98 105 97 97 98 102
FADC250_SLOT 8
FADC250_ALLCH_DELAY 101 98 98 100 233 236 235 230 230 229 219 233 228 230 233 234
FADC250_SLOT 9
FADC250_ALLCH_DELAY 98 100 99 106 102 104 103 98 102 95 97 92 230 231 226 228
FADC250_SLOT 10
FADC250_ALLCH_DELAY 230 228 233 239 229 232 229 231 91 90 90 94 92 97 97 95
FADC250_SLOT 13
FADC250_ALLCH_DELAY 97 99 97 99 228 235 231 229 229 233 228 234 233 234 230 224
FADC250_SLOT 14
FADC250_ALLCH_DELAY 108 107 113 133 124 121 119 119 116 110 111 119 232 229 232 230
FADC250_SLOT 15
FADC250_ALLCH_DELAY 234 234 234 232 235 236 234 234 236 234 231 119 120 115 119 124
FADC250_SLOT 16
FADC250_ALLCH_DELAY 120 99 102 106 101 95 103 228 239 235 233 227 233 231 240 239
FADC250_SLOT 17
FADC250_ALLCH_DELAY 228 224 230 232 231 227 98 99 100 102 105 98 101 103 104 101
FADC250_SLOT 18
FADC250_ALLCH_DELAY 116 115 228 227 233 239 232 232 231 233 235 232 233 232 227 232
FADC250_SLOT 19
FADC250_ALLCH_DELAY 228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_CRATE end


FADC250_CRATE sbsecal3.jlab.org
FADC250_SLOT 3
FADC250_ALLCH_PED  361.787  355.149  375.092  353.876  390.919  379.419  367.538  363.337  369.881  396.453  353.624  352.389  369.759  375.522  358.600  333.176
FADC250_SLOT 4
FADC250_ALLCH_PED  367.939  344.925  375.713  367.076  392.211  381.481  382.971  384.507  354.513  363.843  356.959  370.196  387.944  385.017  380.292  361.632
FADC250_SLOT 5
FADC250_ALLCH_PED  362.353  391.639  354.771  367.278  359.994  393.108  405.963  359.563  380.135  404.784  368.468  352.608  356.929  361.582  375.039  390.872
FADC250_SLOT 6
FADC250_ALLCH_PED  342.696  366.498  332.234  350.703  341.042  360.576  349.691  375.242  380.324  390.889  356.130  360.120  323.520  357.873  330.552  342.496
FADC250_SLOT 7
FADC250_ALLCH_PED  363.876  391.466  372.834  352.731  349.024  356.895  354.671  374.346  355.538  359.768  370.115  374.744  364.653  386.104  367.342  397.615
FADC250_SLOT 8
FADC250_ALLCH_PED  353.732  393.229  382.630  351.776  371.288  399.155  344.521  370.799  376.156  382.801  367.100  380.587  410.609  375.941  362.456  313.748
FADC250_SLOT 9
FADC250_ALLCH_PED  365.037  390.646  365.778  366.344  377.272  369.370  373.349  369.613  362.452  397.287  388.018  344.995  357.917  387.286  380.078  423.740
FADC250_SLOT 10
FADC250_ALLCH_PED  379.494  380.183  376.415  369.613  389.045  375.340  394.664  383.425  362.760  392.726  356.734  385.902  393.706  385.042  381.973  381.234
FADC250_SLOT 13
FADC250_ALLCH_PED  327.228  340.078  379.025  323.821  344.354  314.972  364.074  348.034  348.961  335.638  326.113  337.423  358.581  407.686  365.047  351.125
FADC250_SLOT 14
FADC250_ALLCH_PED  366.502  376.122  342.171  367.908  337.480  350.398  357.141  345.271  372.732  351.620  348.216  343.412  359.197  348.504  325.112  353.907
FADC250_SLOT 15
FADC250_ALLCH_PED  361.845  390.608  349.477  354.635  377.907  372.969  323.934  387.842  373.139  398.224  357.923  361.315  347.772  367.531  392.371  370.579
FADC250_SLOT 16
FADC250_ALLCH_PED  376.513  341.141  331.968  338.859  353.035  363.871  314.267  341.846  325.155  346.031  340.037  336.307  326.461  332.481  340.686  365.804
FADC250_SLOT 17
FADC250_ALLCH_PED  376.098  367.394  377.241  388.436  376.607  376.853  365.642  383.261  393.221  356.613  354.648  404.219  390.191  373.002  345.683  382.978
FADC250_SLOT 18
FADC250_ALLCH_PED  351.884  384.619  387.353  377.695  371.300  388.486  375.474  382.441  393.487  364.229  374.954  384.274  376.963  367.466  379.407  374.817
FADC250_SLOT 19
FADC250_ALLCH_PED  336.389  373.985  300.860  382.234  334.853  373.159  376.266  369.275  312.417  355.821  356.443  348.926  339.798  348.445  353.291  353.333
FADC250_SLOT 20
FADC250_ALLCH_PED  368.659  356.234  347.872  387.520  364.478  350.212  355.889  392.757  333.980  376.848  348.276  379.556  373.806  339.651  355.668  354.012
FADC250_SLOT 3
FADC250_ALLCH_DELAY 120 123 116 115 122 121 130 117 113 121 116 118 233 233 228 236
FADC250_SLOT 4
FADC250_ALLCH_DELAY 233 230 230 234 233 236 234 233 233 235 238 116 114 115 110 98
FADC250_SLOT 5
FADC250_ALLCH_DELAY 103 98 98 97 98 98 99 231 235 231 235 236 234 235 230 229
FADC250_SLOT 6
FADC250_ALLCH_DELAY 232 236 230 233 228 233 98 95 104 100 96 98 97 99 72 84
FADC250_SLOT 7
FADC250_ALLCH_DELAY 84 78 228 232 229 232 228 234 236 231 235 229 234 228 228 228
FADC250_SLOT 8
FADC250_ALLCH_DELAY 229 87 84 83 74 95 100 102 96 97 96 96 102 227 232 229
FADC250_SLOT 9
FADC250_ALLCH_DELAY 232 235 223 230 227 229 231 232 230 235 226 229 98 99 98 101
FADC250_SLOT 10
FADC250_ALLCH_DELAY 104 98 101 97 101 99 93 105 229 233 231 228 230 227 229 232
FADC250_SLOT 13
FADC250_ALLCH_DELAY 232 232 233 230 233 236 233 99 94 95 96 93 101 70 93 94
FADC250_SLOT 14
FADC250_ALLCH_DELAY 103 97 93 232 232 229 230 230 225 228 232 232 234 232 233 231
FADC250_SLOT 15
FADC250_ALLCH_DELAY 235 235 102 102 98 101 103 98 103 105 118 116 117 117 235 230
FADC250_SLOT 16
FADC250_ALLCH_DELAY 233 232 230 228 233 238 232 230 230 227 228 233 225 118 120 121
FADC250_SLOT 17
FADC250_ALLCH_DELAY 115 145 142 147 146 140 145 145 141 230 229 229 231 232 243 233
FADC250_SLOT 18
FADC250_ALLCH_DELAY 230 234 230 240 231 239 229 235 98 97 100 94 101 102 102 98
FADC250_SLOT 19
FADC250_ALLCH_DELAY 122 121 121 113 229 232 232 233 233 232 235 230 228 229 227 234
FADC250_SLOT 20
FADC250_ALLCH_DELAY 238 238 236 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_CRATE end


FADC250_CRATE sbsecal4.jlab.org
FADC250_SLOT 3
FADC250_ALLCH_PED  366.806  366.405  388.619  350.340  387.116  374.085  376.151  363.452  386.147  376.526  368.716  400.773  388.853  370.191  370.267  347.839
FADC250_SLOT 4
FADC250_ALLCH_PED  363.028  353.410  349.004  361.963  357.502  366.867  377.096  365.245  363.279  364.133  352.751  374.785  358.952  367.060  369.199  373.704
FADC250_SLOT 5
FADC250_ALLCH_PED  336.739  373.626  339.850  381.807  341.559  346.011  379.928  356.912  363.535  386.290  371.898  357.357  358.167  364.802  358.766  339.712
FADC250_SLOT 6
FADC250_ALLCH_PED  372.232  384.839  370.736  374.603  390.565  369.135  382.130  377.053  359.747  395.127  356.020  406.404  387.268  381.124  353.448  348.982
FADC250_SLOT 7
FADC250_ALLCH_PED  382.379  367.965  385.261  383.378  367.630  405.124  385.244  371.060  363.658  369.969  353.060  351.939  388.562  365.484  359.929  371.294
FADC250_SLOT 8
FADC250_ALLCH_PED  352.048  351.190  300.704  355.454  346.972  348.836  335.593  335.697  364.813  353.619  348.234  371.327  364.793  342.149  321.444  318.074
FADC250_SLOT 9
FADC250_ALLCH_PED  361.451  373.510  380.738  352.285  383.846  362.061  365.999  379.639  366.623  378.239  375.493  389.878  374.889  388.863  370.173  362.928
FADC250_SLOT 10
FADC250_ALLCH_PED  346.037  328.334  354.038  362.733  345.865  345.373  369.700  342.858  357.860  390.828  352.112  352.128  387.360  322.492  364.754  317.342
FADC250_SLOT 13
FADC250_ALLCH_PED  360.945  391.801  351.084  377.544  334.345  355.507  365.671  380.776  360.180  376.451  382.863  369.023  367.369  350.797  364.071  375.611
FADC250_SLOT 14
FADC250_ALLCH_PED  347.502  389.628  396.332  370.307  385.980  352.652  378.359  368.782  375.823  414.430  371.422  369.599  362.586  381.380  356.187  358.913
FADC250_SLOT 15
FADC250_ALLCH_PED  376.039  374.709  384.410  385.302  351.749  410.303  391.067  374.973  392.132  374.863  366.195  372.626  352.436  358.748  373.078  362.657
FADC250_SLOT 16
FADC250_ALLCH_PED  366.121  347.225  378.709  362.042  386.373  329.330  386.063  381.340  374.000  371.797  354.713  382.467  364.677  386.844  344.762  377.434
FADC250_SLOT 17
FADC250_ALLCH_PED  403.037  376.783  383.166  381.116  373.213  381.267  373.420  361.752  380.480  390.413  366.664  372.022  381.241  389.622  386.137  392.990
FADC250_SLOT 18
FADC250_ALLCH_PED  378.409  359.259  384.062  370.334  365.752  366.744  378.210  389.175  378.235  388.823  360.628  346.547  384.372  365.672  370.181  364.140
FADC250_SLOT 19
FADC250_ALLCH_PED  394.594  407.628  348.153  359.419  381.550  387.044  363.529  370.508  400.577  402.576  372.335  387.800  388.040  366.989  370.123  406.342
FADC250_SLOT 20
FADC250_ALLCH_PED  379.176  395.323  364.580  356.462  381.351  382.185  360.137  386.386  389.336  378.825  372.016  373.087  370.378  359.005  343.459  356.276
FADC250_SLOT 3
FADC250_ALLCH_DELAY 98 99 105 96 104 102 111 112 129 122 116 117 235 235 231 233
FADC250_SLOT 4
FADC250_ALLCH_DELAY 235 229 233 231 235 233 232 232 230 234 236 116 123 121 126 97
FADC250_SLOT 5
FADC250_ALLCH_DELAY 97 106 110 98 103 103 99 233 233 227 229 229 230 234 241 238
FADC250_SLOT 6
FADC250_ALLCH_DELAY 230 234 229 233 234 216 96 107 107 106 102 102 108 106 120 129
FADC250_SLOT 7
FADC250_ALLCH_DELAY 127 118 233 230 231 235 233 235 233 235 231 229 231 236 235 228
FADC250_SLOT 8
FADC250_ALLCH_DELAY 225 123 121 118 119 103 99 98 98 102 102 103 103 231 236 242
FADC250_SLOT 9
FADC250_ALLCH_DELAY 235 239 228 236 234 231 235 230 236 241 236 246 121 124 120 118
FADC250_SLOT 10
FADC250_ALLCH_DELAY 120 118 114 115 98 85 104 102 234 230 232 233 233 233 232 234
FADC250_SLOT 13
FADC250_ALLCH_DELAY 238 230 230 238 236 238 246 106 103 102 101 101 105 94 100 103
FADC250_SLOT 14
FADC250_ALLCH_DELAY 101 103 105 228 239 235 234 242 233 230 244 235 243 231 232 234
FADC250_SLOT 15
FADC250_ALLCH_DELAY 235 219 119 122 118 121 119 119 118 120 121 130 117 122 238 227
FADC250_SLOT 16
FADC250_ALLCH_DELAY 240 230 235 232 231 234 234 233 235 236 233 233 238 118 120 121
FADC250_SLOT 17
FADC250_ALLCH_DELAY 119 117 124 119 118 118 123 127 119 233 232 237 234 228 234 233
FADC250_SLOT 18
FADC250_ALLCH_DELAY 239 235 234 233 234 231 232 242 101 104 101 104 102 102 102 108
FADC250_SLOT 19
FADC250_ALLCH_DELAY 124 117 123 119 236 233 236 230 236 234 232 233 230 229 234 236
FADC250_SLOT 20
FADC250_ALLCH_DELAY 237 235 232 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_CRATE end


FADC250_CRATE sbsecal5.jlab.org
FADC250_SLOT 3
FADC250_ALLCH_PED  380.731  361.407  356.552  343.457  408.205  358.434  377.651  376.199  367.531  375.863  365.278  388.342  366.726  361.870  356.837  364.630
FADC250_SLOT 4
FADC250_ALLCH_PED  327.882  345.794  334.248  329.107  355.939  362.642  368.541  367.489  393.230  380.831  363.214  373.465  382.629  392.751  360.351  326.434
FADC250_SLOT 5
FADC250_ALLCH_PED  327.512  338.778  405.957  352.668  377.047  377.178  389.258  358.752  376.266  361.413  365.688  363.429  363.388  346.235  377.565  333.709
FADC250_SLOT 6
FADC250_ALLCH_PED  357.088  376.454  367.606  371.702  361.484  361.652  369.041  340.693  364.168  368.863  343.931  356.536  367.881  346.298  389.741  372.047
FADC250_SLOT 7
FADC250_ALLCH_PED  364.650  387.298  355.529  366.252  384.548  366.401  359.896  364.105  369.020  366.003  362.420  359.462  328.418  351.297  336.125  345.636
FADC250_SLOT 8
FADC250_ALLCH_PED  385.025  392.340  350.914  352.482  365.675  369.192  359.033  375.193  380.391  368.637  367.922  351.272  349.392  393.212  370.637  350.174
FADC250_SLOT 9
FADC250_ALLCH_PED  347.787  368.416  369.042  377.521  370.672  380.038  358.453  347.102  355.252  382.987  326.602  357.042  374.520  349.601  375.452  381.877
FADC250_SLOT 10
FADC250_ALLCH_PED  371.561  366.084  351.158  368.003  370.114  344.214  365.205  347.372  341.676  372.637  355.805  345.153  373.662  351.319  411.363  358.235
FADC250_SLOT 13
FADC250_ALLCH_PED  365.067  346.885  353.396  372.594  325.362  383.163  378.180  354.626  339.102  367.866  349.991  386.900  339.606  380.986  337.639  373.729
FADC250_SLOT 14
FADC250_ALLCH_PED  344.422  358.352  383.366  350.438  368.693  377.211  393.221  393.405  349.530  357.985  388.264  372.779  346.310  352.527  365.540  369.914
FADC250_SLOT 15
FADC250_ALLCH_PED  367.002  358.409  362.812  351.069  369.658  368.182  365.010  322.171  346.098  328.452  355.171  355.338  366.842  386.218  356.500  355.487
FADC250_SLOT 16
FADC250_ALLCH_PED  370.520  352.882  373.091  372.645  345.900  405.526  371.676  339.227  394.327  371.783  375.896  371.261  372.704  355.313  371.401  391.954
FADC250_SLOT 17
FADC250_ALLCH_PED  349.857  364.819  325.056  347.143  330.174  376.342  342.526  347.963  320.411  374.232  332.712  342.947  368.309  327.869  313.522  349.511
FADC250_SLOT 18
FADC250_ALLCH_PED  368.409  370.088  379.779  356.384  476.464  400.650  387.075  372.430  386.317  372.981  366.580  361.296  391.246  369.663  379.460  354.591
FADC250_SLOT 19
FADC250_ALLCH_PED  373.555  380.127  344.837  380.738  334.474  348.447  387.293  388.733  370.407  378.456  345.641  345.433  383.662  384.175  356.779  349.848
FADC250_SLOT 20
FADC250_ALLCH_PED  349.001  388.353  343.317  362.137  351.587  385.736  358.259  394.875  371.158  342.159  338.083  369.272  342.934  350.823  372.520  358.702
FADC250_SLOT 3
FADC250_ALLCH_DELAY 149 149 143 154 155 151 147 152 121 123 123 123 239 237 244 236
FADC250_SLOT 4
FADC250_ALLCH_DELAY 237 240 236 237 232 241 237 239 235 238 235 119 122 118 124 58
FADC250_SLOT 5
FADC250_ALLCH_DELAY 58 56 54 52 59 39 39 234 237 235 232 231 232 239 239 229
FADC250_SLOT 6
FADC250_ALLCH_DELAY 233 233 236 233 236 241 122 126 120 121 120 122 121 116 103 107
FADC250_SLOT 7
FADC250_ALLCH_DELAY 97 102 232 237 234 237 237 239 234 239 237 238 237 233 234 238
FADC250_SLOT 8
FADC250_ALLCH_DELAY 236 110 108 108 106 37 8 9 36 108 41 20 8 239 237 239
FADC250_SLOT 9
FADC250_ALLCH_DELAY 238 241 242 235 239 239 239 236 242 241 240 239 125 124 124 121
FADC250_SLOT 10
FADC250_ALLCH_DELAY 124 122 121 128 108 108 102 107 236 236 243 238 239 239 239 238
FADC250_SLOT 13
FADC250_ALLCH_DELAY 237 243 237 240 239 238 236 108 105 104 104 125 122 124 120 122
FADC250_SLOT 14
FADC250_ALLCH_DELAY 124 123 122 238 241 239 242 235 242 236 236 232 235 237 238 239
FADC250_SLOT 15
FADC250_ALLCH_DELAY 234 236 119 118 121 120 120 120 119 118 118 118 117 115 232 230
FADC250_SLOT 16
FADC250_ALLCH_DELAY 233 232 233 226 234 229 228 231 236 229 230 234 229 122 116 122
FADC250_SLOT 17
FADC250_ALLCH_DELAY 120 118 119 118 119 120 120 117 119 232 230 233 234 233 230 240
FADC250_SLOT 18
FADC250_ALLCH_DELAY 228 233 239 229 233 234 230 233 121 121 116 121 120 124 120 118
FADC250_SLOT 19
FADC250_ALLCH_DELAY 119 114 122 124 224 230 234 237 235 233 240 229 236 234 229 236
FADC250_SLOT 20
FADC250_ALLCH_DELAY 231 231 232 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_CRATE end


FADC250_CRATE sbsecal6.jlab.org
FADC250_SLOT 3
FADC250_ALLCH_PED  367.167  375.863  360.104  362.119  363.675  374.276  391.054  357.709  376.634  378.079  373.564  363.083  380.061  381.102  361.964  387.143
FADC250_SLOT 4
FADC250_ALLCH_PED  388.101  385.807  365.888  359.568  376.081  384.883  378.004  371.663  363.628  397.270  363.305  367.101  360.511  404.036  386.271  361.956
FADC250_SLOT 5
FADC250_ALLCH_PED  361.082  386.019  353.114  357.000  395.754  386.850  353.981  369.845  382.420  374.395  375.918  356.206  395.966  378.366  375.962  370.857
FADC250_SLOT 6
FADC250_ALLCH_PED  350.114  368.431  362.882  362.483  366.816  324.683  374.980  340.507  365.875  334.830  370.073  350.576  370.257  357.900  369.838  353.357
FADC250_SLOT 7
FADC250_ALLCH_PED  380.619  386.285  382.744  383.660  377.346  386.366  376.393  372.066  375.745  381.558  382.904  359.812  394.979  400.041  377.961  354.409
FADC250_SLOT 8
FADC250_ALLCH_PED  359.510  385.857  374.769  376.914  377.662  396.225  369.184  361.655  385.022  372.483  384.849  395.326  379.695  392.558  373.455  375.823
FADC250_SLOT 9
FADC250_ALLCH_PED  388.869  374.915  366.585  369.378  372.002  392.691  376.242  362.265  373.713  380.656  372.240  397.529  382.498  386.408  371.676  375.017
FADC250_SLOT 10
FADC250_ALLCH_PED  364.219  369.070  339.419  371.969  367.397  371.932  393.079  380.145  369.267  375.028  332.194  342.849  348.261  338.582  366.300  345.117
FADC250_SLOT 13
FADC250_ALLCH_PED  380.430  380.427  361.596  358.861  386.588  344.000  381.226  362.567  356.941  385.798  395.264  365.995  348.513  377.166  313.895  396.937
FADC250_SLOT 14
FADC250_ALLCH_PED  347.630  360.476  332.206  353.550  363.496  369.156  321.390  389.607  348.989  363.962  351.393  370.354  373.729  366.610  367.111  360.184
FADC250_SLOT 15
FADC250_ALLCH_PED  305.143  379.274  352.997  384.548  382.336  371.232  389.763  358.341  369.022  371.209  352.981  367.109  374.402  357.577  336.626  348.467
FADC250_SLOT 16
FADC250_ALLCH_PED  362.394  381.547  364.818  381.922  352.903  358.674  355.677  343.639  372.751  398.440  347.666  364.112  344.970  374.135  356.852  368.997
FADC250_SLOT 17
FADC250_ALLCH_PED  359.128  357.553  360.545  342.305  409.646  384.755  338.241  363.941  361.945  381.434  357.037  380.211  351.004  366.564  348.742  349.604
FADC250_SLOT 18
FADC250_ALLCH_PED  372.100  356.519  363.121  368.163  371.565  389.514  365.753  358.962  365.811  374.627  366.441  385.031  384.383  389.446  376.264  370.212
FADC250_SLOT 19
FADC250_ALLCH_PED  372.741  328.598  349.047  344.190  337.297  347.591  336.693  384.271  342.416  317.470  365.229  340.500  358.510  341.529  363.806  351.579
FADC250_SLOT 3
FADC250_ALLCH_DELAY 112 110 109 109 113 111 110 117 122 119 243 242 246 237 238 245
FADC250_SLOT 4
FADC250_ALLCH_DELAY 241 244 244 242 241 240 242 238 245 248 244 126 124 122 129 128
FADC250_SLOT 5
FADC250_ALLCH_DELAY 125 159 151 149 159 244 241 243 244 244 244 243 243 242 244 243
FADC250_SLOT 6
FADC250_ALLCH_DELAY 244 240 248 244 245 244 157 160 159 154 126 127 128 128 131 129
FADC250_SLOT 7
FADC250_ALLCH_DELAY 247 247 241 245 246 241 239 243 240 242 242 242 242 239 246 244
FADC250_SLOT 8
FADC250_ALLCH_DELAY 241 133 127 129 128 133 128 133 127 123 130 247 244 239 242 242
FADC250_SLOT 9
FADC250_ALLCH_DELAY 243 242 239 239 240 239 239 238 241 241 243 244 115 112 102 114
FADC250_SLOT 10
FADC250_ALLCH_DELAY 110 111 113 145 128 126 241 240 247 247 245 240 241 243 241 242
FADC250_SLOT 13
FADC250_ALLCH_DELAY 243 242 249 245 243 243 246 131 129 123 126 129 123 118 110 112
FADC250_SLOT 14
FADC250_ALLCH_DELAY 108 242 246 240 243 240 244 243 244 243 246 243 243 240 236 240
FADC250_SLOT 15
FADC250_ALLCH_DELAY 248 243 110 109 107 105 126 130 130 128 121 122 243 242 244 243
FADC250_SLOT 16
FADC250_ALLCH_DELAY 244 244 241 246 243 240 243 244 244 246 128 130 123 123 131 125
FADC250_SLOT 17
FADC250_ALLCH_DELAY 136 126 131 121 241 240 246 246 243 247 247 243 242 245 244 243
FADC250_SLOT 18
FADC250_ALLCH_DELAY 241 240 129 124 129 130 125 131 126 131 129 127 244 242 239 240
FADC250_SLOT 19
FADC250_ALLCH_DELAY 236 243 244 243 236 238 243 243 241 236 0 0 0 0 0 0

FADC250_CRATE end


FADC250_CRATE sbsecal7.jlab.org
FADC250_SLOT 3
FADC250_ALLCH_PED  379.599  379.079  387.770  426.416  390.143  341.571  375.289  366.345  371.914  371.300  352.567  370.282  374.323  361.799  371.294  365.008
FADC250_SLOT 4
FADC250_ALLCH_PED  341.974  358.798  369.580  363.804  362.613  361.836  361.495  356.455  380.923  383.428  356.232  377.297  375.379  388.613  366.938  362.457
FADC250_SLOT 5
FADC250_ALLCH_PED  360.948  350.747  356.095  373.517  361.902  355.113  358.368  411.169  379.102  379.144  370.977  383.730  356.134  372.148  372.050  406.673
FADC250_SLOT 6
FADC250_ALLCH_PED  382.057  377.507  379.555  367.463  401.839  383.995  372.156  365.203  385.400  391.951  368.350  377.344  369.780  376.961  362.764  381.127
FADC250_SLOT 7
FADC250_ALLCH_PED  338.083  356.849  355.539  339.209  362.249  356.987  354.417  369.323  319.841  374.325  354.181  330.128  343.598  346.143  321.329  329.749
FADC250_SLOT 8
FADC250_ALLCH_PED  394.077  395.123  373.624  357.174  379.511  383.647  408.414  386.069  364.765  387.750  382.240  364.177  374.521  361.392  350.424  367.526
FADC250_SLOT 9
FADC250_ALLCH_PED  383.978  357.712  371.802  334.747  362.638  366.831  404.332  393.495  362.521  388.418  380.733  375.554  376.142  374.421  386.615  358.982
FADC250_SLOT 10
FADC250_ALLCH_PED  368.446  350.895  337.849  353.108  358.188  347.452  356.493  358.802  368.754  393.191  359.013  391.610  358.700  384.598  375.569  380.203
FADC250_SLOT 13
FADC250_ALLCH_PED  380.012  401.297  387.521  367.412  369.325  389.439  414.189  401.403  371.938  406.643  381.760  396.758  366.606  386.705  358.411  377.570
FADC250_SLOT 14
FADC250_ALLCH_PED  381.487  359.204  356.690  353.108  380.896  387.909  346.301  409.177  354.586  384.269  357.541  353.479  301.590  364.052  345.594  374.482
FADC250_SLOT 15
FADC250_ALLCH_PED  361.430  383.945  391.117  378.151  388.828  352.928  370.162  366.592  368.754  409.163  390.168  374.655  340.969  358.369  383.616  386.363
FADC250_SLOT 16
FADC250_ALLCH_PED  369.053  375.159  357.428  368.110  363.334  365.654  335.484  375.351  360.421  347.754  364.789  329.336  373.590  381.554  400.302  356.927
FADC250_SLOT 17
FADC250_ALLCH_PED  352.959  353.320  349.619  384.983  367.813  375.458  395.643  371.408  391.298  348.157  362.561  362.207  383.998  388.503  336.413  353.276
FADC250_SLOT 18
FADC250_ALLCH_PED  402.832  344.023  370.129  379.589  356.200  404.496  399.387  366.013  366.884  400.176  364.339  381.446  355.465  367.098  388.872  377.790
FADC250_SLOT 19
FADC250_ALLCH_PED  379.211  388.778  352.775  378.618  386.525  389.539  375.261  379.631  370.343  396.552  336.388  359.366  373.431  373.840  361.841  376.702
FADC250_SLOT 20
FADC250_ALLCH_PED  367.479  386.806  363.777  364.562  344.952  393.661  369.025  370.980  363.910  358.866  384.444  365.816  356.754  363.362  398.044  355.432
FADC250_SLOT 3
FADC250_ALLCH_DELAY 132 124 125 130 128 125 129 130 110 115 107 112 241 243 245 247
FADC250_SLOT 4
FADC250_ALLCH_DELAY 251 250 242 245 243 245 246 244 111 107 113 109 111 112 113 115
FADC250_SLOT 5
FADC250_ALLCH_DELAY 110 115 114 114 245 247 250 242 245 245 248 250 248 246 239 246
FADC250_SLOT 6
FADC250_ALLCH_DELAY 112 111 109 113 107 108 109 111 111 109 112 111 247 241 244 244
FADC250_SLOT 7
FADC250_ALLCH_DELAY 243 243 246 242 246 248 242 240 108 110 117 108 130 130 131 125
FADC250_SLOT 8
FADC250_ALLCH_DELAY 130 130 135 134 249 237 235 246 240 242 247 246 245 108 111 110
FADC250_SLOT 9
FADC250_ALLCH_DELAY 111 110 108 111 111 111 113 115 112 249 249 239 242 240 241 240
FADC250_SLOT 10
FADC250_ALLCH_DELAY 242 236 109 107 113 111 110 113 116 104 95 111 112 110 243 241
FADC250_SLOT 13
FADC250_ALLCH_DELAY 241 239 245 244 239 237 236 109 107 107 112 113 114 111 110 117
FADC250_SLOT 14
FADC250_ALLCH_DELAY 105 115 109 238 236 246 240 242 240 245 242 242 112 111 107 107
FADC250_SLOT 15
FADC250_ALLCH_DELAY 116 113 114 113 110 109 104 109 242 241 240 247 245 236 235 243
FADC250_SLOT 16
FADC250_ALLCH_DELAY 244 111 109 111 113 116 110 113 114 114 110 113 113 236 239 241
FADC250_SLOT 17
FADC250_ALLCH_DELAY 238 241 241 245 239 236 111 112 111 112 107 113 109 112 108 114
FADC250_SLOT 18
FADC250_ALLCH_DELAY 108 110 233 237 235 243 237 236 113 110 113 112 114 112 112 111
FADC250_SLOT 19
FADC250_ALLCH_DELAY 116 115 115 114 243 244 251 255 248 254 112 116 110 110 110 111
FADC250_SLOT 20
FADC250_ALLCH_DELAY 115 112 111 114 109 115 246 247 248 247 243 250 0 0 0 0

FADC250_CRATE end
