$date
  Thu Aug 12 11:09:06 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_not $end
$var reg 1 ! a_in $end
$var reg 1 " y_out $end
$scope module dut $end
$var reg 1 # a $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
#1000000
0!
1"
0#
1$
#2000000
1!
0"
1#
0$
#3000000
0!
1"
0#
1$
#4000000
1!
0"
1#
0$
#5000000
0!
1"
0#
1$
