================================================================================
Mixed-Precision Matrix Multiplication - Comprehensive Test Suite
================================================================================

This will run 126 simulations (42 test cases x 3 precisions)
Estimated time: 4-10 hours

Setting up Vivado environment...

Starting tests...

Generated test case 0 (low condition)
  Requested cond(A)=1.0, cond(B)=1.0
  Actual cond(A)=1.85, cond(B)=2.09
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:33:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.145 ; gain = 211.828
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
ERROR: [Project 1-126] XML parser encountered a problem in D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.xpr at line 1 : Unexpected end of message
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:33:10 2025...
Generated test case 0 (low condition)
  Requested cond(A)=1.0, cond(B)=1.0
  Actual cond(A)=1.00, cond(B)=1.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:33:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:33:22 2025...
Generated test case 0 (low condition)
  Requested cond(A)=1.0, cond(B)=1.0
  Actual cond(A)=1.00, cond(B)=1.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:33:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:33:34 2025...
Generated test case 1 (low condition)
  Requested cond(A)=2.0, cond(B)=2.0
  Actual cond(A)=2.63, cond(B)=2.45
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:33:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 493.109 ; gain = 214.180
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
ERROR: [USF-XSim-11] Failed to open file to write (D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/xsim.ini)
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n""
    invoked from within
"if {[catch {open $file w} fh]} {
    send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n"
    return 1
  }"
    (procedure "usf_xsim_write_setup_file" line 14)
    invoked from within
"usf_xsim_write_setup_file"
    invoked from within
"if { $b_create_default_ini } {
    usf_xsim_write_setup_file
  }"
    (procedure "usf_xsim_setup_simulation" line 191)
    invoked from within
"usf_xsim_setup_simulation"
    invoked from within
"if { [usf_xsim_setup_simulation] } {
    return 1
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os_t..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:33:46 2025...
Generated test case 1 (low condition)
  Requested cond(A)=2.0, cond(B)=2.0
  Actual cond(A)=2.00, cond(B)=2.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:33:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
ERROR: [USF-XSim-11] Failed to open file to write (D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/xsim.ini)
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n""
    invoked from within
"if {[catch {open $file w} fh]} {
    send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n"
    return 1
  }"
    (procedure "usf_xsim_write_setup_file" line 14)
    invoked from within
"usf_xsim_write_setup_file"
    invoked from within
"if { $b_create_default_ini } {
    usf_xsim_write_setup_file
  }"
    (procedure "usf_xsim_setup_simulation" line 191)
    invoked from within
"usf_xsim_setup_simulation"
    invoked from within
"if { [usf_xsim_setup_simulation] } {
    return 1
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os_t..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:33:59 2025...
Generated test case 1 (low condition)
  Requested cond(A)=2.0, cond(B)=2.0
  Actual cond(A)=2.00, cond(B)=2.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:34:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 491.277 ; gain = 212.875
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:34:13 2025...
Generated test case 2 (low condition)
  Requested cond(A)=3.0, cond(B)=3.0
  Actual cond(A)=2.91, cond(B)=6.13
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:34:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
error deleting "D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim\mp_sim.sim\sim_1\behav\xsim": permission denied
    while executing
"file delete -force ./mp_sim"
    invoked from within
"if {[file exists ./mp_sim]} {
    file delete -force ./mp_sim
}"
    (file "scripts/run_sim.tcl" line 9)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:34:16 2025...
Generated test case 2 (low condition)
  Requested cond(A)=3.0, cond(B)=3.0
  Actual cond(A)=3.00, cond(B)=3.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:34:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 493.199 ; gain = 214.168
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:34:29 2025...
Generated test case 2 (low condition)
  Requested cond(A)=3.0, cond(B)=3.0
  Actual cond(A)=3.00, cond(B)=3.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:34:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:34:42 2025...
Generated test case 3 (low condition)
  Requested cond(A)=4.0, cond(B)=4.0
  Actual cond(A)=9.46, cond(B)=4.16
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:34:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:34:54 2025...
Generated test case 3 (low condition)
  Requested cond(A)=4.0, cond(B)=4.0
  Actual cond(A)=4.00, cond(B)=4.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:34:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:35:06 2025...
Generated test case 3 (low condition)
  Requested cond(A)=4.0, cond(B)=4.0
  Actual cond(A)=4.00, cond(B)=4.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:35:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 493.207 ; gain = 212.633
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:35:19 2025...
Generated test case 4 (low condition)
  Requested cond(A)=5.0, cond(B)=5.0
  Actual cond(A)=5.12, cond(B)=4.25
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:35:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.445 ; gain = 213.094
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:35:31 2025...
Generated test case 4 (low condition)
  Requested cond(A)=5.0, cond(B)=5.0
  Actual cond(A)=5.00, cond(B)=5.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:35:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:35:44 2025...
Generated test case 4 (low condition)
  Requested cond(A)=5.0, cond(B)=5.0
  Actual cond(A)=5.00, cond(B)=5.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:35:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:35:56 2025...
Generated test case 5 (low condition)
  Requested cond(A)=6.0, cond(B)=6.0
  Actual cond(A)=4.88, cond(B)=20.38
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:35:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:36:09 2025...
Generated test case 5 (low condition)
  Requested cond(A)=6.0, cond(B)=6.0
  Actual cond(A)=6.00, cond(B)=6.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:36:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.473 ; gain = 213.070
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:36:22 2025...
Generated test case 5 (low condition)
  Requested cond(A)=6.0, cond(B)=6.0
  Actual cond(A)=6.00, cond(B)=6.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:36:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 492.688 ; gain = 212.965
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:36:36 2025...
Generated test case 6 (low condition)
  Requested cond(A)=7.0, cond(B)=7.0
  Actual cond(A)=18.42, cond(B)=15.93
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:36:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 492.781 ; gain = 212.344
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:36:51 2025...
Generated test case 6 (low condition)
  Requested cond(A)=7.0, cond(B)=7.0
  Actual cond(A)=7.00, cond(B)=7.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:36:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.383 ; gain = 211.504
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:37:04 2025...
Generated test case 6 (low condition)
  Requested cond(A)=7.0, cond(B)=7.0
  Actual cond(A)=7.00, cond(B)=7.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:37:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 492.281 ; gain = 211.184
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:37:17 2025...
Generated test case 7 (low condition)
  Requested cond(A)=8.0, cond(B)=8.0
  Actual cond(A)=34.58, cond(B)=6.93
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:37:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.164 ; gain = 211.441
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
ERROR: [Project 1-126] XML parser encountered a problem in D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.xpr at line 264 : Bad end of element
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:37:27 2025...
Generated test case 7 (low condition)
  Requested cond(A)=8.0, cond(B)=8.0
  Actual cond(A)=8.00, cond(B)=8.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:37:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 491.953 ; gain = 211.336
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:37:40 2025...
Generated test case 7 (low condition)
  Requested cond(A)=8.0, cond(B)=8.0
  Actual cond(A)=8.00, cond(B)=8.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:37:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.297 ; gain = 211.590
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:37:54 2025...
Generated test case 8 (low condition)
  Requested cond(A)=9.0, cond(B)=9.0
  Actual cond(A)=8.62, cond(B)=9.09
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:37:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 492.254 ; gain = 212.262
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:38:07 2025...
Generated test case 8 (low condition)
  Requested cond(A)=9.0, cond(B)=9.0
  Actual cond(A)=9.00, cond(B)=9.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:38:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 493.516 ; gain = 213.043
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:38:20 2025...
Generated test case 8 (low condition)
  Requested cond(A)=9.0, cond(B)=9.0
  Actual cond(A)=9.00, cond(B)=9.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:38:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.043 ; gain = 211.527
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:38:35 2025...
Generated test case 9 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=8.05, cond(B)=10.70
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:38:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
error deleting "D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim\mp_sim.sim\sim_1\behav\xsim\compile.bat": permission denied
    while executing
"file delete -force ./mp_sim"
    invoked from within
"if {[file exists ./mp_sim]} {
    file delete -force ./mp_sim
}"
    (file "scripts/run_sim.tcl" line 9)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:38:37 2025...
Generated test case 9 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:38:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.688 ; gain = 211.957
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcl8.6/clock.tcl": invalid argument

    while executing
"source -notrace -encoding utf-8 [file join $TclLibDir clock.tcl]"
    invoked from within
"if { [info commands ::tcl::source] != "" } {
          source -notrace -encoding utf-8 [file join $TclLibDir clock.tcl]
        } else {
          sou..."
    (procedure "::tcl::clock::format" line 3)
    invoked from within
"clock format [clock seconds]"
    (procedure "xcs_write_script_header" line 6)
    invoked from within
"xcs_write_script_header $fh_scr "compile" "xsim""
    invoked from within
"if {$::tcl_platform(platform) == "unix"} {
    puts $fh_scr "[xcs_get_shell_env]"
    xcs_write_script_header $fh_scr "compile" "xsim"
    xcs_write_p..."
    (procedure "usf_xsim_write_systemc_variables" line 8)
    invoked from within
"usf_xsim_write_systemc_variables $fh_scr"
    (procedure "usf_xsim_write_compile_script" line 56)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:38:51 2025...
Generated test case 9 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:38:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 492.574 ; gain = 212.605
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:39:09 2025...
Generated test case 10 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.70, cond(B)=16.72
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:39:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 493.418 ; gain = 212.691
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/json/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/json/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:39:25 2025...
Generated test case 10 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:39:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
error deleting "D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim\mp_sim.sim\sim_1\behav\xsim\compile.bat": permission denied
    while executing
"file delete -force ./mp_sim"
    invoked from within
"if {[file exists ./mp_sim]} {
    file delete -force ./mp_sim
}"
    (file "scripts/run_sim.tcl" line 9)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:39:28 2025...
Generated test case 10 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:39:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 494.293 ; gain = 212.750
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/asn/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/asn/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:39:47 2025...
Generated test case 11 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=16.72, cond(B)=14.20
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:39:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 490.418 ; gain = 211.223
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:40:04 2025...
Generated test case 11 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:40:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.984 ; gain = 212.941
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:40:17 2025...
Generated test case 11 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:40:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 491.750 ; gain = 210.598
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:40:30 2025...
Generated test case 12 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=14.20, cond(B)=7.74
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:40:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 491.285 ; gain = 211.570
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
ERROR: [USF-XSim-11] Failed to open file to write (D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/xsim.ini)
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n""
    invoked from within
"if {[catch {open $file w} fh]} {
    send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n"
    return 1
  }"
    (procedure "usf_xsim_write_setup_file" line 14)
    invoked from within
"usf_xsim_write_setup_file"
    invoked from within
"if { $b_create_default_ini } {
    usf_xsim_write_setup_file
  }"
    (procedure "usf_xsim_setup_simulation" line 191)
    invoked from within
"usf_xsim_setup_simulation"
    invoked from within
"if { [usf_xsim_setup_simulation] } {
    return 1
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os_t..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:40:45 2025...
Generated test case 12 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:40:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
ERROR: [USF-XSim-11] Failed to open file to write (D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/xsim.ini)
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n""
    invoked from within
"if {[catch {open $file w} fh]} {
    send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n"
    return 1
  }"
    (procedure "usf_xsim_write_setup_file" line 14)
    invoked from within
"usf_xsim_write_setup_file"
    invoked from within
"if { $b_create_default_ini } {
    usf_xsim_write_setup_file
  }"
    (procedure "usf_xsim_setup_simulation" line 191)
    invoked from within
"usf_xsim_setup_simulation"
    invoked from within
"if { [usf_xsim_setup_simulation] } {
    return 1
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os_t..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:40:57 2025...
Generated test case 12 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:40:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 492.848 ; gain = 211.645
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
ERROR: [USF-XSim-11] Failed to open file to write (D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/xsim.ini)
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n""
    invoked from within
"if {[catch {open $file w} fh]} {
    send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n"
    return 1
  }"
    (procedure "usf_xsim_write_setup_file" line 14)
    invoked from within
"usf_xsim_write_setup_file"
    invoked from within
"if { $b_create_default_ini } {
    usf_xsim_write_setup_file
  }"
    (procedure "usf_xsim_setup_simulation" line 191)
    invoked from within
"usf_xsim_setup_simulation"
    invoked from within
"if { [usf_xsim_setup_simulation] } {
    return 1
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os_t..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:41:10 2025...
Generated test case 13 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=7.74, cond(B)=10.44
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:41:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 490.414 ; gain = 211.516
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
ERROR: [USF-XSim-11] Failed to open file to write (D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/xsim.ini)
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n""
    invoked from within
"if {[catch {open $file w} fh]} {
    send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n"
    return 1
  }"
    (procedure "usf_xsim_write_setup_file" line 14)
    invoked from within
"usf_xsim_write_setup_file"
    invoked from within
"if { $b_create_default_ini } {
    usf_xsim_write_setup_file
  }"
    (procedure "usf_xsim_setup_simulation" line 191)
    invoked from within
"usf_xsim_setup_simulation"
    invoked from within
"if { [usf_xsim_setup_simulation] } {
    return 1
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os_t..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:41:27 2025...
Generated test case 13 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:41:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 492.445 ; gain = 212.762
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
ERROR: [USF-XSim-11] Failed to open file to write (D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/xsim.ini)
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n""
    invoked from within
"if {[catch {open $file w} fh]} {
    send_msg_id USF-XSim-011 ERROR "Failed to open file to write ($file)\n"
    return 1
  }"
    (procedure "usf_xsim_write_setup_file" line 14)
    invoked from within
"usf_xsim_write_setup_file"
    invoked from within
"if { $b_create_default_ini } {
    usf_xsim_write_setup_file
  }"
    (procedure "usf_xsim_setup_simulation" line 191)
    invoked from within
"usf_xsim_setup_simulation"
    invoked from within
"if { [usf_xsim_setup_simulation] } {
    return 1
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os_t..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:41:44 2025...
Generated test case 13 (low condition)
  Requested cond(A)=10.0, cond(B)=10.0
  Actual cond(A)=10.00, cond(B)=10.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:41:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 492.992 ; gain = 213.371
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
uvm=D:/ashwin_shit/2025.1/Vivado/data/xsim/system_verilog/uvm
xil_defaultlib=xsim.dir/xil_defaultlib
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:42:00 2025...
Generated test case 14 (medium condition)
  Requested cond(A)=15.0, cond(B)=15.0
  Actual cond(A)=94.33, cond(B)=14.19
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:42:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 491.859 ; gain = 211.285
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcl8.6/clock.tcl": invalid argument

    while executing
"source -notrace -encoding utf-8 [file join $TclLibDir clock.tcl]"
    invoked from within
"if { [info commands ::tcl::source] != "" } {
          source -notrace -encoding utf-8 [file join $TclLibDir clock.tcl]
        } else {
          sou..."
    (procedure "::tcl::clock::format" line 3)
    invoked from within
"clock format [clock seconds]"
    (procedure "xcs_write_script_header" line 6)
    invoked from within
"xcs_write_script_header $fh_scr "compile" "xsim""
    invoked from within
"if {$::tcl_platform(platform) == "unix"} {
    puts $fh_scr "[xcs_get_shell_env]"
    xcs_write_script_header $fh_scr "compile" "xsim"
    xcs_write_p..."
    (procedure "usf_xsim_write_systemc_variables" line 8)
    invoked from within
"usf_xsim_write_systemc_variables $fh_scr"
    (procedure "usf_xsim_write_compile_script" line 56)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:42:15 2025...
Generated test case 14 (medium condition)
  Requested cond(A)=15.0, cond(B)=15.0
  Actual cond(A)=15.00, cond(B)=15.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:42:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.770 ; gain = 212.379
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:42:29 2025...
Generated test case 14 (medium condition)
  Requested cond(A)=15.0, cond(B)=15.0
  Actual cond(A)=15.00, cond(B)=15.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:42:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 490.828 ; gain = 211.617
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:42:45 2025...
Generated test case 15 (medium condition)
  Requested cond(A)=20.0, cond(B)=20.0
  Actual cond(A)=20.32, cond(B)=33.30
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:42:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 494.520 ; gain = 213.594
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:42:58 2025...
Generated test case 15 (medium condition)
  Requested cond(A)=20.0, cond(B)=20.0
  Actual cond(A)=20.00, cond(B)=20.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:43:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 492.855 ; gain = 213.820
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:43:13 2025...
Generated test case 15 (medium condition)
  Requested cond(A)=20.0, cond(B)=20.0
  Actual cond(A)=20.00, cond(B)=20.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:43:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.621 ; gain = 212.828
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:43:27 2025...
Generated test case 16 (medium condition)
  Requested cond(A)=25.0, cond(B)=25.0
  Actual cond(A)=104.48, cond(B)=1168.34
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:43:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 491.641 ; gain = 212.742
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:43:40 2025...
Generated test case 16 (medium condition)
  Requested cond(A)=25.0, cond(B)=25.0
  Actual cond(A)=25.00, cond(B)=25.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:43:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.492 ; gain = 211.824
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:43:53 2025...
Generated test case 16 (medium condition)
  Requested cond(A)=25.0, cond(B)=25.0
  Actual cond(A)=25.00, cond(B)=25.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:43:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.805 ; gain = 212.516
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:44:06 2025...
Generated test case 17 (medium condition)
  Requested cond(A)=30.0, cond(B)=30.0
  Actual cond(A)=499.85, cond(B)=24.94
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:44:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.605 ; gain = 212.523
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
uvm=D:/ashwin_shit/2025.1/Vivado/data/xsim/system_verilog/uvm
xil_defaultlib=xsim.dir/xil_defaultlib
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:44:19 2025...
Generated test case 17 (medium condition)
  Requested cond(A)=30.0, cond(B)=30.0
  Actual cond(A)=30.00, cond(B)=30.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:44:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 491.820 ; gain = 212.992
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcl8.6/clock.tcl": invalid argument

    while executing
"source -notrace -encoding utf-8 [file join $TclLibDir clock.tcl]"
    invoked from within
"if { [info commands ::tcl::source] != "" } {
          source -notrace -encoding utf-8 [file join $TclLibDir clock.tcl]
        } else {
          sou..."
    (procedure "::tcl::clock::format" line 3)
    invoked from within
"clock format [clock seconds]"
    (procedure "xcs_write_script_header" line 6)
    invoked from within
"xcs_write_script_header $fh_scr "compile" "xsim""
    invoked from within
"if {$::tcl_platform(platform) == "unix"} {
    puts $fh_scr "[xcs_get_shell_env]"
    xcs_write_script_header $fh_scr "compile" "xsim"
    xcs_write_p..."
    (procedure "usf_xsim_write_systemc_variables" line 8)
    invoked from within
"usf_xsim_write_systemc_variables $fh_scr"
    (procedure "usf_xsim_write_compile_script" line 56)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:44:32 2025...
Generated test case 17 (medium condition)
  Requested cond(A)=30.0, cond(B)=30.0
  Actual cond(A)=30.00, cond(B)=30.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:44:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.191 ; gain = 211.879
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:44:45 2025...
Generated test case 18 (medium condition)
  Requested cond(A)=40.0, cond(B)=40.0
  Actual cond(A)=78.51, cond(B)=51.18
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:44:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
@echo off
REM ****************************************************************************
REM Vivado (TM) v2025.1 (64-bit)
REM
REM Filename    : compile.bat
REM Simulator   : AMD Vivado Simulator
REM Description : Script for compiling the simulation design source files
REM
REM Generated by Vivado on Sat Nov 08 16:44:56 -0600 2025
REM SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
REM
REM Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
REM Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
REM
REM usage: compile.bat
REM
REM ****************************************************************************
REM compile Verilog/System Verilog design sources
echo "xvlog --incr --relax -L uvm -prj tb_top_gemm_vlog.prj"
call xvlog  --incr --relax -L uvm -prj tb_top_gemm_vlog.prj -log xvlog.log
call type xvlog.log > compile.log
if "%errorlevel%"=="1" goto END
if "%errorlevel%"=="0" goto SUCCESS
:END
exit 1
:SUCCESS
exit 0
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:44:57 2025...
Generated test case 18 (medium condition)
  Requested cond(A)=40.0, cond(B)=40.0
  Actual cond(A)=40.00, cond(B)=40.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:44:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.543 ; gain = 211.664
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/png/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/png/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:45:09 2025...
Generated test case 18 (medium condition)
  Requested cond(A)=40.0, cond(B)=40.0
  Actual cond(A)=40.00, cond(B)=40.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:45:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:45:21 2025...
Generated test case 19 (medium condition)
  Requested cond(A)=50.0, cond(B)=50.0
  Actual cond(A)=67.72, cond(B)=147563484357518240.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:45:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:45:33 2025...
Generated test case 19 (medium condition)
  Requested cond(A)=50.0, cond(B)=50.0
  Actual cond(A)=50.00, cond(B)=50.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:45:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:45:46 2025...
Generated test case 19 (medium condition)
  Requested cond(A)=50.0, cond(B)=50.0
  Actual cond(A)=50.00, cond(B)=50.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:45:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:45:58 2025...
Generated test case 20 (medium condition)
  Requested cond(A)=60.0, cond(B)=60.0
  Actual cond(A)=271469266593426656.00, cond(B)=287.72
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:45:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:46:10 2025...
Generated test case 20 (medium condition)
  Requested cond(A)=60.0, cond(B)=60.0
  Actual cond(A)=60.00, cond(B)=60.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:46:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcl8.6/clock.tcl": invalid argument

    while executing
"source -notrace -encoding utf-8 [file join $TclLibDir clock.tcl]"
    invoked from within
"if { [info commands ::tcl::source] != "" } {
          source -notrace -encoding utf-8 [file join $TclLibDir clock.tcl]
        } else {
          sou..."
    (procedure "::tcl::clock::format" line 3)
    invoked from within
"clock format [clock seconds]"
    (procedure "xcs_write_script_header" line 6)
    invoked from within
"xcs_write_script_header $fh_scr "compile" "xsim""
    invoked from within
"if {$::tcl_platform(platform) == "unix"} {
    puts $fh_scr "[xcs_get_shell_env]"
    xcs_write_script_header $fh_scr "compile" "xsim"
    xcs_write_p..."
    (procedure "usf_xsim_write_systemc_variables" line 8)
    invoked from within
"usf_xsim_write_systemc_variables $fh_scr"
    (procedure "usf_xsim_write_compile_script" line 56)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim -int_os..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:46:22 2025...
Generated test case 20 (medium condition)
  Requested cond(A)=60.0, cond(B)=60.0
  Actual cond(A)=60.00, cond(B)=60.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:46:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:46:33 2025...
Generated test case 21 (medium condition)
  Requested cond(A)=70.0, cond(B)=70.0
  Actual cond(A)=72.23, cond(B)=488.20
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:46:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:46:45 2025...
Generated test case 21 (medium condition)
  Requested cond(A)=70.0, cond(B)=70.0
  Actual cond(A)=70.00, cond(B)=70.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:46:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:46:57 2025...
Generated test case 21 (medium condition)
  Requested cond(A)=70.0, cond(B)=70.0
  Actual cond(A)=70.00, cond(B)=70.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:46:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:47:09 2025...
Generated test case 22 (medium condition)
  Requested cond(A)=80.0, cond(B)=80.0
  Actual cond(A)=488.20, cond(B)=118.54
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:47:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
uvm=D:/ashwin_shit/2025.1/Vivado/data/xsim/system_verilog/uvm
xil_defaultlib=xsim.dir/xil_defaultlib
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:47:21 2025...
Generated test case 22 (medium condition)
  Requested cond(A)=80.0, cond(B)=80.0
  Actual cond(A)=80.00, cond(B)=80.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:47:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/uri/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/uri/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:47:33 2025...
Generated test case 22 (medium condition)
  Requested cond(A)=80.0, cond(B)=80.0
  Actual cond(A)=80.00, cond(B)=80.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:47:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.934 ; gain = 212.984
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:47:45 2025...
Generated test case 23 (medium condition)
  Requested cond(A)=90.0, cond(B)=90.0
  Actual cond(A)=52.01, cond(B)=101.59
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:47:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:47:58 2025...
Generated test case 23 (medium condition)
  Requested cond(A)=90.0, cond(B)=90.0
  Actual cond(A)=90.00, cond(B)=90.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:47:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:48:10 2025...
Generated test case 23 (medium condition)
  Requested cond(A)=90.0, cond(B)=90.0
  Actual cond(A)=90.00, cond(B)=90.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:48:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 493.789 ; gain = 209.410
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:48:22 2025...
Generated test case 24 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=209.28, cond(B)=165.14
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:48:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 490.590 ; gain = 210.352
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:48:35 2025...
Generated test case 24 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=100.00, cond(B)=100.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:48:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.203 ; gain = 212.297
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:48:49 2025...
Generated test case 24 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=100.00, cond(B)=100.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:48:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 494.984 ; gain = 214.094
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:49:02 2025...
Generated test case 25 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=165.14, cond(B)=95.78
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:49:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 493.031 ; gain = 211.867
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file C:/Users/ashwi/AppData/Roaming/Xilinx/Vivado/2025.1/XilinxTclStore/tclapp/aldec/activehdl/common/pkgIndex.tcl: couldn't read file "C:/Users/ashwi/AppData/Roaming/Xilinx/Vivado/2025.1/XilinxTclStore/tclapp/aldec/activehdl/common/pkgIndex.tcl": no such file or directory
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:49:16 2025...
Generated test case 25 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=100.00, cond(B)=100.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:49:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 493.980 ; gain = 213.379
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:49:30 2025...
Generated test case 25 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=100.00, cond(B)=100.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:49:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:49:41 2025...
Generated test case 26 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=95.78, cond(B)=98.01
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:49:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:49:54 2025...
Generated test case 26 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=100.00, cond(B)=100.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:49:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:50:06 2025...
Generated test case 26 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=100.00, cond(B)=100.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:50:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:50:19 2025...
Generated test case 27 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=98.01, cond(B)=53.72
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:50:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:50:31 2025...
Generated test case 27 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=100.00, cond(B)=100.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:50:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:50:43 2025...
Generated test case 27 (medium condition)
  Requested cond(A)=100.0, cond(B)=100.0
  Actual cond(A)=100.00, cond(B)=100.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:50:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 492.125 ; gain = 212.402
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:50:57 2025...
Generated test case 28 (high condition)
  Requested cond(A)=150.0, cond(B)=150.0
  Actual cond(A)=279262609788731520.00, cond(B)=267.99
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:50:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 493.035 ; gain = 214.473
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:51:10 2025...
Generated test case 28 (high condition)
  Requested cond(A)=150.0, cond(B)=150.0
  Actual cond(A)=150.00, cond(B)=150.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:51:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:51:22 2025...
Generated test case 28 (high condition)
  Requested cond(A)=150.0, cond(B)=150.0
  Actual cond(A)=150.00, cond(B)=150.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:51:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file C:/Users/ashwi/AppData/Roaming/Xilinx/Vivado/2025.1/XilinxTclStore/tclapp/xilinx/projutils/pkgIndex.tcl: couldn't read file "C:/Users/ashwi/AppData/Roaming/Xilinx/Vivado/2025.1/XilinxTclStore/tclapp/xilinx/projutils/pkgIndex.tcl": no such file or directory
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/tool/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:51:34 2025...
Generated test case 29 (high condition)
  Requested cond(A)=200.0, cond(B)=200.0
  Actual cond(A)=75.59, cond(B)=162365079167473856.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:51:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:51:46 2025...
Generated test case 29 (high condition)
  Requested cond(A)=200.0, cond(B)=200.0
  Actual cond(A)=200.00, cond(B)=200.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:51:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
uvm=D:/ashwin_shit/2025.1/Vivado/data/xsim/system_verilog/uvm
xil_defaultlib=xsim.dir/xil_defaultlib
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:51:57 2025...
Generated test case 29 (high condition)
  Requested cond(A)=200.0, cond(B)=200.0
  Actual cond(A)=200.00, cond(B)=200.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:51:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:52:09 2025...
Generated test case 30 (high condition)
  Requested cond(A)=250.0, cond(B)=250.0
  Actual cond(A)=349.01, cond(B)=96.98
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:52:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:52:21 2025...
Generated test case 30 (high condition)
  Requested cond(A)=250.0, cond(B)=250.0
  Actual cond(A)=250.00, cond(B)=250.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:52:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:52:32 2025...
Generated test case 30 (high condition)
  Requested cond(A)=250.0, cond(B)=250.0
  Actual cond(A)=250.00, cond(B)=250.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:52:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:52:44 2025...
Generated test case 31 (high condition)
  Requested cond(A)=300.0, cond(B)=300.0
  Actual cond(A)=84.32, cond(B)=702.72
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:52:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:52:56 2025...
Generated test case 31 (high condition)
  Requested cond(A)=300.0, cond(B)=300.0
  Actual cond(A)=300.00, cond(B)=300.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:52:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:53:08 2025...
Generated test case 31 (high condition)
  Requested cond(A)=300.0, cond(B)=300.0
  Actual cond(A)=300.00, cond(B)=300.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:53:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.652 ; gain = 210.746
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:53:21 2025...
Generated test case 32 (high condition)
  Requested cond(A)=400.0, cond(B)=400.0
  Actual cond(A)=268.13, cond(B)=543842652791088320.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:53:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl: couldn't read file "D:/ashwin_shit/2025.1/Vivado/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl": invalid argument
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:53:33 2025...
Generated test case 32 (high condition)
  Requested cond(A)=400.0, cond(B)=400.0
  Actual cond(A)=400.00, cond(B)=400.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:53:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:53:45 2025...
Generated test case 32 (high condition)
  Requested cond(A)=400.0, cond(B)=400.0
  Actual cond(A)=400.00, cond(B)=400.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:53:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:53:57 2025...
Generated test case 33 (high condition)
  Requested cond(A)=500.0, cond(B)=500.0
  Actual cond(A)=543842652791088320.00, cond(B)=54.38
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:53:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:54:09 2025...
Generated test case 33 (high condition)
  Requested cond(A)=500.0, cond(B)=500.0
  Actual cond(A)=500.00, cond(B)=500.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:54:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:54:21 2025...
Generated test case 33 (high condition)
  Requested cond(A)=500.0, cond(B)=500.0
  Actual cond(A)=500.00, cond(B)=500.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:54:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 491.895 ; gain = 212.160
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:54:37 2025...
Generated test case 34 (high condition)
  Requested cond(A)=600.0, cond(B)=600.0
  Actual cond(A)=80754117021481648.00, cond(B)=inf
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:54:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 491.801 ; gain = 211.645
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:54:52 2025...
Generated test case 34 (high condition)
  Requested cond(A)=600.0, cond(B)=600.0
  Actual cond(A)=600.00, cond(B)=600.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:54:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.766 ; gain = 212.098
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:55:07 2025...
Generated test case 34 (high condition)
  Requested cond(A)=600.0, cond(B)=600.0
  Actual cond(A)=600.00, cond(B)=600.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:55:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:55:22 2025...
Generated test case 35 (high condition)
  Requested cond(A)=700.0, cond(B)=700.0
  Actual cond(A)=inf, cond(B)=394.13
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:55:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 490.234 ; gain = 211.043
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:55:40 2025...
Generated test case 35 (high condition)
  Requested cond(A)=700.0, cond(B)=700.0
  Actual cond(A)=700.00, cond(B)=700.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:55:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 492.801 ; gain = 213.262
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
@echo off
REM ****************************************************************************
REM Vivado (TM) v2025.1 (64-bit)
REM
REM Filename    : compile.bat
REM Simulator   : AMD Vivado Simulator
REM Description : Script for compiling the simulation design source files
REM
REM Generated by Vivado on Sat Nov 08 16:55:55 -0600 2025
REM SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
REM
REM Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
REM Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
REM
REM usage: compile.bat
REM
REM ****************************************************************************
REM compile Verilog/System Verilog design sources
echo "xvlog --incr --relax -L uvm -prj tb_top_gemm_vlog.prj"
call xvlog  --incr --relax -L uvm -prj tb_top_gemm_vlog.prj -log xvlog.log
call type xvlog.log > compile.log
if "%errorlevel%"=="1" goto END
if "%errorlevel%"=="0" goto SUCCESS
:END
exit 1
:SUCCESS
exit 0
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:55:55 2025...
Generated test case 35 (high condition)
  Requested cond(A)=700.0, cond(B)=700.0
  Actual cond(A)=700.00, cond(B)=700.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:55:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:56:11 2025...
Generated test case 36 (high condition)
  Requested cond(A)=800.0, cond(B)=800.0
  Actual cond(A)=394.13, cond(B)=84.98
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:56:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:56:23 2025...
Generated test case 36 (high condition)
  Requested cond(A)=800.0, cond(B)=800.0
  Actual cond(A)=800.00, cond(B)=800.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:56:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.988 ; gain = 210.887
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:56:38 2025...
Generated test case 36 (high condition)
  Requested cond(A)=800.0, cond(B)=800.0
  Actual cond(A)=800.00, cond(B)=800.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:56:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.852 ; gain = 212.188
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:56:55 2025...
Generated test case 37 (high condition)
  Requested cond(A)=900.0, cond(B)=900.0
  Actual cond(A)=84.98, cond(B)=7102169214824133632.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:56:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 491.535 ; gain = 208.383
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:57:11 2025...
Generated test case 37 (high condition)
  Requested cond(A)=900.0, cond(B)=900.0
  Actual cond(A)=900.00, cond(B)=900.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:57:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 493.453 ; gain = 211.125
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:57:25 2025...
Generated test case 37 (high condition)
  Requested cond(A)=900.0, cond(B)=900.0
  Actual cond(A)=900.00, cond(B)=900.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:57:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 492.465 ; gain = 212.012
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:57:39 2025...
Generated test case 38 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=7102169214824133632.00, cond(B)=90.78
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:57:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.285 ; gain = 211.371
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
uvm=D:/ashwin_shit/2025.1/Vivado/data/xsim/system_verilog/uvm
xil_defaultlib=xsim.dir/xil_defaultlib
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:57:53 2025...
Generated test case 38 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=1000.00, cond(B)=1000.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:57:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 492.316 ; gain = 212.520
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:58:07 2025...
Generated test case 38 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=1000.00, cond(B)=1000.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:58:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.594 ; gain = 212.758
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:58:21 2025...
Generated test case 39 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=90.78, cond(B)=46.12
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:58:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.496 ; gain = 213.043
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:58:36 2025...
Generated test case 39 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=1000.00, cond(B)=1000.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:58:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 491.352 ; gain = 210.809
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:58:50 2025...
Generated test case 39 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=1000.00, cond(B)=1000.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:58:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 492.992 ; gain = 213.535
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
error reading package index file C:/Users/ashwi/AppData/Roaming/Xilinx/Vivado/2025.1/XilinxTclStore/tclapp/aldec/riviera/common/pkgIndex.tcl: couldn't read file "C:/Users/ashwi/AppData/Roaming/Xilinx/Vivado/2025.1/XilinxTclStore/tclapp/aldec/riviera/common/pkgIndex.tcl": no such file or directory
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:59:05 2025...
Generated test case 40 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=46.12, cond(B)=164.13
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:59:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 493.762 ; gain = 214.180
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:59:19 2025...
Generated test case 40 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=1000.00, cond(B)=1000.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:59:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.648 ; gain = 213.258
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:59:32 2025...
Generated test case 40 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=1000.00, cond(B)=1000.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:59:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 490.793 ; gain = 211.742
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 16:59:47 2025...
Generated test case 41 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=164.13, cond(B)=161.33
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 16:59:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.176 ; gain = 210.469
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 17:00:00 2025...
Generated test case 41 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=1000.00, cond(B)=1000.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 17:00:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 492.375 ; gain = 212.133
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 17:00:14 2025...
Generated test case 41 (high condition)
  Requested cond(A)=1000.0, cond(B)=1000.0
  Actual cond(A)=1000.00, cond(B)=1000.00
  Wrote ..\mem/A.mem, B.mem, C_ref.csv, test_metadata.json

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 17:00:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/run_sim.tcl
# if {![info exists ::env(PREC_SEL)]} { set ::env(PREC_SEL) 0 }
# if {![info exists ::env(M)]} { set ::env(M) 4 }
# if {![info exists ::env(K)]} { set ::env(K) 4 }
# if {![info exists ::env(N)]} { set ::env(N) 4 }
# if {[file exists ./mp_sim]} {
#     file delete -force ./mp_sim
# }
# create_project mp_sim ./mp_sim -part xc7a200tsbg484-1
# set_property target_language Verilog [current_project]
# add_files -fileset sources_1 src/mp_types.sv src/dp_bram.sv src/int8_mac.sv src/fp16_mul.sv src/fp16_add.sv src/fp32_mul.sv src/fp32_add.sv src/pe_cell.sv src/systolic_array.sv src/gemm_controller.sv src/top_gemm.sv
# add_files -fileset sim_1 tb/tb_top_gemm.sv
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set defs [format "PREC_SEL=%s M=%s K=%s N=%s" $::env(PREC_SEL) $::env(M) $::env(K) $::env(N)]
# set_property verilog_define $defs [get_filesets sources_1]
# set_property verilog_define $defs [get_filesets sim_1]
# set_property top tb_top_gemm [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_gemm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ashwin_shit/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_gemm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The system cannot find the file specified.

INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Ashwin_Stuff/mp-matmul/mp-matmul/mp_sim/mp_sim.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "scripts/run_sim.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 17:00:27 2025...

================================================================================
Running test 1/126: Case 0, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 0

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 2/126: Case 0, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 0

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 3/126: Case 0, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 0

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 4/126: Case 1, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 1

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 5/126: Case 1, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 1

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 6/126: Case 1, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 1

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 7/126: Case 2, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 2

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 8/126: Case 2, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 2

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 9/126: Case 2, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 2

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 10/126: Case 3, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 3

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 11/126: Case 3, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 3

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 12/126: Case 3, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 3

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 13/126: Case 4, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 4

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 14/126: Case 4, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 4

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 15/126: Case 4, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 4

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 16/126: Case 5, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 5

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 17/126: Case 5, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 5

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 18/126: Case 5, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 5

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 19/126: Case 6, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 6

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 20/126: Case 6, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 6

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 21/126: Case 6, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 6

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 22/126: Case 7, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 7

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 23/126: Case 7, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 7

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 24/126: Case 7, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 7

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 25/126: Case 8, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 8

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 26/126: Case 8, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 8

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 27/126: Case 8, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 8

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 28/126: Case 9, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 9

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 29/126: Case 9, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 9

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 30/126: Case 9, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 9

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 31/126: Case 10, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 10

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 32/126: Case 10, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 10

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 33/126: Case 10, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 10

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 34/126: Case 11, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 11

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 35/126: Case 11, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 11

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 36/126: Case 11, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 11

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 37/126: Case 12, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 12

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 38/126: Case 12, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 12

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 39/126: Case 12, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 12

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 40/126: Case 13, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 13

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 41/126: Case 13, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 13

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 42/126: Case 13, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 13

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 43/126: Case 14, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 14

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 44/126: Case 14, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 14

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 45/126: Case 14, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 14

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 46/126: Case 15, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 15

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 47/126: Case 15, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 15

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 48/126: Case 15, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 15

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 49/126: Case 16, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 16

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 50/126: Case 16, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 16

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 51/126: Case 16, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 16

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 52/126: Case 17, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 17

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 53/126: Case 17, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 17

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 54/126: Case 17, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 17

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 55/126: Case 18, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 18

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 56/126: Case 18, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 18

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 57/126: Case 18, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 18

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 58/126: Case 19, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 19

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 59/126: Case 19, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 19

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 60/126: Case 19, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 19

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 61/126: Case 20, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 20

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 62/126: Case 20, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 20

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 63/126: Case 20, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 20

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 64/126: Case 21, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 21

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 65/126: Case 21, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 21

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 66/126: Case 21, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 21

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 67/126: Case 22, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 22

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 68/126: Case 22, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 22

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 69/126: Case 22, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 22

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 70/126: Case 23, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 23

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 71/126: Case 23, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 23

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 72/126: Case 23, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 23

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 73/126: Case 24, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 24

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 74/126: Case 24, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 24

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 75/126: Case 24, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 24

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 76/126: Case 25, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 25

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 77/126: Case 25, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 25

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 78/126: Case 25, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 25

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 79/126: Case 26, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 26

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 80/126: Case 26, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 26

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 81/126: Case 26, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 26

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 82/126: Case 27, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 27

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 83/126: Case 27, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 27

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 84/126: Case 27, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 27

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 85/126: Case 28, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 28

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 86/126: Case 28, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 28

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 87/126: Case 28, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 28

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 88/126: Case 29, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 29

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 89/126: Case 29, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 29

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 90/126: Case 29, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 29

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 91/126: Case 30, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 30

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 92/126: Case 30, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 30

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 93/126: Case 30, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 30

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 94/126: Case 31, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 31

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 95/126: Case 31, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 31

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 96/126: Case 31, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 31

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 97/126: Case 32, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 32

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 98/126: Case 32, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 32

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 99/126: Case 32, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 32

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 100/126: Case 33, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 33

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 101/126: Case 33, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 33

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 102/126: Case 33, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 33

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 103/126: Case 34, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 34

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 104/126: Case 34, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 34

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 105/126: Case 34, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 34

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 106/126: Case 35, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 35

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 107/126: Case 35, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 35

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 108/126: Case 35, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 35

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 109/126: Case 36, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 36

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 110/126: Case 36, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 36

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 111/126: Case 36, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 36

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 112/126: Case 37, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 37

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 113/126: Case 37, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 37

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 114/126: Case 37, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 37

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 115/126: Case 38, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 38

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 116/126: Case 38, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 38

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 117/126: Case 38, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 38

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 118/126: Case 39, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 39

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 119/126: Case 39, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 39

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 120/126: Case 39, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 39

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 121/126: Case 40, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 40

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 122/126: Case 40, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 40

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 123/126: Case 40, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 40

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 124/126: Case 41, Precision int8
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec int8 --case-id 41

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 125/126: Case 41, Precision fp16
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp16 --case-id 41

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
Running test 126/126: Case 41, Precision fp32
================================================================================

[1/4] Generating matrices...
$ python gen_cond_mems.py --M 8 --K 8 --N 8 --prec fp32 --case-id 41

[2/4] Running Vivado simulation...
$ D:\Ashwin_Stuff\mp-matmul\mp-matmul\scripts\run_vivado.bat -mode batch -source scripts/run_sim.tcl
WARNING: Command failed with return code 1

[ERROR] Simulation failed

================================================================================
All tests complete! Results saved to D:\Ashwin_Stuff\mp-matmul\mp-matmul\results\comprehensive_results.csv
================================================================================

================================================================================
Tests complete!
Results saved to: results\comprehensive_results.csv

Generate Excel report with:
  python host\create_excel_report.py
================================================================================

Press any key to continue . . . 
