Loading plugins phase: Elapsed time ==> 0s.264ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\81-00024-01.cyprj -d CY8C4245PVS-482 -s C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq. The actual sample rate (8522 SPS) differs from the desired sample rate (8928 SPS) due to the clock configuration in the DWR.
 * C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.829ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.114ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  81-00024-01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\81-00024-01.cyprj -dcpsoc3 81-00024-01.v -verilog
======================================================================

======================================================================
Compiling:  81-00024-01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\81-00024-01.cyprj -dcpsoc3 81-00024-01.v -verilog
======================================================================

======================================================================
Compiling:  81-00024-01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\81-00024-01.cyprj -dcpsoc3 -verilog 81-00024-01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jul 15 21:27:07 2019


======================================================================
Compiling:  81-00024-01.v
Program  :   vpp
Options  :    -yv2 -q10 81-00024-01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jul 15 21:27:07 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\kylep\My Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '81-00024-01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Users\kylep\My Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Users\kylep\My Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  81-00024-01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\81-00024-01.cyprj -dcpsoc3 -verilog 81-00024-01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jul 15 21:27:07 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\codegentemp\81-00024-01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\codegentemp\81-00024-01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Users\kylep\My Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  81-00024-01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\81-00024-01.cyprj -dcpsoc3 -verilog 81-00024-01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jul 15 21:27:08 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\codegentemp\81-00024-01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\codegentemp\81-00024-01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Users\kylep\My Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_3463
	Net_3464
	Net_3465
	Net_3466
	Net_3467
	Net_3468
	Net_3469
	\motorControlPWM:PWMUDB:km_run\
	\motorControlPWM:PWMUDB:ctrl_cmpmode2_2\
	\motorControlPWM:PWMUDB:ctrl_cmpmode2_1\
	\motorControlPWM:PWMUDB:ctrl_cmpmode2_0\
	\motorControlPWM:PWMUDB:capt_rising\
	\motorControlPWM:PWMUDB:capt_falling\
	\motorControlPWM:PWMUDB:trig_rise\
	\motorControlPWM:PWMUDB:trig_fall\
	\motorControlPWM:PWMUDB:sc_kill\
	\motorControlPWM:PWMUDB:min_kill\
	\motorControlPWM:PWMUDB:db_tc\
	\motorControlPWM:PWMUDB:dith_sel\
	\motorControlPWM:PWMUDB:compare2\
	Net_2853
	Net_2854
	Net_2855
	\motorControlPWM:PWMUDB:cmp2\
	\motorControlPWM:PWMUDB:MODULE_1:b_31\
	\motorControlPWM:PWMUDB:MODULE_1:b_30\
	\motorControlPWM:PWMUDB:MODULE_1:b_29\
	\motorControlPWM:PWMUDB:MODULE_1:b_28\
	\motorControlPWM:PWMUDB:MODULE_1:b_27\
	\motorControlPWM:PWMUDB:MODULE_1:b_26\
	\motorControlPWM:PWMUDB:MODULE_1:b_25\
	\motorControlPWM:PWMUDB:MODULE_1:b_24\
	\motorControlPWM:PWMUDB:MODULE_1:b_23\
	\motorControlPWM:PWMUDB:MODULE_1:b_22\
	\motorControlPWM:PWMUDB:MODULE_1:b_21\
	\motorControlPWM:PWMUDB:MODULE_1:b_20\
	\motorControlPWM:PWMUDB:MODULE_1:b_19\
	\motorControlPWM:PWMUDB:MODULE_1:b_18\
	\motorControlPWM:PWMUDB:MODULE_1:b_17\
	\motorControlPWM:PWMUDB:MODULE_1:b_16\
	\motorControlPWM:PWMUDB:MODULE_1:b_15\
	\motorControlPWM:PWMUDB:MODULE_1:b_14\
	\motorControlPWM:PWMUDB:MODULE_1:b_13\
	\motorControlPWM:PWMUDB:MODULE_1:b_12\
	\motorControlPWM:PWMUDB:MODULE_1:b_11\
	\motorControlPWM:PWMUDB:MODULE_1:b_10\
	\motorControlPWM:PWMUDB:MODULE_1:b_9\
	\motorControlPWM:PWMUDB:MODULE_1:b_8\
	\motorControlPWM:PWMUDB:MODULE_1:b_7\
	\motorControlPWM:PWMUDB:MODULE_1:b_6\
	\motorControlPWM:PWMUDB:MODULE_1:b_5\
	\motorControlPWM:PWMUDB:MODULE_1:b_4\
	\motorControlPWM:PWMUDB:MODULE_1:b_3\
	\motorControlPWM:PWMUDB:MODULE_1:b_2\
	\motorControlPWM:PWMUDB:MODULE_1:b_1\
	\motorControlPWM:PWMUDB:MODULE_1:b_0\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\motorControlPWM:Net_139\
	\motorControlPWM:Net_138\
	\motorControlPWM:Net_183\
	\motorControlPWM:Net_181\
	\UART_LED:Net_1257\
	\UART_LED:uncfg_rx_irq\
	\UART_LED:Net_1099\
	\UART_LED:Net_1258\
	Net_3307
	Net_3315
	Net_3316
	Net_3317
	Net_3318
	Net_3319
	Net_3320
	Net_3321
	Net_3323
	Net_3326
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	Net_4280
	Net_4281
	Net_4282
	\PWM:PWMUDB:MODULE_2:b_31\
	\PWM:PWMUDB:MODULE_2:b_30\
	\PWM:PWMUDB:MODULE_2:b_29\
	\PWM:PWMUDB:MODULE_2:b_28\
	\PWM:PWMUDB:MODULE_2:b_27\
	\PWM:PWMUDB:MODULE_2:b_26\
	\PWM:PWMUDB:MODULE_2:b_25\
	\PWM:PWMUDB:MODULE_2:b_24\
	\PWM:PWMUDB:MODULE_2:b_23\
	\PWM:PWMUDB:MODULE_2:b_22\
	\PWM:PWMUDB:MODULE_2:b_21\
	\PWM:PWMUDB:MODULE_2:b_20\
	\PWM:PWMUDB:MODULE_2:b_19\
	\PWM:PWMUDB:MODULE_2:b_18\
	\PWM:PWMUDB:MODULE_2:b_17\
	\PWM:PWMUDB:MODULE_2:b_16\
	\PWM:PWMUDB:MODULE_2:b_15\
	\PWM:PWMUDB:MODULE_2:b_14\
	\PWM:PWMUDB:MODULE_2:b_13\
	\PWM:PWMUDB:MODULE_2:b_12\
	\PWM:PWMUDB:MODULE_2:b_11\
	\PWM:PWMUDB:MODULE_2:b_10\
	\PWM:PWMUDB:MODULE_2:b_9\
	\PWM:PWMUDB:MODULE_2:b_8\
	\PWM:PWMUDB:MODULE_2:b_7\
	\PWM:PWMUDB:MODULE_2:b_6\
	\PWM:PWMUDB:MODULE_2:b_5\
	\PWM:PWMUDB:MODULE_2:b_4\
	\PWM:PWMUDB:MODULE_2:b_3\
	\PWM:PWMUDB:MODULE_2:b_2\
	\PWM:PWMUDB:MODULE_2:b_1\
	\PWM:PWMUDB:MODULE_2:b_0\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM:Net_139\
	\PWM:Net_138\
	\PWM:Net_183\
	\PWM:Net_181\
	\ADC_SAR_Seq:Net_3125\
	\ADC_SAR_Seq:Net_3126\
	\overCurrentTimer:TimerUDB:ctrl_ten\
	\overCurrentTimer:TimerUDB:ctrl_cmode_0\
	\overCurrentTimer:TimerUDB:ctrl_tmode_1\
	\overCurrentTimer:TimerUDB:ctrl_tmode_0\
	\overCurrentTimer:TimerUDB:ctrl_ic_1\
	\overCurrentTimer:TimerUDB:ctrl_ic_0\
	Net_6713
	Net_3298

    Synthesized names
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 293 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__HBridge_CS_net_0
Aliasing tmpOE__SwitchNodeTempInput_net_0 to tmpOE__HBridge_CS_net_0
Aliasing \PWM_Enable:clk\ to zero
Aliasing \PWM_Enable:rst\ to zero
Aliasing Net_3472 to zero
Aliasing tmpOE__HBridge_INB_net_0 to tmpOE__HBridge_CS_net_0
Aliasing tmpOE__HBridge_PWM_net_0 to tmpOE__HBridge_CS_net_0
Aliasing tmpOE__HBridge_INA_net_0 to tmpOE__HBridge_CS_net_0
Aliasing \motorControlPWM:Net_180\ to zero
Aliasing \motorControlPWM:PWMUDB:hwCapture\ to zero
Aliasing \motorControlPWM:Net_178\ to zero
Aliasing \motorControlPWM:PWMUDB:trig_out\ to tmpOE__HBridge_CS_net_0
Aliasing \motorControlPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \motorControlPWM:Net_179\ to tmpOE__HBridge_CS_net_0
Aliasing \motorControlPWM:PWMUDB:ltch_kill_reg\\R\ to \motorControlPWM:PWMUDB:runmode_enable\\R\
Aliasing \motorControlPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \motorControlPWM:PWMUDB:km_tc\ to zero
Aliasing \motorControlPWM:PWMUDB:min_kill_reg\\R\ to \motorControlPWM:PWMUDB:runmode_enable\\R\
Aliasing \motorControlPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \motorControlPWM:PWMUDB:final_kill\ to tmpOE__HBridge_CS_net_0
Aliasing \motorControlPWM:PWMUDB:dith_count_1\\R\ to \motorControlPWM:PWMUDB:runmode_enable\\R\
Aliasing \motorControlPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \motorControlPWM:PWMUDB:dith_count_0\\R\ to \motorControlPWM:PWMUDB:runmode_enable\\R\
Aliasing \motorControlPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \motorControlPWM:PWMUDB:cs_addr_0\ to \motorControlPWM:PWMUDB:runmode_enable\\R\
Aliasing \motorControlPWM:PWMUDB:pwm1_i\ to zero
Aliasing \motorControlPWM:PWMUDB:pwm2_i\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__HBridge_CS_net_0
Aliasing Net_2840 to zero
Aliasing \UART_LED:select_s_wire\ to zero
Aliasing \UART_LED:sclk_s_wire\ to zero
Aliasing \UART_LED:mosi_s_wire\ to zero
Aliasing \UART_LED:miso_m_wire\ to zero
Aliasing \UART_LED:tmpOE__rx_net_0\ to tmpOE__HBridge_CS_net_0
Aliasing \UART_LED:cts_wire\ to zero
Aliasing \TimeoutTimer:Net_75\ to zero
Aliasing \TimeoutTimer:Net_69\ to tmpOE__HBridge_CS_net_0
Aliasing \TimeoutTimer:Net_66\ to zero
Aliasing \TimeoutTimer:Net_82\ to zero
Aliasing \TimeoutTimer:Net_72\ to zero
Aliasing \LED_Timer:Net_75\ to zero
Aliasing \LED_Timer:Net_69\ to tmpOE__HBridge_CS_net_0
Aliasing \LED_Timer:Net_66\ to zero
Aliasing \LED_Timer:Net_82\ to zero
Aliasing \LED_Timer:Net_72\ to zero
Aliasing \PWM:Net_180\ to zero
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:Net_178\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__HBridge_CS_net_0
Aliasing \PWM:Net_186\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:Net_179\ to tmpOE__HBridge_CS_net_0
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:km_tc\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__HBridge_CS_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__HBridge_CS_net_0
Aliasing tmpOE__PWM_Output_net_0 to tmpOE__HBridge_CS_net_0
Aliasing tmpOE__LED_TempInput_net_0 to tmpOE__HBridge_CS_net_0
Aliasing \ADC_SAR_Seq:Net_3107\ to zero
Aliasing \ADC_SAR_Seq:Net_3106\ to zero
Aliasing \ADC_SAR_Seq:Net_3105\ to zero
Aliasing \ADC_SAR_Seq:Net_3104\ to zero
Aliasing \ADC_SAR_Seq:Net_3103\ to zero
Aliasing \ADC_SAR_Seq:Net_3207_1\ to zero
Aliasing \ADC_SAR_Seq:Net_3207_0\ to zero
Aliasing \ADC_SAR_Seq:Net_3235\ to zero
Aliasing tmpOE__LED_Output_net_0 to tmpOE__HBridge_CS_net_0
Aliasing tmpOE__PotFeedBack_net_0 to tmpOE__HBridge_CS_net_0
Aliasing \SamplingTimer:Net_75\ to zero
Aliasing \SamplingTimer:Net_69\ to tmpOE__HBridge_CS_net_0
Aliasing \SamplingTimer:Net_66\ to zero
Aliasing \SamplingTimer:Net_82\ to zero
Aliasing \SamplingTimer:Net_72\ to zero
Aliasing \AckTimer:Net_75\ to zero
Aliasing \AckTimer:Net_69\ to tmpOE__HBridge_CS_net_0
Aliasing \AckTimer:Net_66\ to zero
Aliasing \AckTimer:Net_82\ to zero
Aliasing \AckTimer:Net_72\ to zero
Aliasing tmpOE__DIM_PLUS_net_0 to tmpOE__HBridge_CS_net_0
Aliasing tmpOE__limitSwitch_net_0 to tmpOE__HBridge_CS_net_0
Aliasing \overCurrentTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \overCurrentTimer:TimerUDB:trigger_enable\ to tmpOE__HBridge_CS_net_0
Aliasing \overCurrentTimer:TimerUDB:status_6\ to zero
Aliasing \overCurrentTimer:TimerUDB:status_5\ to zero
Aliasing \overCurrentTimer:TimerUDB:status_4\ to zero
Aliasing \overCurrentTimer:TimerUDB:status_0\ to \overCurrentTimer:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing tmpOE__ZOOM_MINUS_net_0 to tmpOE__HBridge_CS_net_0
Aliasing \inputs:status_4\ to zero
Aliasing \inputs:status_5\ to zero
Aliasing \inputs:status_6\ to zero
Aliasing \inputs:status_7\ to zero
Aliasing tmpOE__ZOOM_PLUS_net_0 to tmpOE__HBridge_CS_net_0
Aliasing tmpOE__DIM_MINUS_net_0 to tmpOE__HBridge_CS_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \overCurrentTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \overCurrentTimer:TimerUDB:hwEnable_reg\\D\ to \overCurrentTimer:TimerUDB:run_mode\
Aliasing \overCurrentTimer:TimerUDB:capture_out_reg_i\\D\ to \overCurrentTimer:TimerUDB:capt_fifo_load_int\
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_3338_0
Aliasing Net_3621_0D to zero
Aliasing Net_3620_0D to zero
Aliasing \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\ to Net_3338_1
Aliasing Net_3621_1D to zero
Aliasing Net_3620_1D to zero
Aliasing \Debouncer_1:DEBOUNCER[2]:d_sync_1\\D\ to Net_3338_2
Aliasing Net_3621_2D to zero
Aliasing Net_3620_2D to zero
Aliasing \Debouncer_1:DEBOUNCER[3]:d_sync_1\\D\ to Net_3338_3
Aliasing Net_3621_3D to zero
Aliasing Net_3620_3D to zero
Removing Lhs of wire one[7] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire tmpOE__SwitchNodeTempInput_net_0[10] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \PWM_Enable:clk\[16] = zero[2]
Removing Lhs of wire \PWM_Enable:rst\[17] = zero[2]
Removing Rhs of wire Net_127[18] = \PWM_Enable:control_out_0\[19]
Removing Rhs of wire Net_127[18] = \PWM_Enable:control_0\[42]
Removing Lhs of wire Net_3472[43] = zero[2]
Removing Lhs of wire tmpOE__HBridge_INB_net_0[45] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire tmpOE__HBridge_PWM_net_0[51] = tmpOE__HBridge_CS_net_0[1]
Removing Rhs of wire Net_2173[52] = \motorControlPWM:PWMUDB:pwm_i_reg\[160]
Removing Lhs of wire tmpOE__HBridge_INA_net_0[58] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \motorControlPWM:Net_68\[66] = Net_481[372]
Removing Lhs of wire \motorControlPWM:PWMUDB:ctrl_enable\[77] = \motorControlPWM:PWMUDB:control_7\[69]
Removing Lhs of wire \motorControlPWM:PWMUDB:ctrl_cmpmode1_2\[81] = \motorControlPWM:PWMUDB:control_2\[74]
Removing Lhs of wire \motorControlPWM:PWMUDB:ctrl_cmpmode1_1\[82] = \motorControlPWM:PWMUDB:control_1\[75]
Removing Lhs of wire \motorControlPWM:PWMUDB:ctrl_cmpmode1_0\[83] = \motorControlPWM:PWMUDB:control_0\[76]
Removing Lhs of wire \motorControlPWM:Net_180\[85] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:hwCapture\[88] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:hwEnable\[89] = \motorControlPWM:PWMUDB:control_7\[69]
Removing Lhs of wire \motorControlPWM:Net_178\[91] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:trig_out\[94] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \motorControlPWM:PWMUDB:runmode_enable\\R\[96] = \motorControlPWM:Net_186\[97]
Removing Lhs of wire \motorControlPWM:Net_186\[97] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:runmode_enable\\S\[98] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:final_enable\[99] = \motorControlPWM:PWMUDB:runmode_enable\[95]
Removing Lhs of wire \motorControlPWM:Net_179\[102] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \motorControlPWM:PWMUDB:ltch_kill_reg\\R\[104] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:ltch_kill_reg\\S\[105] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:km_tc\[106] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:min_kill_reg\\R\[107] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:min_kill_reg\\S\[108] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:final_kill\[111] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_1\[114] = \motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_1\[331]
Removing Lhs of wire \motorControlPWM:PWMUDB:add_vi_vv_MODGEN_1_0\[116] = \motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_0\[332]
Removing Lhs of wire \motorControlPWM:PWMUDB:dith_count_1\\R\[117] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:dith_count_1\\S\[118] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:dith_count_0\\R\[119] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:dith_count_0\\S\[120] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:cs_addr_2\[122] = \motorControlPWM:PWMUDB:tc_i\[101]
Removing Lhs of wire \motorControlPWM:PWMUDB:cs_addr_1\[123] = \motorControlPWM:PWMUDB:runmode_enable\[95]
Removing Lhs of wire \motorControlPWM:PWMUDB:cs_addr_0\[124] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:pwm1_i\[163] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:pwm2_i\[165] = zero[2]
Removing Rhs of wire \motorControlPWM:PWMUDB:pwm_temp\[170] = \motorControlPWM:PWMUDB:cmp1\[171]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_23\[213] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_22\[214] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_21\[215] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_20\[216] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_19\[217] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_18\[218] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_17\[219] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_16\[220] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_15\[221] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_14\[222] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_13\[223] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_12\[224] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_11\[225] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_10\[226] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_9\[227] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_8\[228] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_7\[229] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_6\[230] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_5\[231] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_4\[232] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_3\[233] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_2\[234] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_1\[235] = \motorControlPWM:PWMUDB:MODIN1_1\[236]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODIN1_1\[236] = \motorControlPWM:PWMUDB:dith_count_1\[113]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:a_0\[237] = \motorControlPWM:PWMUDB:MODIN1_0\[238]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODIN1_0\[238] = \motorControlPWM:PWMUDB:dith_count_0\[115]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[370] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[371] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire Net_2840[378] = zero[2]
Removing Lhs of wire \UART_LED:select_s_wire\[383] = zero[2]
Removing Rhs of wire \UART_LED:rx_wire\[384] = \UART_LED:Net_1268\[385]
Removing Lhs of wire \UART_LED:Net_1170\[388] = \UART_LED:Net_847\[382]
Removing Lhs of wire \UART_LED:sclk_s_wire\[389] = zero[2]
Removing Lhs of wire \UART_LED:mosi_s_wire\[390] = zero[2]
Removing Lhs of wire \UART_LED:miso_m_wire\[391] = zero[2]
Removing Lhs of wire \UART_LED:tmpOE__rx_net_0\[395] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \UART_LED:cts_wire\[399] = zero[2]
Removing Rhs of wire Net_691[426] = \PWM:PWMUDB:pwm_i_reg\[580]
Removing Rhs of wire Net_3450[427] = \mux_2:tmp__mux_2_reg\[425]
Removing Lhs of wire \TimeoutTimer:Net_81\[429] = Net_2005[441]
Removing Lhs of wire \TimeoutTimer:Net_75\[430] = zero[2]
Removing Lhs of wire \TimeoutTimer:Net_69\[431] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \TimeoutTimer:Net_66\[432] = zero[2]
Removing Lhs of wire \TimeoutTimer:Net_82\[433] = zero[2]
Removing Lhs of wire \TimeoutTimer:Net_72\[434] = zero[2]
Removing Lhs of wire \LED_Timer:Net_81\[447] = Net_749[445]
Removing Lhs of wire \LED_Timer:Net_75\[448] = zero[2]
Removing Lhs of wire \LED_Timer:Net_69\[449] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \LED_Timer:Net_66\[450] = zero[2]
Removing Lhs of wire \LED_Timer:Net_82\[451] = zero[2]
Removing Lhs of wire \LED_Timer:Net_72\[452] = zero[2]
Removing Lhs of wire \PWM:Net_68\[463] = Net_1983[790]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[474] = \PWM:PWMUDB:control_7\[466]
Removing Lhs of wire \PWM:Net_180\[482] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[485] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[486] = \PWM:PWMUDB:control_7\[466]
Removing Lhs of wire \PWM:Net_178\[488] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[491] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[493] = zero[2]
Removing Lhs of wire \PWM:Net_186\[494] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[495] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[496] = \PWM:PWMUDB:runmode_enable\[492]
Removing Lhs of wire \PWM:Net_179\[499] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[501] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[502] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:km_tc\[503] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[504] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[505] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[508] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[511] = \PWM:PWMUDB:MODULE_2:g2:a0:s_1\[749]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[513] = \PWM:PWMUDB:MODULE_2:g2:a0:s_0\[750]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[514] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[515] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[516] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[517] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:status_6\[520] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_5\[521] = \PWM:PWMUDB:final_kill_reg\[535]
Removing Lhs of wire \PWM:PWMUDB:status_4\[522] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_3\[523] = \PWM:PWMUDB:fifo_full\[542]
Removing Rhs of wire \PWM:PWMUDB:status_1\[525] = \PWM:PWMUDB:cmp2_status_reg\[534]
Removing Rhs of wire \PWM:PWMUDB:status_0\[526] = \PWM:PWMUDB:cmp1_status_reg\[533]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[531] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[532] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[536] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[537] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[538] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[539] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[540] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[541] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[543] = \PWM:PWMUDB:tc_i\[498]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[544] = \PWM:PWMUDB:runmode_enable\[492]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[545] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[583] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[585] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[590] = \PWM:PWMUDB:cmp1\[529]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_23\[631] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_22\[632] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_21\[633] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_20\[634] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_19\[635] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_18\[636] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_17\[637] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_16\[638] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_15\[639] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_14\[640] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_13\[641] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_12\[642] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_11\[643] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_10\[644] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_9\[645] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_8\[646] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_7\[647] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_6\[648] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_5\[649] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_4\[650] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_3\[651] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_2\[652] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_1\[653] = \PWM:PWMUDB:MODIN2_1\[654]
Removing Lhs of wire \PWM:PWMUDB:MODIN2_1\[654] = \PWM:PWMUDB:dith_count_1\[510]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_0\[655] = \PWM:PWMUDB:MODIN2_0\[656]
Removing Lhs of wire \PWM:PWMUDB:MODIN2_0\[656] = \PWM:PWMUDB:dith_count_0\[512]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[788] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[789] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire tmpOE__PWM_Output_net_0[797] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire tmpOE__LED_TempInput_net_0[804] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq:Net_3107\[889] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq:Net_3106\[890] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq:Net_3105\[891] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq:Net_3104\[892] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq:Net_3103\[893] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq:Net_17\[943] = \ADC_SAR_Seq:Net_1845\[812]
Removing Lhs of wire \ADC_SAR_Seq:Net_3207_1\[965] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq:Net_3207_0\[966] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq:Net_3235\[967] = zero[2]
Removing Lhs of wire tmpOE__LED_Output_net_0[1033] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire tmpOE__PotFeedBack_net_0[1043] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \SamplingTimer:Net_81\[1049] = Net_448[1041]
Removing Lhs of wire \SamplingTimer:Net_75\[1050] = zero[2]
Removing Lhs of wire \SamplingTimer:Net_69\[1051] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \SamplingTimer:Net_66\[1052] = zero[2]
Removing Lhs of wire \SamplingTimer:Net_82\[1053] = zero[2]
Removing Lhs of wire \SamplingTimer:Net_72\[1054] = zero[2]
Removing Lhs of wire \AckTimer:Net_81\[1065] = Net_3360[1061]
Removing Lhs of wire \AckTimer:Net_75\[1066] = zero[2]
Removing Lhs of wire \AckTimer:Net_69\[1067] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \AckTimer:Net_66\[1068] = zero[2]
Removing Lhs of wire \AckTimer:Net_82\[1069] = zero[2]
Removing Lhs of wire \AckTimer:Net_72\[1070] = zero[2]
Removing Lhs of wire tmpOE__DIM_PLUS_net_0[1077] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire tmpOE__limitSwitch_net_0[1087] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \overCurrentTimer:TimerUDB:ctrl_enable\[1107] = \overCurrentTimer:TimerUDB:control_7\[1099]
Removing Lhs of wire \overCurrentTimer:TimerUDB:ctrl_cmode_1\[1109] = zero[2]
Removing Rhs of wire \overCurrentTimer:TimerUDB:timer_enable\[1118] = \overCurrentTimer:TimerUDB:runmode_enable\[1131]
Removing Rhs of wire \overCurrentTimer:TimerUDB:run_mode\[1119] = \overCurrentTimer:TimerUDB:hwEnable\[1120]
Removing Lhs of wire \overCurrentTimer:TimerUDB:run_mode\[1119] = \overCurrentTimer:TimerUDB:control_7\[1099]
Removing Lhs of wire \overCurrentTimer:TimerUDB:trigger_enable\[1122] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \overCurrentTimer:TimerUDB:tc_i\[1124] = \overCurrentTimer:TimerUDB:status_tc\[1121]
Removing Lhs of wire \overCurrentTimer:TimerUDB:capt_fifo_load_int\[1130] = \overCurrentTimer:TimerUDB:capt_fifo_load\[1117]
Removing Lhs of wire \overCurrentTimer:TimerUDB:status_6\[1133] = zero[2]
Removing Lhs of wire \overCurrentTimer:TimerUDB:status_5\[1134] = zero[2]
Removing Lhs of wire \overCurrentTimer:TimerUDB:status_4\[1135] = zero[2]
Removing Lhs of wire \overCurrentTimer:TimerUDB:status_0\[1136] = \overCurrentTimer:TimerUDB:status_tc\[1121]
Removing Lhs of wire \overCurrentTimer:TimerUDB:status_1\[1137] = \overCurrentTimer:TimerUDB:capt_fifo_load\[1117]
Removing Rhs of wire \overCurrentTimer:TimerUDB:status_2\[1138] = \overCurrentTimer:TimerUDB:fifo_full\[1139]
Removing Rhs of wire \overCurrentTimer:TimerUDB:status_3\[1140] = \overCurrentTimer:TimerUDB:fifo_nempty\[1141]
Removing Lhs of wire Net_12[1143] = zero[2]
Removing Lhs of wire \overCurrentTimer:TimerUDB:cs_addr_2\[1145] = zero[2]
Removing Lhs of wire \overCurrentTimer:TimerUDB:cs_addr_1\[1146] = \overCurrentTimer:TimerUDB:trig_reg\[1132]
Removing Lhs of wire \overCurrentTimer:TimerUDB:cs_addr_0\[1147] = \overCurrentTimer:TimerUDB:per_zero\[1123]
Removing Lhs of wire tmpOE__ZOOM_MINUS_net_0[1181] = tmpOE__HBridge_CS_net_0[1]
Removing Rhs of wire Net_3338_0[1192] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[1189]
Removing Rhs of wire Net_3338_1[1199] = \Debouncer_1:DEBOUNCER[1]:d_sync_0\[1196]
Removing Rhs of wire Net_3338_2[1205] = \Debouncer_1:DEBOUNCER[2]:d_sync_0\[1203]
Removing Rhs of wire Net_3338_3[1211] = \Debouncer_1:DEBOUNCER[3]:d_sync_0\[1209]
Removing Lhs of wire \inputs:status_0\[1215] = Net_3338_0[1192]
Removing Lhs of wire \inputs:status_1\[1216] = Net_3338_1[1199]
Removing Lhs of wire \inputs:status_2\[1217] = Net_3338_2[1205]
Removing Lhs of wire \inputs:status_3\[1218] = Net_3338_3[1211]
Removing Lhs of wire \inputs:status_4\[1219] = zero[2]
Removing Lhs of wire \inputs:status_5\[1220] = zero[2]
Removing Lhs of wire \inputs:status_6\[1221] = zero[2]
Removing Lhs of wire \inputs:status_7\[1222] = zero[2]
Removing Lhs of wire tmpOE__ZOOM_PLUS_net_0[1228] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire tmpOE__DIM_MINUS_net_0[1233] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \motorControlPWM:PWMUDB:prevCapture\\D\[1238] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:trig_last\\D\[1239] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:pwm_i_reg\\D\[1245] = \motorControlPWM:PWMUDB:pwm_i\[161]
Removing Lhs of wire \motorControlPWM:PWMUDB:pwm1_i_reg\\D\[1246] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:pwm2_i_reg\\D\[1247] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1250] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1251] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1257] = \PWM:PWMUDB:cmp1\[529]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1258] = \PWM:PWMUDB:cmp1_status\[530]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1259] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1261] = \PWM:PWMUDB:pwm_i\[581]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1262] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1263] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1264] = \PWM:PWMUDB:status_2\[524]
Removing Lhs of wire \overCurrentTimer:TimerUDB:capture_last\\D\[1265] = zero[2]
Removing Lhs of wire \overCurrentTimer:TimerUDB:tc_reg_i\\D\[1266] = \overCurrentTimer:TimerUDB:status_tc\[1121]
Removing Lhs of wire \overCurrentTimer:TimerUDB:hwEnable_reg\\D\[1267] = \overCurrentTimer:TimerUDB:control_7\[1099]
Removing Lhs of wire \overCurrentTimer:TimerUDB:capture_out_reg_i\\D\[1268] = \overCurrentTimer:TimerUDB:capt_fifo_load\[1117]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1269] = Net_3327_0[1190]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1270] = Net_3338_0[1192]
Removing Lhs of wire Net_3621_0D[1271] = zero[2]
Removing Lhs of wire Net_3620_0D[1272] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\[1274] = Net_3327_1[1197]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\[1275] = Net_3338_1[1199]
Removing Lhs of wire Net_3621_1D[1276] = zero[2]
Removing Lhs of wire Net_3620_1D[1277] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[2]:d_sync_0\\D\[1279] = Net_3327_2[1078]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[2]:d_sync_1\\D\[1280] = Net_3338_2[1205]
Removing Lhs of wire Net_3621_2D[1281] = zero[2]
Removing Lhs of wire Net_3620_2D[1282] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[3]:d_sync_0\\D\[1284] = Net_3327_3[1182]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[3]:d_sync_1\\D\[1285] = Net_3338_3[1211]
Removing Lhs of wire Net_3621_3D[1286] = zero[2]
Removing Lhs of wire Net_3620_3D[1287] = zero[2]

------------------------------------------------------
Aliased 0 equations, 262 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__HBridge_CS_net_0' (cost = 0):
tmpOE__HBridge_CS_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:compare1\' (cost = 5):
\motorControlPWM:PWMUDB:compare1\ <= ((not \motorControlPWM:PWMUDB:control_2\ and not \motorControlPWM:PWMUDB:control_0\ and \motorControlPWM:PWMUDB:cmp1_eq\)
	OR (not \motorControlPWM:PWMUDB:cmp1_eq\ and not \motorControlPWM:PWMUDB:cmp1_less\ and \motorControlPWM:PWMUDB:control_1\ and \motorControlPWM:PWMUDB:control_0\)
	OR (not \motorControlPWM:PWMUDB:control_2\ and not \motorControlPWM:PWMUDB:control_1\ and \motorControlPWM:PWMUDB:control_0\ and \motorControlPWM:PWMUDB:cmp1_less\)
	OR (not \motorControlPWM:PWMUDB:control_2\ and not \motorControlPWM:PWMUDB:control_0\ and \motorControlPWM:PWMUDB:control_1\ and \motorControlPWM:PWMUDB:cmp1_less\)
	OR (not \motorControlPWM:PWMUDB:cmp1_less\ and \motorControlPWM:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:pwm_temp\' (cost = 5):
\motorControlPWM:PWMUDB:pwm_temp\ <= ((not \motorControlPWM:PWMUDB:control_2\ and not \motorControlPWM:PWMUDB:control_0\ and \motorControlPWM:PWMUDB:cmp1_eq\)
	OR (not \motorControlPWM:PWMUDB:cmp1_eq\ and not \motorControlPWM:PWMUDB:cmp1_less\ and \motorControlPWM:PWMUDB:control_1\ and \motorControlPWM:PWMUDB:control_0\)
	OR (not \motorControlPWM:PWMUDB:control_2\ and not \motorControlPWM:PWMUDB:control_1\ and \motorControlPWM:PWMUDB:control_0\ and \motorControlPWM:PWMUDB:cmp1_less\)
	OR (not \motorControlPWM:PWMUDB:control_2\ and not \motorControlPWM:PWMUDB:control_0\ and \motorControlPWM:PWMUDB:control_1\ and \motorControlPWM:PWMUDB:cmp1_less\)
	OR (not \motorControlPWM:PWMUDB:cmp1_less\ and \motorControlPWM:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\motorControlPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \motorControlPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\motorControlPWM:PWMUDB:dith_count_1\ and \motorControlPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:compare1\' (cost = 2):
\PWM:PWMUDB:compare1\ <= (\PWM:PWMUDB:cmp1_less\
	OR \PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\overCurrentTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\overCurrentTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\overCurrentTimer:TimerUDB:timer_enable\' (cost = 0):
\overCurrentTimer:TimerUDB:timer_enable\ <= (\overCurrentTimer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \motorControlPWM:PWMUDB:dith_count_0\ and \motorControlPWM:PWMUDB:dith_count_1\)
	OR (not \motorControlPWM:PWMUDB:dith_count_1\ and \motorControlPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 4):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\
	OR \PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 54 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \motorControlPWM:PWMUDB:final_capture\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \overCurrentTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \motorControlPWM:PWMUDB:min_kill_reg\\D\ to tmpOE__HBridge_CS_net_0
Aliasing \motorControlPWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__HBridge_CS_net_0
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__HBridge_CS_net_0
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__HBridge_CS_net_0
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \motorControlPWM:PWMUDB:final_capture\[126] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[341] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[351] = zero[2]
Removing Lhs of wire \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[361] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[547] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[759] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[769] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[779] = zero[2]
Removing Lhs of wire \overCurrentTimer:TimerUDB:capt_fifo_load\[1117] = zero[2]
Removing Lhs of wire \overCurrentTimer:TimerUDB:trig_reg\[1132] = \overCurrentTimer:TimerUDB:control_7\[1099]
Removing Lhs of wire \motorControlPWM:PWMUDB:min_kill_reg\\D\[1237] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \motorControlPWM:PWMUDB:runmode_enable\\D\[1240] = \motorControlPWM:PWMUDB:control_7\[69]
Removing Lhs of wire \motorControlPWM:PWMUDB:ltch_kill_reg\\D\[1242] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1249] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1252] = \PWM:PWMUDB:control_7\[466]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1254] = tmpOE__HBridge_CS_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1260] = zero[2]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\81-00024-01.cyprj" -dcpsoc3 81-00024-01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.037ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 15 July 2019 21:27:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kylep\Box Sync\Box Sync\Box Sync\Feniex Electrical Files\WorkingFolder-Kyle\Firm-AI-Cube\81-00024-01.cydsn\81-00024-01.cyprj -d CY8C4245PVS-482 81-00024-01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \motorControlPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \motorControlPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorControlPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \motorControlPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorControlPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \overCurrentTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \overCurrentTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: Net_3621_0 from registered to combinatorial
    Converted constant MacroCell: Net_3620_0 from registered to combinatorial
    Converted constant MacroCell: Net_3621_1 from registered to combinatorial
    Converted constant MacroCell: Net_3620_1 from registered to combinatorial
    Converted constant MacroCell: Net_3621_2 from registered to combinatorial
    Converted constant MacroCell: Net_3620_2 from registered to combinatorial
    Converted constant MacroCell: Net_3621_3 from registered to combinatorial
    Converted constant MacroCell: Net_3620_3 from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'pwmClock'. Fanout=1, Signal=Net_481_digital
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_Seq_intClock'. Signal=\ADC_SAR_Seq:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_LED_SCBCLK'. Signal=\UART_LED:Net_847_ff2\
    Fixed Function Clock 8: Automatic-assigning  clock 'timer_clock'. Signal=Net_2005_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_3'. Signal=Net_749_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'ack_clock'. Signal=Net_3360_ff10
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_1983_digital
    Digital Clock 2: Automatic-assigning  clock 'pwmClock_1'. Fanout=2, Signal=Net_3276_digital
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_448_ff11
    Digital Clock 3: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_3332_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \motorControlPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \overCurrentTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
    UDB Clk/Enable \overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_3 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_3, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = HBridge_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HBridge_CS(0)__PA ,
            analog_term => Net_3531 ,
            pad => HBridge_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SwitchNodeTempInput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SwitchNodeTempInput(0)__PA ,
            analog_term => Net_765 ,
            pad => SwitchNodeTempInput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HBridge_INB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HBridge_INB(0)__PA ,
            pad => HBridge_INB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HBridge_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HBridge_PWM(0)__PA ,
            pin_input => Net_2173 ,
            pad => HBridge_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HBridge_INA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HBridge_INA(0)__PA ,
            pad => HBridge_INA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_LED:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_LED:rx(0)\__PA ,
            fb => \UART_LED:rx_wire\ ,
            pad => \UART_LED:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = PWM_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Output(0)__PA ,
            pin_input => Net_3450 ,
            pad => PWM_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_TempInput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_TempInput(0)__PA ,
            analog_term => Net_3544 ,
            pad => LED_TempInput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Output(0)__PA ,
            pad => LED_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PotFeedBack(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PotFeedBack(0)__PA ,
            analog_term => Net_3549 ,
            pad => PotFeedBack(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIM_PLUS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIM_PLUS(0)__PA ,
            fb => Net_3327_2 ,
            pad => DIM_PLUS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = limitSwitch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => limitSwitch(0)__PA ,
            pad => limitSwitch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ZOOM_MINUS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ZOOM_MINUS(0)__PA ,
            fb => Net_3327_3 ,
            pad => ZOOM_MINUS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ZOOM_PLUS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ZOOM_PLUS(0)__PA ,
            fb => Net_3327_1 ,
            pad => ZOOM_PLUS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIM_MINUS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIM_MINUS(0)__PA ,
            fb => Net_3327_0 ,
            pad => DIM_MINUS(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3450, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_127 * Net_691
        );
        Output = Net_3450 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\overCurrentTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \overCurrentTimer:TimerUDB:control_7\ * 
              \overCurrentTimer:TimerUDB:per_zero\
        );
        Output = \overCurrentTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_3629, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3388_0 * !Net_3388_1 * !Net_3388_2 * !Net_3388_3
        );
        Output = Net_3629 (fanout=1)

    MacroCell: Name=\motorControlPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_481_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorControlPWM:PWMUDB:control_7\
        );
        Output = \motorControlPWM:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_2173, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_481_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\motorControlPWM:PWMUDB:control_2\ * 
              !\motorControlPWM:PWMUDB:control_1\ * 
              \motorControlPWM:PWMUDB:control_0\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              \motorControlPWM:PWMUDB:cmp1_less\
            + !\motorControlPWM:PWMUDB:control_2\ * 
              \motorControlPWM:PWMUDB:control_1\ * 
              !\motorControlPWM:PWMUDB:control_0\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              \motorControlPWM:PWMUDB:cmp1_less\
            + !\motorControlPWM:PWMUDB:control_2\ * 
              !\motorControlPWM:PWMUDB:control_0\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              \motorControlPWM:PWMUDB:cmp1_eq\
            + \motorControlPWM:PWMUDB:control_2\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              !\motorControlPWM:PWMUDB:cmp1_less\
            + \motorControlPWM:PWMUDB:control_1\ * 
              \motorControlPWM:PWMUDB:control_0\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              !\motorControlPWM:PWMUDB:cmp1_eq\ * 
              !\motorControlPWM:PWMUDB:cmp1_less\
        );
        Output = Net_2173 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_691, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_691 (fanout=1)

    MacroCell: Name=Net_3338_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3327_0
        );
        Output = Net_3338_0 (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3338_0
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_3388_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\ * Net_3338_0
            + \Debouncer_1:DEBOUNCER[0]:d_sync_1\ * !Net_3338_0
        );
        Output = Net_3388_0 (fanout=1)

    MacroCell: Name=Net_3338_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3327_1
        );
        Output = Net_3338_1 (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3338_1
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_3388_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[1]:d_sync_1\ * Net_3338_1
            + \Debouncer_1:DEBOUNCER[1]:d_sync_1\ * !Net_3338_1
        );
        Output = Net_3388_1 (fanout=1)

    MacroCell: Name=Net_3338_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3327_2
        );
        Output = Net_3338_2 (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3338_2
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_3388_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[2]:d_sync_1\ * Net_3338_2
            + \Debouncer_1:DEBOUNCER[2]:d_sync_1\ * !Net_3338_2
        );
        Output = Net_3388_2 (fanout=1)

    MacroCell: Name=Net_3338_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3327_3
        );
        Output = Net_3338_3 (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[3]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3338_3
        );
        Output = \Debouncer_1:DEBOUNCER[3]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_3388_3, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[3]:d_sync_1\ * Net_3338_3
            + \Debouncer_1:DEBOUNCER[3]:d_sync_1\ * !Net_3338_3
        );
        Output = Net_3388_3 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\motorControlPWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_481_digital ,
            cs_addr_2 => \motorControlPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorControlPWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \motorControlPWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \motorControlPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \motorControlPWM:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1983_digital ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\overCurrentTimer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_3276_digital ,
            cs_addr_1 => \overCurrentTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \overCurrentTimer:TimerUDB:per_zero\ ,
            z0_comb => \overCurrentTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \overCurrentTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \overCurrentTimer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\inputs:sts:sts_reg\
        PORT MAP (
            status_3 => Net_3338_3 ,
            status_2 => Net_3338_2 ,
            status_1 => Net_3338_1 ,
            status_0 => Net_3338_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1983_digital ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\overCurrentTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_3276_digital ,
            status_3 => \overCurrentTimer:TimerUDB:status_3\ ,
            status_2 => \overCurrentTimer:TimerUDB:status_2\ ,
            status_0 => \overCurrentTimer:TimerUDB:status_tc\ ,
            interrupt => Net_3294 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Enable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PWM_Enable:control_7\ ,
            control_6 => \PWM_Enable:control_6\ ,
            control_5 => \PWM_Enable:control_5\ ,
            control_4 => \PWM_Enable:control_4\ ,
            control_3 => \PWM_Enable:control_3\ ,
            control_2 => \PWM_Enable:control_2\ ,
            control_1 => \PWM_Enable:control_1\ ,
            control_0 => Net_127 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\motorControlPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_481_digital ,
            control_7 => \motorControlPWM:PWMUDB:control_7\ ,
            control_6 => \motorControlPWM:PWMUDB:control_6\ ,
            control_5 => \motorControlPWM:PWMUDB:control_5\ ,
            control_4 => \motorControlPWM:PWMUDB:control_4\ ,
            control_3 => \motorControlPWM:PWMUDB:control_3\ ,
            control_2 => \motorControlPWM:PWMUDB:control_2\ ,
            control_1 => \motorControlPWM:PWMUDB:control_1\ ,
            control_0 => \motorControlPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1983_digital ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3276_digital ,
            control_7 => \overCurrentTimer:TimerUDB:control_7\ ,
            control_6 => \overCurrentTimer:TimerUDB:control_6\ ,
            control_5 => \overCurrentTimer:TimerUDB:control_5\ ,
            control_4 => \overCurrentTimer:TimerUDB:control_4\ ,
            control_3 => \overCurrentTimer:TimerUDB:control_3\ ,
            control_2 => \overCurrentTimer:TimerUDB:control_2\ ,
            control_1 => \overCurrentTimer:TimerUDB:control_1\ ,
            control_0 => \overCurrentTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =UART_LED_ISR
        PORT MAP (
            interrupt => Net_513 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =CommTimeoutISR
        PORT MAP (
            interrupt => Net_783 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =LED_ISR
        PORT MAP (
            interrupt => Net_3441 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SamplingTimerISR
        PORT MAP (
            interrupt => Net_3429 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =AckTimeoutISR
        PORT MAP (
            interrupt => Net_3410 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =hallEffectISR
        PORT MAP (
            interrupt => Net_1594 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =overCurrentTimerISR
        PORT MAP (
            interrupt => Net_3294 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =modeChangeISR
        PORT MAP (
            interrupt => Net_3629 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    0 :    4 : 100.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   17 :    7 :   24 : 70.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    1 :    0 :    1 : 100.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   22 :   10 :   32 : 68.75 %
  Unique P-terms              :   32 :   32 :   64 : 50.00 %
  Total P-terms               :   32 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    4 :    0 :    4 : 100.00 %
    Control Registers         :    4 :      :      :        
Comparator/Opamp              :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.136ms
Tech Mapping phase: Elapsed time ==> 0s.174ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
HBridge_CS(0)                       : [IOP=(2)][IoId=(4)]                
SwitchNodeTempInput(0)              : [IOP=(2)][IoId=(7)]                
HBridge_INB(0)                      : [IOP=(0)][IoId=(6)]                
HBridge_PWM(0)                      : [IOP=(0)][IoId=(3)]                
HBridge_INA(0)                      : [IOP=(0)][IoId=(2)]                
\UART_LED:rx(0)\                    : [IOP=(3)][IoId=(0)]                
PWM_Output(0)                       : [IOP=(0)][IoId=(1)]                
LED_TempInput(0)                    : [IOP=(2)][IoId=(6)]                
LED_Output(0)                       : [IOP=(4)][IoId=(0)]                
PotFeedBack(0)                      : [IOP=(2)][IoId=(3)]                
DIM_PLUS(0)                         : [IOP=(1)][IoId=(0)]                
limitSwitch(0)                      : [IOP=(0)][IoId=(0)]                
ZOOM_MINUS(0)                       : [IOP=(1)][IoId=(7)]                
ZOOM_PLUS(0)                        : [IOP=(1)][IoId=(2)]                
DIM_MINUS(0)                        : [IOP=(1)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART_LED:SCB\                      : SCB_[FFB(SCB,1)]                   
\ADC_SAR_Seq:cy_psoc4_sar\          : SARADC_[FFB(SARADC,0)]             
\DieTemp:cy_psoc4_temp\             : TEMP_SARMUX0.TEMP0                 
\TimeoutTimer:cy_m0s8_tcpwm_1\      : TCPWM_[FFB(TCPWM,0)]               
\LED_Timer:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,1)]               
\SamplingTimer:cy_m0s8_tcpwm_1\     : TCPWM_[FFB(TCPWM,2)]               
\AckTimer:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,3)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1102772s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.284ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0339630 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_3154 {
    SARMUX0_temp
  }
  Net: Net_3531 {
    p2_4
  }
  Net: Net_3544 {
    p2_6
  }
  Net: Net_3549 {
    p2_3
  }
  Net: Net_765 {
    p2_7
  }
  Net: \ADC_SAR_Seq:Net_1851\ {
  }
  Net: \ADC_SAR_Seq:Net_3113\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_2\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_3\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_4\ {
  }
  Net: \DieTemp:Net_3\ {
  }
  Net: \ADC_SAR_Seq:muxout_plus\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw6
    SARMUX0_sw7
    SARMUX0_sw4
    SARMUX0_sw3
    SARMUX0_sw17
  }
  Net: \ADC_SAR_Seq:muxout_minus\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
    SARMUX0_sw16
    vssa_kelvin
  }
}
Map of item to net {
  SARMUX0_temp                                     -> Net_3154
  p2_4                                             -> Net_3531
  p2_6                                             -> Net_3544
  p2_3                                             -> Net_3549
  p2_7                                             -> Net_765
  sarmux_vplus                                     -> \ADC_SAR_Seq:muxout_plus\
  SARMUX0_sw6                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw7                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw4                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw3                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw17                                     -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_SAR_Seq:muxout_minus\
  SARMUX0_sw16                                     -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
  vssa_kelvin                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
}
Mux Info {
  Mux: \ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_SAR_Seq:muxout_plus\
     Guts:  AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_3544
      Outer: SARMUX0_sw6
      Inner: __open__
      Path {
        SARMUX0_sw6
        p2_6
      }
    }
    Arm: 1 {
      Net:   Net_765
      Outer: SARMUX0_sw7
      Inner: __open__
      Path {
        SARMUX0_sw7
        p2_7
      }
    }
    Arm: 2 {
      Net:   Net_3531
      Outer: SARMUX0_sw4
      Inner: __open__
      Path {
        SARMUX0_sw4
        p2_4
      }
    }
    Arm: 3 {
      Net:   Net_3549
      Outer: SARMUX0_sw3
      Inner: __open__
      Path {
        SARMUX0_sw3
        p2_3
      }
    }
    Arm: 4 {
      Net:   Net_3154
      Outer: SARMUX0_sw17
      Inner: __open__
      Path {
        SARMUX0_sw17
        SARMUX0_temp
      }
    }
  }
  Mux: \ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_Seq:muxout_minus\
     Guts:  AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   \ADC_SAR_Seq:Net_1851\
      Outer: SARMUX0_sw16
      Inner: __open__
      Path {
        SARMUX0_sw16
        vssa_kelvin
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.25
                   Pterms :            4.00
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.75 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[3]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3338_3
        );
        Output = \Debouncer_1:DEBOUNCER[3]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3388_0, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\ * Net_3338_0
            + \Debouncer_1:DEBOUNCER[0]:d_sync_1\ * !Net_3338_0
        );
        Output = Net_3388_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3338_0
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3388_3, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[3]:d_sync_1\ * Net_3338_3
            + \Debouncer_1:DEBOUNCER[3]:d_sync_1\ * !Net_3338_3
        );
        Output = Net_3388_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\overCurrentTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \overCurrentTimer:TimerUDB:control_7\ * 
              \overCurrentTimer:TimerUDB:per_zero\
        );
        Output = \overCurrentTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\overCurrentTimer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_3276_digital ,
        cs_addr_1 => \overCurrentTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \overCurrentTimer:TimerUDB:per_zero\ ,
        z0_comb => \overCurrentTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \overCurrentTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \overCurrentTimer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\overCurrentTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_3276_digital ,
        status_3 => \overCurrentTimer:TimerUDB:status_3\ ,
        status_2 => \overCurrentTimer:TimerUDB:status_2\ ,
        status_0 => \overCurrentTimer:TimerUDB:status_tc\ ,
        interrupt => Net_3294 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3276_digital ,
        control_7 => \overCurrentTimer:TimerUDB:control_7\ ,
        control_6 => \overCurrentTimer:TimerUDB:control_6\ ,
        control_5 => \overCurrentTimer:TimerUDB:control_5\ ,
        control_4 => \overCurrentTimer:TimerUDB:control_4\ ,
        control_3 => \overCurrentTimer:TimerUDB:control_3\ ,
        control_2 => \overCurrentTimer:TimerUDB:control_2\ ,
        control_1 => \overCurrentTimer:TimerUDB:control_1\ ,
        control_0 => \overCurrentTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_691, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_691 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1983_digital ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1983_digital ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1983_digital ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_3388_2, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[2]:d_sync_1\ * Net_3338_2
            + \Debouncer_1:DEBOUNCER[2]:d_sync_1\ * !Net_3338_2
        );
        Output = Net_3388_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3388_1, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[1]:d_sync_1\ * Net_3338_1
            + \Debouncer_1:DEBOUNCER[1]:d_sync_1\ * !Net_3338_1
        );
        Output = Net_3388_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3338_2, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3327_2
        );
        Output = Net_3338_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3338_0, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3327_0
        );
        Output = Net_3338_0 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3338_2
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3338_1
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3338_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3327_1
        );
        Output = Net_3338_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3338_3, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3332_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3327_3
        );
        Output = Net_3338_3 (fanout=3)
        Properties               : 
        {
        }
}

statuscell: Name =\inputs:sts:sts_reg\
    PORT MAP (
        status_3 => Net_3338_3 ,
        status_2 => Net_3338_2 ,
        status_1 => Net_3338_1 ,
        status_0 => Net_3338_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\motorControlPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_481_digital ,
        control_7 => \motorControlPWM:PWMUDB:control_7\ ,
        control_6 => \motorControlPWM:PWMUDB:control_6\ ,
        control_5 => \motorControlPWM:PWMUDB:control_5\ ,
        control_4 => \motorControlPWM:PWMUDB:control_4\ ,
        control_3 => \motorControlPWM:PWMUDB:control_3\ ,
        control_2 => \motorControlPWM:PWMUDB:control_2\ ,
        control_1 => \motorControlPWM:PWMUDB:control_1\ ,
        control_0 => \motorControlPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2173, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_481_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\motorControlPWM:PWMUDB:control_2\ * 
              !\motorControlPWM:PWMUDB:control_1\ * 
              \motorControlPWM:PWMUDB:control_0\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              \motorControlPWM:PWMUDB:cmp1_less\
            + !\motorControlPWM:PWMUDB:control_2\ * 
              \motorControlPWM:PWMUDB:control_1\ * 
              !\motorControlPWM:PWMUDB:control_0\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              \motorControlPWM:PWMUDB:cmp1_less\
            + !\motorControlPWM:PWMUDB:control_2\ * 
              !\motorControlPWM:PWMUDB:control_0\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              \motorControlPWM:PWMUDB:cmp1_eq\
            + \motorControlPWM:PWMUDB:control_2\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              !\motorControlPWM:PWMUDB:cmp1_less\
            + \motorControlPWM:PWMUDB:control_1\ * 
              \motorControlPWM:PWMUDB:control_0\ * 
              \motorControlPWM:PWMUDB:runmode_enable\ * 
              !\motorControlPWM:PWMUDB:cmp1_eq\ * 
              !\motorControlPWM:PWMUDB:cmp1_less\
        );
        Output = Net_2173 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorControlPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_481_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorControlPWM:PWMUDB:control_7\
        );
        Output = \motorControlPWM:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3629, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3388_0 * !Net_3388_1 * !Net_3388_2 * !Net_3388_3
        );
        Output = Net_3629 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1983_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3450, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_127 * Net_691
        );
        Output = Net_3450 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\motorControlPWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_481_digital ,
        cs_addr_2 => \motorControlPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorControlPWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \motorControlPWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \motorControlPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \motorControlPWM:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Enable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PWM_Enable:control_7\ ,
        control_6 => \PWM_Enable:control_6\ ,
        control_5 => \PWM_Enable:control_5\ ,
        control_4 => \PWM_Enable:control_4\ ,
        control_3 => \PWM_Enable:control_3\ ,
        control_2 => \PWM_Enable:control_2\ ,
        control_1 => \PWM_Enable:control_1\ ,
        control_0 => Net_127 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =hallEffectISR
        PORT MAP (
            interrupt => Net_1594 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =AckTimeoutISR
        PORT MAP (
            interrupt => Net_3410 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =CommTimeoutISR
        PORT MAP (
            interrupt => Net_783 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =LED_ISR
        PORT MAP (
            interrupt => Net_3441 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =SamplingTimerISR
        PORT MAP (
            interrupt => Net_3429 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =modeChangeISR
        PORT MAP (
            interrupt => Net_3629 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =overCurrentTimerISR
        PORT MAP (
            interrupt => Net_3294 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =UART_LED_ISR
        PORT MAP (
            interrupt => Net_513 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =limitSwitch
        PORT MAP (
            in_clock_en => tmpOE__HBridge_CS_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__HBridge_CS_net_0 ,
            out_reset => zero ,
            interrupt => Net_1594 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = limitSwitch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => limitSwitch(0)__PA ,
        pad => limitSwitch(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Output(0)__PA ,
        pin_input => Net_3450 ,
        pad => PWM_Output(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HBridge_INA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HBridge_INA(0)__PA ,
        pad => HBridge_INA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HBridge_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HBridge_PWM(0)__PA ,
        pin_input => Net_2173 ,
        pad => HBridge_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = HBridge_INB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HBridge_INB(0)__PA ,
        pad => HBridge_INB(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIM_PLUS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIM_PLUS(0)__PA ,
        fb => Net_3327_2 ,
        pad => DIM_PLUS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DIM_MINUS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIM_MINUS(0)__PA ,
        fb => Net_3327_0 ,
        pad => DIM_MINUS(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ZOOM_PLUS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ZOOM_PLUS(0)__PA ,
        fb => Net_3327_1 ,
        pad => ZOOM_PLUS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ZOOM_MINUS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ZOOM_MINUS(0)__PA ,
        fb => Net_3327_3 ,
        pad => ZOOM_MINUS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = PotFeedBack(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PotFeedBack(0)__PA ,
        analog_term => Net_3549 ,
        pad => PotFeedBack(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HBridge_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HBridge_CS(0)__PA ,
        analog_term => Net_3531 ,
        pad => HBridge_CS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_TempInput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_TempInput(0)__PA ,
        analog_term => Net_3544 ,
        pad => LED_TempInput(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SwitchNodeTempInput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SwitchNodeTempInput(0)__PA ,
        analog_term => Net_765 ,
        pad => SwitchNodeTempInput(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_LED:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_LED:rx(0)\__PA ,
        fb => \UART_LED:rx_wire\ ,
        pad => \UART_LED:rx(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Output(0)__PA ,
        pad => LED_Output(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_7 => \ADC_SAR_Seq:Net_1845_ff7\ ,
            ff_div_2 => \UART_LED:Net_847_ff2\ ,
            ff_div_8 => Net_2005_ff8 ,
            ff_div_9 => Net_749_ff9 ,
            ff_div_10 => Net_3360_ff10 ,
            udb_div_1 => dclk_to_genclk_1 ,
            udb_div_2 => dclk_to_genclk_2 ,
            ff_div_11 => Net_448_ff11 ,
            udb_div_3 => dclk_to_genclk_3 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_LED:SCB\
        PORT MAP (
            clock => \UART_LED:Net_847_ff2\ ,
            interrupt => Net_513 ,
            uart_rx => \UART_LED:rx_wire\ ,
            uart_tx => \UART_LED:tx_wire\ ,
            uart_rts => \UART_LED:rts_wire\ ,
            mosi_m => \UART_LED:mosi_m_wire\ ,
            select_m_3 => \UART_LED:select_m_wire_3\ ,
            select_m_2 => \UART_LED:select_m_wire_2\ ,
            select_m_1 => \UART_LED:select_m_wire_1\ ,
            select_m_0 => \UART_LED:select_m_wire_0\ ,
            sclk_m => \UART_LED:sclk_m_wire\ ,
            miso_s => \UART_LED:miso_s_wire\ ,
            tr_tx_req => Net_3310 ,
            tr_rx_req => Net_3309 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\LED_Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_749_ff9 ,
            capture => zero ,
            count => tmpOE__HBridge_CS_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_3442 ,
            tr_overflow => Net_3441 ,
            tr_compare_match => Net_3443 ,
            line => Net_3444 ,
            line_compl => Net_3445 ,
            interrupt => Net_3440 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\AckTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_3360_ff10 ,
            capture => zero ,
            count => tmpOE__HBridge_CS_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_3418 ,
            tr_overflow => Net_3410 ,
            tr_compare_match => Net_3419 ,
            line => Net_3420 ,
            line_compl => Net_3421 ,
            interrupt => Net_3417 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\SamplingTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_448_ff11 ,
            capture => zero ,
            count => tmpOE__HBridge_CS_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_3430 ,
            tr_overflow => Net_3429 ,
            tr_compare_match => Net_3431 ,
            line => Net_3432 ,
            line_compl => Net_3433 ,
            interrupt => Net_3428 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\TimeoutTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2005_ff8 ,
            capture => zero ,
            count => tmpOE__HBridge_CS_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2001 ,
            tr_overflow => Net_783 ,
            tr_compare_match => Net_2002 ,
            line => Net_2003 ,
            line_compl => Net_2004 ,
            interrupt => Net_2000 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: 
    Die Temp @ F(TEMP,0): 
    p4tempcell: Name =\DieTemp:cy_psoc4_temp\
        PORT MAP (
            temp => Net_3154 ,
            vssa_kelvin => \DieTemp:Net_3\ );
        Properties:
        {
            cy_registers = ""
        }
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_SAR_Seq:muxout_plus\ ,
            vminus => \ADC_SAR_Seq:muxout_minus\ ,
            vref => \ADC_SAR_Seq:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq:Net_3225\ ,
            clock => \ADC_SAR_Seq:Net_1845_ff7\ ,
            sample_done => Net_4292 ,
            chan_id_valid => \ADC_SAR_Seq:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq:Net_3110\ ,
            data_11 => \ADC_SAR_Seq:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq:Net_3111_0\ ,
            eos_intr => Net_4293 ,
            irq => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_481_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_1983_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => Net_3276_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 ,
            gen_clk_out_3 => Net_3332_digital ,
            gen_clk_in_3 => dclk_to_genclk_3 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_SAR_Seq:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_4 => Net_3154 ,
            muxin_plus_3 => Net_3549 ,
            muxin_plus_2 => Net_3531 ,
            muxin_plus_1 => Net_765 ,
            muxin_plus_0 => Net_3544 ,
            muxin_minus_4 => \ADC_SAR_Seq:mux_bus_minus_4\ ,
            muxin_minus_3 => \ADC_SAR_Seq:mux_bus_minus_3\ ,
            muxin_minus_2 => \ADC_SAR_Seq:mux_bus_minus_2\ ,
            muxin_minus_1 => \ADC_SAR_Seq:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC_SAR_Seq:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC_SAR_Seq:Net_1851\ ,
            vout_plus => \ADC_SAR_Seq:muxout_plus\ ,
            vout_minus => \ADC_SAR_Seq:muxout_minus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "00000"
            muxin_width = 5
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-----------------------
   0 |   0 |     * |   FALLING |      RES_PULL_UP |         limitSwitch(0) | 
     |   1 |     * |      NONE |    RES_PULL_DOWN |          PWM_Output(0) | In(Net_3450)
     |   2 |     * |      NONE |    RES_PULL_DOWN |         HBridge_INA(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         HBridge_PWM(0) | In(Net_2173)
     |   6 |     * |      NONE |    RES_PULL_DOWN |         HBridge_INB(0) | 
-----+-----+-------+-----------+------------------+------------------------+-----------------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |            DIM_PLUS(0) | FB(Net_3327_2)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           DIM_MINUS(0) | FB(Net_3327_0)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |           ZOOM_PLUS(0) | FB(Net_3327_1)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |          ZOOM_MINUS(0) | FB(Net_3327_3)
-----+-----+-------+-----------+------------------+------------------------+-----------------------
   2 |   3 |     * |      NONE |      HI_Z_ANALOG |         PotFeedBack(0) | Analog(Net_3549)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          HBridge_CS(0) | Analog(Net_3531)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       LED_TempInput(0) | Analog(Net_3544)
     |   7 |     * |      NONE |      HI_Z_ANALOG | SwitchNodeTempInput(0) | Analog(Net_765)
-----+-----+-------+-----------+------------------+------------------------+-----------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |       \UART_LED:rx(0)\ | FB(\UART_LED:rx_wire\)
-----+-----+-------+-----------+------------------+------------------------+-----------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |          LED_Output(0) | 
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.075ms
Digital Placement phase: Elapsed time ==> 1s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "81-00024-01_r.vh2" --pcf-path "81-00024-01.pco" --des-name "81-00024-01" --dsf-path "81-00024-01.dsf" --sdc-path "81-00024-01.sdc" --lib-path "81-00024-01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 81-00024-01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.705ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.007ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.008ms
API generation phase: Elapsed time ==> 4s.887ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.000ms
