$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_PC $end
  $var wire 1 & CLK $end
  $var wire 1 # RST $end
  $var wire 1 $ PC_EN $end
  $var wire 32 % PC_IN [31:0] $end
  $scope module UUT $end
   $var wire 1 & CLK $end
   $var wire 1 # RST $end
   $var wire 1 $ PC_EN $end
   $var wire 32 % PC_IN [31:0] $end
   $var wire 32 ' PC_OUT [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000000000000000000000000000 %
0&
b00000000000000000000000000000000 '
#5000
#10000
1#
1&
#15000
0&
#20000
0#
1&
#25000
0&
#30000
1#
1$
b11011110101011011011111011101111 %
1&
#35000
0&
#40000
0#
1&
#45000
0&
#50000
b11011110101011011111111011101101 %
1&
b11011110101011011011111011101111 '
#55000
0&
#60000
1&
b11011110101011011111111011101101 '
#65000
0&
#70000
1&
