// Seed: 953809609
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  type_10 id_3 (
      1,
      id_1,
      1,
      1
  );
  logic id_4, id_5, id_6;
  assign id_5 = id_6;
  assign id_6 = id_4;
  assign id_6 = id_5;
  assign id_2 = id_2 - "";
  assign id_6 = (id_6);
  logic id_7;
  logic id_8;
  type_14(
      .id_0(1'b0), .id_1(id_5), .id_2(id_6), .id_3(id_6)
  );
  logic id_9;
endmodule
`default_nettype wire `celldefine
`define pp_1 0
