$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ data $end
  $var wire  4 % s [3:0] $end
  $var wire  8 & word [7:0] $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire  1 $ data $end
   $var wire  4 % s [3:0] $end
   $var wire  8 & word [7:0] $end
   $scope module kbd_infc $end
    $var wire  1 # kbdclk $end
    $var wire  1 $ kbddata $end
    $var wire  4 ( ns [3:0] $end
    $var wire  4 % s [3:0] $end
    $var wire  8 & word [7:0] $end
    $var wire  8 ' word_r [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
b0000 %
b00000000 &
b00000000 '
b0001 (
#2
1#
#3
0#
b0001 %
b0010 (
#4
1#
#5
0#
b0010 %
b00000001 '
b0011 (
#6
1#
#7
0#
b0011 %
b00000011 '
b0100 (
#8
1#
0$
#9
0#
b0100 %
b0101 (
#10
1#
1$
#11
0#
b0101 %
b00001011 '
b0110 (
#12
1#
0$
#13
0#
b0110 %
b0111 (
#14
1#
1$
#15
0#
b0111 %
b00101011 '
b1000 (
#16
1#
0$
#17
0#
b1000 %
b1001 (
#18
1#
1$
#19
0#
b1001 %
b10101011 '
b1010 (
#20
1#
0$
#21
0#
b1010 %
b10101011 &
b1011 (
#22
1#
#23
0#
b1011 %
b1100 (
#24
1#
#25
0#
b1100 %
b0001 (
#26
1#
1$
#27
0#
b0001 %
b0010 (
#28
1#
#29
0#
b0010 %
b0011 (
#30
1#
#31
0#
b0011 %
b0100 (
#32
1#
#33
0#
b0100 %
b10101111 '
b0101 (
#34
1#
#35
0#
b0101 %
b0110 (
#36
1#
#37
0#
b0110 %
b10111111 '
b0111 (
#38
1#
#39
0#
b0111 %
b1000 (
#40
1#
