{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 20:49:34 2014 " "Info: Processing started: Mon Mar 24 20:49:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgalab1 -c vgalab1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgalab1 -c vgalab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info (12023): Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info (12023): Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(41) " "Warning (10268): Verilog HDL information at vga_sync.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vga_sync.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(69) " "Warning (10268): Verilog HDL information at vga_sync.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vga_sync.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info (12023): Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgalab1.v(93) " "Warning (10268): Verilog HDL information at vgalab1.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgalab1.v(99) " "Warning (10268): Verilog HDL information at vgalab1.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vgalab1.v(114) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(114): truncated literal to match 4 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vgalab1.v(115) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(115): truncated literal to match 4 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vgalab1.v(116) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(116): truncated literal to match 4 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vgalab1.v(117) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(117): truncated literal to match 4 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgalab1.v(163) " "Warning (10268): Verilog HDL information at vgalab1.v(163): always construct contains both blocking and non-blocking assignments" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 163 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(288) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(288): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 288 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(289) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(289): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 289 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(292) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(292): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 292 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(294) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(294): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 294 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(297) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(297): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 297 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(298) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(298): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 298 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(304) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(304): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 304 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgalab1.v(360) " "Warning (10268): Verilog HDL information at vgalab1.v(360): always construct contains both blocking and non-blocking assignments" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 360 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgalab1.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file vgalab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgalab1 " "Info (12023): Found entity 1: vgalab1" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 block " "Info (12023): Found entity 2: block" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 color_blocker " "Info (12023): Found entity 3: color_blocker" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 keyboard " "Info (12023): Found entity 4: keyboard" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 oneshot " "Info (12023): Found entity 5: oneshot" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bars.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file bars.v" { { "Info" "ISGN_ENTITY_NAME" "1 bars " "Info (12023): Found entity 1: bars" {  } { { "bars.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/bars.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgalab1 " "Info (12127): Elaborating entity \"vgalab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST vgalab1.v(32) " "Warning (10036): Verilog HDL or VHDL warning at vgalab1.v(32): object \"RST\" assigned a value but never read" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vgalab1.v(83) " "Warning (10230): Verilog HDL assignment warning at vgalab1.v(83): truncated value with size 32 to match size of target (6)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vgalab1.v(85) " "Warning (10230): Verilog HDL assignment warning at vgalab1.v(85): truncated value with size 32 to match size of target (6)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vgalab1.v(94) " "Warning (10230): Verilog HDL assignment warning at vgalab1.v(94): truncated value with size 32 to match size of target (3)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vgalab1.v(100) " "Warning (10230): Verilog HDL assignment warning at vgalab1.v(100): truncated value with size 32 to match size of target (3)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XXX vgalab1.v(106) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(106): variable \"XXX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YYY vgalab1.v(106) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(106): variable \"YYY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XXX vgalab1.v(107) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(107): variable \"XXX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YYY vgalab1.v(107) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(107): variable \"YYY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XXX vgalab1.v(108) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(108): variable \"XXX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YYY vgalab1.v(108) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(108): variable \"YYY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XXX vgalab1.v(109) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(109): variable \"XXX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YYY vgalab1.v(109) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(109): variable \"YYY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XXX vgalab1.v(110) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(110): variable \"XXX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YYY vgalab1.v(110) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(110): variable \"YYY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XXX vgalab1.v(111) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(111): variable \"XXX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YYY vgalab1.v(111) " "Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(111): variable \"YYY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vgalab1.v(171) " "Warning (10230): Verilog HDL assignment warning at vgalab1.v(171): truncated value with size 32 to match size of target (7)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vgalab1.v(176) " "Warning (10230): Verilog HDL assignment warning at vgalab1.v(176): truncated value with size 32 to match size of target (6)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vgalab1.v(178) " "Warning (10230): Verilog HDL assignment warning at vgalab1.v(178): truncated value with size 32 to match size of target (6)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..4\] vgalab1.v(11) " "Warning (10034): Output port \"LEDG\[8..4\]\" at vgalab1.v(11) has no driver" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..7\] vgalab1.v(12) " "Warning (10034): Output port \"LEDR\[9..7\]\" at vgalab1.v(12) has no driver" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] vgalab1.v(12) " "Warning (10034): Output port \"LEDR\[3\]\" at vgalab1.v(12) has no driver" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[0\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[0\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[0\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[0\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[0\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[0\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[0\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[0\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[0\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[0\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[0\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[0\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[1\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[1\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[1\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[1\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[1\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[1\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[1\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[1\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[1\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[1\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[1\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[1\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[2\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[2\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[2\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[2\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[2\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[2\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[2\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[2\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[2\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[2\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[2\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[2\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[3\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[3\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[3\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[3\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[3\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[3\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[3\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[3\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[3\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[3\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[0\]\[3\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[0\]\[3\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[0\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[0\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[0\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[0\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[0\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[0\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[0\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[0\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[0\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[0\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[0\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[0\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[1\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[1\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[1\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[1\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[1\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[1\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[1\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[1\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[1\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[1\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[1\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[1\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[2\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[2\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[2\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[2\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[2\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[2\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[2\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[2\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[2\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[2\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[2\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[2\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[3\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[3\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[3\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[3\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[3\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[3\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[3\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[3\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[3\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[3\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[1\]\[3\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[1\]\[3\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[0\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[0\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[0\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[0\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[0\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[0\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[0\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[0\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[0\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[0\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[0\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[0\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[1\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[1\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[1\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[1\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[1\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[1\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[1\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[1\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[1\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[1\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[1\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[1\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[2\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[2\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[2\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[2\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[2\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[2\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[2\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[2\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[2\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[2\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[2\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[2\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[3\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[3\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[3\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[3\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[3\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[3\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[3\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[3\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[3\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[3\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[2\]\[3\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[2\]\[3\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[0\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[0\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[0\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[0\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[0\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[0\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[0\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[0\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[0\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[0\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[0\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[0\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[1\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[1\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[1\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[1\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[1\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[1\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[1\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[1\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[1\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[1\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[1\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[1\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[2\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[2\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[2\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[2\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[2\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[2\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[2\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[2\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[2\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[2\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[2\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[2\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[3\]\[0\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[3\]\[0\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[3\]\[1\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[3\]\[1\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[3\]\[2\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[3\]\[2\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[3\]\[3\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[3\]\[3\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[3\]\[4\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[3\]\[4\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datagrid\[3\]\[3\]\[5\] vgalab1.v(105) " "Info (10041): Inferred latch for \"datagrid\[3\]\[3\]\[5\]\" at vgalab1.v(105)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "datagrid " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"datagrid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outstreams " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outstreams\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info (12128): Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "vgalab1.v" "r0" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Info (12128): Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "vgalab1.v" "p1" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Info (12134): Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Info (12134): Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Info (12134): Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info (12134): Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info (12134): Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Info (12134): Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Info (12134): Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Info (12134): Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info (12134): Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_Audio_PLL.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:outer\[0\].inner\[0\].b " "Info (12128): Elaborating entity \"block\" for hierarchy \"block:outer\[0\].inner\[0\].b\"" {  } { { "vgalab1.v" "outer\[0\].inner\[0\].b" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_blocker color_blocker:colorer " "Info (12128): Elaborating entity \"color_blocker\" for hierarchy \"color_blocker:colorer\"" {  } { { "vgalab1.v" "colorer" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vgalab1.v(280) " "Warning (10270): Verilog HDL Case Statement warning at vgalab1.v(280): incomplete case statement has no default case item" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v1 vgalab1.v(280) " "Warning (10240): Verilog HDL Always Construct warning at vgalab1.v(280): inferring latch(es) for variable \"v1\", which holds its previous value in one or more paths through the always construct" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v2 vgalab1.v(280) " "Warning (10240): Verilog HDL Always Construct warning at vgalab1.v(280): inferring latch(es) for variable \"v2\", which holds its previous value in one or more paths through the always construct" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v3 vgalab1.v(280) " "Warning (10240): Verilog HDL Always Construct warning at vgalab1.v(280): inferring latch(es) for variable \"v3\", which holds its previous value in one or more paths through the always construct" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[0\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[0\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[1\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[1\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[2\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[2\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[3\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[3\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[4\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[4\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[5\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[5\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[6\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[6\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[7\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[7\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[8\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[8\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v3\[9\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v3\[9\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[0\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[0\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[1\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[1\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[2\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[2\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[3\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[3\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[4\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[4\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[5\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[5\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[6\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[6\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[7\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[7\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[8\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[8\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v2\[9\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v2\[9\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[0\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[0\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[1\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[1\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[2\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[2\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[3\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[3\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[4\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[4\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[5\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[5\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[6\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[6\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[7\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[7\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[8\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[8\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1\[9\] vgalab1.v(280) " "Info (10041): Inferred latch for \"v1\[9\]\" at vgalab1.v(280)" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:u1 " "Info (12128): Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:u1\"" {  } { { "vgalab1.v" "u1" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:pulser " "Info (12128): Elaborating entity \"oneshot\" for hierarchy \"oneshot:pulser\"" {  } { { "vgalab1.v" "pulser" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kbd " "Info (12128): Elaborating entity \"keyboard\" for hierarchy \"keyboard:kbd\"" {  } { { "vgalab1.v" "kbd" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info (13025): Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[9\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[9\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[8\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[8\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[7\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[7\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[6\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[6\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[5\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[5\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[4\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[4\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[3\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[3\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[2\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[2\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v1\[1\] color_blocker:colorer\|v1\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v1\[1\]\" merged with LATCH primitive \"color_blocker:colorer\|v1\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[9\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[9\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[8\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[8\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[7\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[7\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[6\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[6\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[5\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[5\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[4\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[4\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[3\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[3\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[2\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[2\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v2\[1\] color_blocker:colorer\|v2\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v2\[1\]\" merged with LATCH primitive \"color_blocker:colorer\|v2\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[9\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[9\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[8\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[8\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[7\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[7\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[6\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[6\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[5\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[5\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[4\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[4\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[3\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[3\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[2\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[2\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "color_blocker:colorer\|v3\[1\] color_blocker:colorer\|v3\[0\] " "Info (13026): Duplicate LATCH primitive \"color_blocker:colorer\|v3\[1\]\" merged with LATCH primitive \"color_blocker:colorer\|v3\[0\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color_blocker:colorer\|v1\[0\] " "Warning (13012): Latch color_blocker:colorer\|v1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datagrid\[0\]\[0\]\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal datagrid\[0\]\[0\]\[1\]" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color_blocker:colorer\|v2\[0\] " "Warning (13012): Latch color_blocker:colorer\|v2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datagrid\[0\]\[0\]\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal datagrid\[0\]\[0\]\[0\]" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color_blocker:colorer\|v3\[0\] " "Warning (13012): Latch color_blocker:colorer\|v3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datagrid\[0\]\[0\]\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal datagrid\[0\]\[0\]\[2\]" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Warning (13410): Pin \"TD_RESET\" is stuck at VCC" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.map.smsg " "Info (144001): Generated suppressed messages file //SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll " "Info (16011): Adding node \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning (21074): Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Info (21057): Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info (21058): Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Info (21059): Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Info (21061): Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Info: Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 20:49:50 2014 " "Info: Processing ended: Mon Mar 24 20:49:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 20:49:53 2014 " "Info: Processing started: Mon Mar 24 20:49:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgalab1 -c vgalab1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vgalab1 -c vgalab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgalab1 EP2C35F672C6 " "Info (119006): Selected device EP2C35F672C6 for design \"vgalab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Info (15535): Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 14 15 0 0 " "Info (15099): Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 14 15 -90 -9921 " "Info (15099): Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info (176445): Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info (176445): Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info (169125): Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 1016 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info (169125): Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 1017 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 1018 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[0\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[0\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[0\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[0\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[0\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[0\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[3\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[3\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[3\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[3\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[3\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[3\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[2\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[2\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[2\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[2\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[2\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[2\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[1\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[1\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[1\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[1\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[1\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[1\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[0\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[0\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[0\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[0\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[0\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[0\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[3\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[3\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[3\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[3\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[3\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[3\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[2\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[2\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[2\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[2\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[2\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[2\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[1\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[1\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[1\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[1\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[1\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[1\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[0\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[0\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[0\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[0\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[0\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[0\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[3\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[3\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[3\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[3\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[3\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[3\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[2\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[2\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[2\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[2\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[2\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[2\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[1\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[1\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[1\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[1\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[1\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[1\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[0\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[0\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[0\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[0\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[0\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[0\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[3\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[3\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[3\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[3\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[3\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[3\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[2\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[2\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[2\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[2\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[2\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[2\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[1\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[1\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[1\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[1\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[1\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[1\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "colorer\|v1\[0\]\|combout " "Warning (335094): Node \"colorer\|v1\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "colorer\|v2\[0\]\|combout " "Warning (335094): Node \"colorer\|v2\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "colorer\|v3\[0\]\|combout " "Warning (335094): Node \"colorer\|v3\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgalab1.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgalab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~19\|dataa " "Warning (332126): Node \"Add2~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~19\|combout " "Warning (332126): Node \"Add2~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~21\|dataa " "Warning (332126): Node \"Add2~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~21\|combout " "Warning (332126): Node \"Add2~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~17\|dataa " "Warning (332126): Node \"Add2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~17\|combout " "Warning (332126): Node \"Add2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~22\|dataa " "Warning (332126): Node \"Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~22\|combout " "Warning (332126): Node \"Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~15\|dataa " "Warning (332126): Node \"Add2~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~15\|combout " "Warning (332126): Node \"Add2~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~23\|dataa " "Warning (332126): Node \"Add2~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~23\|combout " "Warning (332126): Node \"Add2~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~13\|dataa " "Warning (332126): Node \"Add2~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~13\|combout " "Warning (332126): Node \"Add2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~24\|dataa " "Warning (332126): Node \"Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~24\|combout " "Warning (332126): Node \"Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~11\|dataa " "Warning (332126): Node \"Add2~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~11\|combout " "Warning (332126): Node \"Add2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~25\|dataa " "Warning (332126): Node \"Add2~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~25\|combout " "Warning (332126): Node \"Add2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~9\|dataa " "Warning (332126): Node \"Add2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~9\|combout " "Warning (332126): Node \"Add2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~26\|dataa " "Warning (332126): Node \"Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~26\|combout " "Warning (332126): Node \"Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~7\|dataa " "Warning (332126): Node \"Add2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~7\|combout " "Warning (332126): Node \"Add2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~27\|dataa " "Warning (332126): Node \"Add2~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~27\|combout " "Warning (332126): Node \"Add2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~11\|cin  to: Add2~25\|combout " "Info (332098): From: Add2~11\|cin  to: Add2~25\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~13\|cin  to: Add2~24\|combout " "Info (332098): From: Add2~13\|cin  to: Add2~24\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~15\|cin  to: Add2~23\|combout " "Info (332098): From: Add2~15\|cin  to: Add2~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~17\|cin  to: Add2~22\|combout " "Info (332098): From: Add2~17\|cin  to: Add2~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~19\|cin  to: Add2~21\|combout " "Info (332098): From: Add2~19\|cin  to: Add2~21\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~9\|cin  to: Add2~26\|combout " "Info (332098): From: Add2~9\|cin  to: Add2~26\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info (176353): Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 563 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3) " "Info (176353): Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 563 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 5 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 114 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:kbd\|keyboard_clk_filtered  " "Info (176353): Automatically promoted node keyboard:kbd\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|keyboard_clk_filtered~1 " "Info (176357): Destination node keyboard:kbd\|keyboard_clk_filtered~1" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 332 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 878 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|keyboard_clk_filtered~2 " "Info (176357): Destination node keyboard:kbd\|keyboard_clk_filtered~2" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 332 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 879 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|keyboard_clk_filtered~3 " "Info (176357): Destination node keyboard:kbd\|keyboard_clk_filtered~3" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 332 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 880 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 332 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 512 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:kbd\|clock  " "Info (176353): Automatically promoted node keyboard:kbd\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:kbd\|clock~0 " "Info (176357): Destination node keyboard:kbd\|clock~0" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 326 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 1001 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 326 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:kbd|clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 513 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "color_blocker:colorer\|WideOr0~0  " "Info (176353): Automatically promoted node color_blocker:colorer\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_blocker:colorer|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/" { { 0 { 0 ""} 0 829 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK " "Warning (15064): PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/VGA_Audio_PLL.v" 98 0 0 } } { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 64 0 0 } } { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning (15706): Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning (15706): Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning (15706): Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning (15706): Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning (15706): Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning (15706): Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning (15706): Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning (15706): Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning (15706): Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning (15706): Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning (15706): Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning (15706): Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning (15706): Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning (15706): Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning (15706): Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning (15706): Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning (15706): Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning (15706): Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning (15706): Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning (15706): Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning (15706): Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning (15706): Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning (15706): Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning (15706): Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning (15706): Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning (15706): Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning (15706): Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning (15706): Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning (15706): Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning (15706): Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning (15706): Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning (15706): Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning (15706): Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning (15706): Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning (15706): Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning (15706): Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning (15706): Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning (15706): Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning (15706): Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning (15706): Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning (15706): Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning (15706): Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning (15706): Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning (15706): Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning (15706): Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning (15706): Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning (15706): Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning (15706): Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning (15706): Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning (15706): Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning (15706): Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning (15706): Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning (15706): Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning (15706): Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning (15706): Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning (15706): Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning (15706): Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning (15706): Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning (15706): Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning (15706): Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning (15706): Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning (15706): Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning (15706): Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning (15706): Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning (15706): Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning (15706): Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning (15706): Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning (15706): Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15706): Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15706): Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15706): Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15706): Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15706): Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15706): Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15706): Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15706): Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15706): Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15706): Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15706): Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15706): Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15706): Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15706): Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15706): Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15706): Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15706): Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15706): Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15706): Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15706): Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15706): Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15706): Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning (15706): Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning (15706): Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning (15706): Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning (15706): Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning (15706): Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning (15706): Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning (15706): Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning (15706): Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning (15706): Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning (15706): Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning (15706): Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning (15706): Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning (15706): Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning (15706): Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning (15706): Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning (15706): Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning (15706): Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning (15706): Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning (15706): Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning (15706): Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning (15706): Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning (15706): Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning (15706): Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning (15706): Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning (15706): Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning (15706): Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning (15706): Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning (15706): Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning (15706): Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning (15706): Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning (15706): Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning (15706): Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning (15706): Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning (15706): Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning (15706): Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning (15706): Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning (15706): Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning (15706): Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning (15706): Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning (15706): Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning (15706): Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning (15706): Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning (15706): Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning (15706): Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning (15706): Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning (15706): Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning (15706): Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning (15706): Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning (15706): Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning (15706): Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning (15706): Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning (15706): Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning (15706): Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning (15706): Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning (15706): Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning (15706): Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning (15706): Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning (15706): Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning (15706): Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning (15706): Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning (15706): Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning (15706): Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning (15706): Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning (15706): Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning (15706): Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning (15706): Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning (15706): Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning (15706): Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning (15706): Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning (15706): Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning (15706): Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning (15706): Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning (15706): Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning (15706): Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning (15706): Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning (15706): Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning (15706): Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning (15706): Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning (15706): Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning (15706): Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning (15706): Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning (15706): Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning (15706): Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning (15706): Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning (15706): Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning (15706): Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning (15706): Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning (15706): Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning (15706): Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning (15706): Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning (15706): Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning (15706): Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning (15706): Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning (15706): Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning (15706): Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning (15706): Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning (15706): Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning (15706): Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning (15706): Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning (15706): Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning (15706): Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning (15706): Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning (15706): Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning (15706): Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning (15706): Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning (15706): Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning (15706): Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning (15706): Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning (15706): Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning (15706): Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning (15706): Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning (15706): Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning (15706): Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning (15706): Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning (15706): Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning (15706): Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning (15706): Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning (15706): Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning (15706): Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning (15706): Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning (15706): Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning (15706): Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning (15706): Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning (15706): Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning (15706): Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning (15706): Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning (15706): Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning (15706): Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning (15706): Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning (15706): Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning (15706): Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning (15706): Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning (15706): Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning (15706): Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning (15706): Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning (15706): Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning (15706): Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning (15706): Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning (15706): Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning (15706): Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning (15706): Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning (15706): Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning (15706): Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning (15706): Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning (15706): Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15706): Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15706): Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15706): Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15706): Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15706): Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15706): Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15706): Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15706): Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning (15706): Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning (15706): Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning (15706): Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning (15706): Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning (15706): Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning (15706): Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning (15706): Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning (15706): Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning (15706): Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning (15706): Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning (15706): Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning (15706): Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning (15706): Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning (15706): Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning (15706): Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning (15706): Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning (15706): Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning (15706): Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning (15706): Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning (15706): Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning (15706): Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning (15706): Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning (15706): Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning (15706): Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning (15706): Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning (15706): Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning (15706): Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning (15706): Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning (15706): Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning (15706): Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning (15706): Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning (15706): Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning (15706): Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning (15706): Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning (15706): Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning (15706): Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning (15706): Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning (15706): Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning (15706): Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning (15706): Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning (15706): Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning (15706): Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning (15706): Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning (15706): Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning (15706): Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning (15706): Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning (15706): Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning (15706): Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning (15706): Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning (15706): Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning (15706): Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning (15706): Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning (15706): Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning (15706): Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning (15706): Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning (15706): Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning (15706): Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning (15706): Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning (15706): Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning (15706): Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning (15706): Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning (15706): Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning (15706): Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning (15706): Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning (15706): Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning (15706): Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning (15706): Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning (15706): Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning (15706): Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning (15706): Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning (15706): Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning (15706): Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning (15706): Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning (15706): Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning (15706): Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning (15706): Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning (15706): Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning (15706): Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning (15706): Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning (15706): Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning (15706): Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning (15706): Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning (15706): Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning (15706): Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning (15706): Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning (15706): Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning (15706): Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning (15706): Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning (15706): Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning (15706): Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning (15706): Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning (15706): Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning (15706): Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info (170195): Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X44_Y24 X54_Y36 " "Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Warning (306006): Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info (306007): Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info (306007): Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info (306007): Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info (306007): Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info (306007): Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info (306007): Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info (306007): Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info (306007): Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info (306007): Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info (306007): Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info (306007): Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info (306007): Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info (306007): Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info (306007): Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info (306007): Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info (306007): Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info (306007): Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info (306007): Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info (306007): Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info (306007): Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info (306007): Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info (306007): Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info (306007): Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info (306007): Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info (306007): Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info (306007): Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info (306007): Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info (306007): Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info (306007): Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info (306007): Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info (306007): Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info (306007): Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info (306007): Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info (306007): Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info (306007): Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info (306007): Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info (306007): Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info (306007): Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info (306007): Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info (306007): Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info (306007): Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info (306007): Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info (306007): Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info (306007): Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info (306007): Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info (306007): Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info (306007): Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info (306007): Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info (306007): Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info (306007): Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info (306007): Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info (306007): Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info (306007): Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info (306007): Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info (306007): Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info (306007): Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info (306007): Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info (306007): Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info (306007): Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info (306007): Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info (306007): Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info (306007): Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info (306007): Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.fit.smsg " "Info (144001): Generated suppressed messages file //SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 429 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 429 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Info: Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 20:50:08 2014 " "Info: Processing ended: Mon Mar 24 20:50:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 20:50:14 2014 " "Info: Processing started: Mon Mar 24 20:50:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgalab1 -c vgalab1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vgalab1 -c vgalab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 20:50:14 2014 " "Info: Processing started: Mon Mar 24 20:50:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgalab1 -c vgalab1 " "Info: Command: quartus_sta vgalab1 -c vgalab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[2\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[2\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[2\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[2\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[2\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[2\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[0\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[0\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[0\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[0\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[0\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[0\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[1\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[1\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[1\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[1\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[1\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[1\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[3\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[3\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[3\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[3\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[3\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[3\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[3\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[3\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[3\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[3\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[3\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[3\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[0\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[0\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[0\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[0\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[2\]\[0\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[2\]\[0\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[1\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[1\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[1\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[1\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[1\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[1\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[2\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[2\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[2\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[2\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[2\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[2\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[3\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[3\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[3\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[3\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[3\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[3\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[2\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[2\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[2\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[2\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[2\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[2\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[1\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[1\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[1\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[1\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[3\]\[1\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[3\]\[1\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[0\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[0\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[0\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[0\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[0\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[0\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[1\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[1\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[1\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[1\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[1\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[1\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[2\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[2\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[2\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[2\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[2\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[2\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[0\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[0\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[0\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[0\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[1\]\[0\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[1\]\[0\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[3\]\[1\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[3\]\[1\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[3\]\[0\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[3\]\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "datagrid\[0\]\[3\]\[2\]\|combout " "Warning (335094): Node \"datagrid\[0\]\[3\]\[2\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "colorer\|v1\[0\]\|combout " "Warning (335094): Node \"colorer\|v1\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "colorer\|v2\[0\]\|combout " "Warning (335094): Node \"colorer\|v2\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "colorer\|v3\[0\]\|combout " "Warning (335094): Node \"colorer\|v3\[0\]\|combout\" is a latch" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 280 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgalab1.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgalab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27 CLOCK_27 " "Info (332110): create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27 CLOCK_27" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[0\]\} \{p1\|altpll_component\|pll\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[0\]\} \{p1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -phase -90.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -phase -90.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "Info (332105): create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "Info (332105): create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:kbd\|keyboard_clk_filtered keyboard:kbd\|keyboard_clk_filtered " "Info (332105): create_clock -period 1.000 -name keyboard:kbd\|keyboard_clk_filtered keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:kbd\|clock keyboard:kbd\|clock " "Info (332105): create_clock -period 1.000 -name keyboard:kbd\|clock keyboard:kbd\|clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name XXX\[0\] XXX\[0\] " "Info (332105): create_clock -period 1.000 -name XXX\[0\] XXX\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datagrid\[0\]\[0\]\[0\] datagrid\[0\]\[0\]\[0\] " "Info (332105): create_clock -period 1.000 -name datagrid\[0\]\[0\]\[0\] datagrid\[0\]\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~19\|dataa " "Warning (332126): Node \"Add2~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~19\|combout " "Warning (332126): Node \"Add2~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~21\|datab " "Warning (332126): Node \"Add2~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~21\|combout " "Warning (332126): Node \"Add2~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~17\|datab " "Warning (332126): Node \"Add2~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~17\|combout " "Warning (332126): Node \"Add2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~22\|dataa " "Warning (332126): Node \"Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~22\|combout " "Warning (332126): Node \"Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~15\|dataa " "Warning (332126): Node \"Add2~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~15\|combout " "Warning (332126): Node \"Add2~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~23\|datac " "Warning (332126): Node \"Add2~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~23\|combout " "Warning (332126): Node \"Add2~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~13\|datab " "Warning (332126): Node \"Add2~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~13\|combout " "Warning (332126): Node \"Add2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~24\|datac " "Warning (332126): Node \"Add2~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~24\|combout " "Warning (332126): Node \"Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~11\|dataa " "Warning (332126): Node \"Add2~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~11\|combout " "Warning (332126): Node \"Add2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~25\|datad " "Warning (332126): Node \"Add2~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~25\|combout " "Warning (332126): Node \"Add2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~9\|datab " "Warning (332126): Node \"Add2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~9\|combout " "Warning (332126): Node \"Add2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~26\|datac " "Warning (332126): Node \"Add2~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~26\|combout " "Warning (332126): Node \"Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~7\|dataa " "Warning (332126): Node \"Add2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~7\|combout " "Warning (332126): Node \"Add2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~27\|datac " "Warning (332126): Node \"Add2~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "Add2~27\|combout " "Warning (332126): Node \"Add2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v" 171 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~11\|cin  to: Add2~25\|combout " "Info (332098): From: Add2~11\|cin  to: Add2~25\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~13\|cin  to: Add2~24\|combout " "Info (332098): From: Add2~13\|cin  to: Add2~24\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~15\|cin  to: Add2~23\|combout " "Info (332098): From: Add2~15\|cin  to: Add2~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~17\|cin  to: Add2~22\|combout " "Info (332098): From: Add2~17\|cin  to: Add2~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~19\|cin  to: Add2~21\|combout " "Info (332098): From: Add2~19\|cin  to: Add2~21\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~9\|cin  to: Add2~26\|combout " "Info (332098): From: Add2~9\|cin  to: Add2~26\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.093 " "Info (332146): Worst-case setup slack is -20.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.093       -59.929 datagrid\[0\]\[0\]\[0\]  " "Info (332119):   -20.093       -59.929 datagrid\[0\]\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.680       -50.912 CLOCK_50  " "Info (332119):    -2.680       -50.912 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669       -29.304 keyboard:kbd\|keyboard_clk_filtered  " "Info (332119):    -1.669       -29.304 keyboard:kbd\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.776        -0.849 keyboard:kbd\|clock  " "Info (332119):    -0.776        -0.849 keyboard:kbd\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110         0.000 KEY\[2\]  " "Info (332119):     0.110         0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 KEY\[3\]  " "Info (332119):     0.379         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.490         0.000 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    33.490         0.000 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -19.785 " "Info (332146): Worst-case hold slack is -19.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.785       -59.321 datagrid\[0\]\[0\]\[0\]  " "Info (332119):   -19.785       -59.321 datagrid\[0\]\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.133        -5.766 KEY\[3\]  " "Info (332119):    -3.133        -5.766 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536        -2.536 CLOCK_50  " "Info (332119):    -2.536        -2.536 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066        -2.066 keyboard:kbd\|clock  " "Info (332119):    -2.066        -2.066 keyboard:kbd\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 KEY\[2\]  " "Info (332119):     0.391         0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 keyboard:kbd\|keyboard_clk_filtered  " "Info (332119):     0.391         0.000 keyboard:kbd\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.391         0.000 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.214 " "Info (332146): Worst-case recovery slack is -5.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.214      -105.848 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -5.214      -105.848 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.206 " "Info (332146): Worst-case removal slack is 4.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.206         0.000 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     4.206         0.000 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -14.492 " "Info (332146): Worst-case minimum pulse width slack is -14.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.492     -1392.528 datagrid\[0\]\[0\]\[0\]  " "Info (332119):   -14.492     -1392.528 datagrid\[0\]\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -23.380 CLOCK_50  " "Info (332119):    -1.380       -23.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 KEY\[2\]  " "Info (332119):    -1.222        -3.222 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 KEY\[3\]  " "Info (332119):    -1.222        -3.222 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 keyboard:kbd\|keyboard_clk_filtered  " "Info (332119):    -0.500       -22.000 keyboard:kbd\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 keyboard:kbd\|clock  " "Info (332119):    -0.500        -9.000 keyboard:kbd\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 XXX\[0\]  " "Info (332119):     0.500         0.000 XXX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27  " "Info (332119):    18.518         0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.841         0.000 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    18.841         0.000 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Info: Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 20:50:20 2014 " "Info: Processing ended: Mon Mar 24 20:50:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~11\|cin  to: Add2~25\|combout " "Info (332098): From: Add2~11\|cin  to: Add2~25\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~13\|cin  to: Add2~24\|combout " "Info (332098): From: Add2~13\|cin  to: Add2~24\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~15\|cin  to: Add2~23\|combout " "Info (332098): From: Add2~15\|cin  to: Add2~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~17\|cin  to: Add2~22\|combout " "Info (332098): From: Add2~17\|cin  to: Add2~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~19\|cin  to: Add2~21\|combout " "Info (332098): From: Add2~19\|cin  to: Add2~21\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add2~9\|cin  to: Add2~26\|combout " "Info (332098): From: Add2~9\|cin  to: Add2~26\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.437 " "Info (332146): Worst-case setup slack is -8.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.437       -25.166 datagrid\[0\]\[0\]\[0\]  " "Info (332119):    -8.437       -25.166 datagrid\[0\]\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759       -13.475 CLOCK_50  " "Info (332119):    -0.759       -13.475 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269        -3.799 keyboard:kbd\|keyboard_clk_filtered  " "Info (332119):    -0.269        -3.799 keyboard:kbd\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204         0.000 keyboard:kbd\|clock  " "Info (332119):     0.204         0.000 keyboard:kbd\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565         0.000 KEY\[2\]  " "Info (332119):     0.565         0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 KEY\[3\]  " "Info (332119):     0.665         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.846         0.000 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    36.846         0.000 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.965 " "Info (332146): Worst-case hold slack is -8.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.965       -26.873 datagrid\[0\]\[0\]\[0\]  " "Info (332119):    -8.965       -26.873 datagrid\[0\]\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723        -3.244 KEY\[3\]  " "Info (332119):    -1.723        -3.244 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580        -1.580 CLOCK_50  " "Info (332119):    -1.580        -1.580 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.309        -1.309 keyboard:kbd\|clock  " "Info (332119):    -1.309        -1.309 keyboard:kbd\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 KEY\[2\]  " "Info (332119):     0.215         0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 keyboard:kbd\|keyboard_clk_filtered  " "Info (332119):     0.215         0.000 keyboard:kbd\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.215         0.000 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.019 " "Info (332146): Worst-case recovery slack is -3.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.019       -62.271 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -3.019       -62.271 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.537 " "Info (332146): Worst-case removal slack is 2.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.537         0.000 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     2.537         0.000 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.066 " "Info (332146): Worst-case minimum pulse width slack is -6.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.066      -569.434 datagrid\[0\]\[0\]\[0\]  " "Info (332119):    -6.066      -569.434 datagrid\[0\]\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -23.380 CLOCK_50  " "Info (332119):    -1.380       -23.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 KEY\[2\]  " "Info (332119):    -1.222        -3.222 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 KEY\[3\]  " "Info (332119):    -1.222        -3.222 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 keyboard:kbd\|keyboard_clk_filtered  " "Info (332119):    -0.500       -22.000 keyboard:kbd\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 keyboard:kbd\|clock  " "Info (332119):    -0.500        -9.000 keyboard:kbd\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 XXX\[0\]  " "Info (332119):     0.500         0.000 XXX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27  " "Info (332119):    18.518         0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.841         0.000 p1\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    18.841         0.000 p1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 90 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Info: Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 20:50:29 2014 " "Info: Processing ended: Mon Mar 24 20:50:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 595 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 595 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
