\doxysubsubsubsection{MCO1 Clock Source }
\hypertarget{group___r_c_c___m_c_o1___clock___source}{}\label{group___r_c_c___m_c_o1___clock___source}\index{MCO1 Clock Source@{MCO1 Clock Source}}
Collaboration diagram for MCO1 Clock Source\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c___m_c_o1___clock___source}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___r_c_c___m_c_o1___clock___source_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_HSE@{RCC\_MCO1SOURCE\_HSE}}
\index{RCC\_MCO1SOURCE\_HSE@{RCC\_MCO1SOURCE\_HSE}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_HSE}{RCC\_MCO1SOURCE\_HSE}}
{\footnotesize\ttfamily \label{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f} 
\#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00305}{305}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635}\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_HSI@{RCC\_MCO1SOURCE\_HSI}}
\index{RCC\_MCO1SOURCE\_HSI@{RCC\_MCO1SOURCE\_HSI}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_HSI}{RCC\_MCO1SOURCE\_HSI}}
{\footnotesize\ttfamily \label{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635} 
\#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI~0x00000000U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00303}{303}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_LSE@{RCC\_MCO1SOURCE\_LSE}}
\index{RCC\_MCO1SOURCE\_LSE@{RCC\_MCO1SOURCE\_LSE}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_LSE}{RCC\_MCO1SOURCE\_LSE}}
{\footnotesize\ttfamily \label{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621} 
\#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00304}{304}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_PLLCLK@{RCC\_MCO1SOURCE\_PLLCLK}}
\index{RCC\_MCO1SOURCE\_PLLCLK@{RCC\_MCO1SOURCE\_PLLCLK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_PLLCLK}{RCC\_MCO1SOURCE\_PLLCLK}}
{\footnotesize\ttfamily \label{group___r_c_c___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b} 
\#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00306}{306}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

