Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/pedro/Documents/ISE/Registro_Serie_Serie/Simulacion_Serie_Serie_isim_beh.exe" -prj "/home/pedro/Documents/ISE/Registro_Serie_Serie/Simulacion_Serie_Serie_beh.prj" "work.Simulacion_Serie_Serie" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/pedro/Documents/ISE/Registro_Serie_Serie/Registro_Serie_Serie.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Registro_Serie_Serie/Simulacion_Serie_Serie.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98076 KB
Fuse CPU Usage: 2030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Registro_Serie_Serie [registro_serie_serie_default]
Compiling architecture behavior of entity simulacion_serie_serie
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/pedro/Documents/ISE/Registro_Serie_Serie/Simulacion_Serie_Serie_isim_beh.exe
Fuse Memory Usage: 411760 KB
Fuse CPU Usage: 2410 ms
GCC CPU Usage: 520 ms
