# Tiny Tapeout project information
project:
  title:        "VGA Mandelbrot Fractal Generator"      # Project title
  author:       "ECE298A Team"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "High-performance VGA Mandelbrot fractal generator with pipeline optimization achieving 211MHz+ capability"      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (50MHz)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_fractal"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "mandelbrot_engine.sv"
    - "mandelbrot_colour_mapper.sv"
    - "vga.sv"
    - "param_controller.sv"
    - "tt_um_fractal.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "zoom_in (Zoom in control - Active during VSYNC for smooth operation)"
  ui[1]: "zoom_out (Zoom out control - Active during VSYNC for smooth operation)"
  ui[2]: "pan_left (Pan left control - Immediate response)"
  ui[3]: "pan_right (Pan right control - Immediate response)"
  ui[4]: "pan_up (Pan up control - Immediate response)"
  ui[5]: "pan_down (Pan down control - Immediate response)"
  ui[6]: "reset_view (Reset to default view - Center fractal with good zoom)"
  ui[7]: "enable (Module enable - Master enable signal)"

  # Outputs
  uo[0]: "vga_r1 (VGA Red bit 1 - Red MSB)"
  uo[1]: "vga_g1 (VGA Green bit 1 - Green MSB)"
  uo[2]: "vga_b1 (VGA Blue bit 1 - Blue MSB)"
  uo[3]: "vga_vsync (VGA Vertical Sync - Active low)"
  uo[4]: "vga_r0 (VGA Red bit 0 - Red LSB)"
  uo[5]: "vga_g0 (VGA Green bit 0 - Green LSB)"
  uo[6]: "vga_b0 (VGA Blue bit 0 - Blue LSB)"
  uo[7]: "vga_hsync (VGA Horizontal Sync - Active low)"

  # Bidirectional pins
  uio[0]: "colour_mode[0] (Color mode bit 0 - 4 color schemes)"
  uio[1]: "colour_mode[1] (Color mode bit 1 - 4 color schemes)"
  uio[2]: "reserved"
  uio[3]: "reserved"
  uio[4]: "reserved"
  uio[5]: "reserved"
  uio[6]: "reserved"
  uio[7]: "reserved"

# Do not change!
yaml_version: 6
