{
  "design": {
    "design_info": {
      "boundary_crc": "0xB73A456DA6E9DD50",
      "device": "xc7s25csga324-1",
      "gen_directory": "../../../../man_bram.gen/sources_1/bd/loopback_uart_no_rst",
      "name": "loopback_uart_no_rst",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_1": "",
      "UART_0": "",
      "system_ila_0": "",
      "ilconstant_0": ""
    },
    "ports": {
      "UART_RXD_0": {
        "direction": "I"
      },
      "UART_TXD_0": {
        "direction": "O"
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "loopback_uart_no_rst_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "loopback_uart_no_rst_clk_wiz_1_0",
        "xci_path": "ip\\loopback_uart_no_rst_clk_wiz_1_0\\loopback_uart_no_rst_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.0"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "UART_0": {
        "vlnv": "xilinx.com:module_ref:UART:1.0",
        "ip_revision": "1",
        "xci_name": "loopback_uart_no_rst_UART_0_0",
        "xci_path": "ip\\loopback_uart_no_rst_UART_0_0\\loopback_uart_no_rst_UART_0_0.xci",
        "inst_hier_path": "UART_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RST",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "RST": {
            "type": "rst",
            "direction": "I"
          },
          "UART_TXD": {
            "direction": "O"
          },
          "UART_RXD": {
            "direction": "I"
          },
          "DIN": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "DIN_VLD": {
            "direction": "I"
          },
          "DIN_RDY": {
            "direction": "O"
          },
          "DOUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DOUT_VLD": {
            "direction": "O"
          },
          "FRAME_ERROR": {
            "direction": "O"
          },
          "PARITY_ERROR": {
            "direction": "O"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "21",
        "xci_name": "loopback_uart_no_rst_system_ila_0_0",
        "xci_path": "ip\\loopback_uart_no_rst_system_ila_0_0\\loopback_uart_no_rst_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "65536"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          }
        }
      },
      "ilconstant_0": {
        "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "UART_0_DOUT": {
        "ports": [
          "UART_0/DOUT",
          "system_ila_0/probe0",
          "UART_0/DIN"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "UART_0_DOUT_VLD": {
        "ports": [
          "UART_0/DOUT_VLD",
          "system_ila_0/probe1",
          "UART_0/DIN_VLD"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "UART_0_UART_TXD": {
        "ports": [
          "UART_0/UART_TXD",
          "UART_TXD_0"
        ]
      },
      "UART_RXD_0_1": {
        "ports": [
          "UART_RXD_0",
          "UART_0/UART_RXD"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_1/clk_in1"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "system_ila_0/clk",
          "UART_0/CLK"
        ]
      },
      "ilconstant_0_dout": {
        "ports": [
          "ilconstant_0/dout",
          "UART_0/RST"
        ]
      }
    }
  }
}