A51 MACRO ASSEMBLER  START_XC                                                             09/15/2015 09:49:57 PAGE     1


MACRO ASSEMBLER A51 V8.02
OBJECT MODULE PLACED IN START_XC.OBJ
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\A51.EXE START_XC.a51 SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 
                       2     ;------------------------------------------------------------------------------
                       3     ;  This file is part of the C51 Compiler package
                       4     ;  Startup Code for the Infineon XC8xx devices 
                       5     ;  Copyright (c) 1988-2005 Keil Elektronik GmbH and Keil Software, Inc.
                       6     ;  Version 1.00
                       7     ;
                       8     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                       9     ;------------------------------------------------------------------------------
                      10     ;  STARTUP.A51:  This code is executed after processor reset.
                      11     ;
                      12     ;  To translate this file use A51 with the following invocation:
                      13     ;
                      14     ;     A51 STARTUP.A51
                      15     ;
                      16     ;  To link the modified STARTUP.OBJ file to your application use the following
                      17     ;  Lx51 invocation:
                      18     ;
                      19     ;     Lx51 your object file list, STARTUP.OBJ  controls
                      20     ;
                      21     ;------------------------------------------------------------------------------
                      22     ;
                      23     ;<e> Use off-chip XTAL
                      24     ;<i> XC8xx series runs by default from on-chip osciallator.
                      25     ;<i> optionally you may use a off-chip XTAL
  0001                26     XTAL        EQU     1   ; set to 0 On-chip oscillator
                      27     
                      28     ; <o> PLL N-Divider
                      29     ; <0=>  N=10
                      30     ; <1=>  N=12
                      31     ; <2=>  N=13
                      32     ; <3=>  N=14
                      33     ; <4=>  N=15
                      34     ; <5=>  N=16
                      35     ; <6=>  N=17
                      36     ; <7=>  N=18
                      37     ; <8=>  N=19
                      38     ; <9=>  N=20 (9.6 MHz On-Chip XTAL)
                      39     ; <10=> N=24 (8 MHz Ext XTAL)
                      40     ; <11=> N=30
                      41     ; <12=> N=32
                      42     ; <13=> N=36
                      43     ; <14=> N=40
                      44     ; <15=> N=48
  000A                45     NDIV        EQU    10   ; default 9
                      46     ;</e>
                      47     ;------------------------------------------------------------------------------
                      48     ;
                      49     ;  User-defined <h> Power-On Initialization of Memory
                      50     ;
                      51     ;  With the following EQU statements the initialization of memory
                      52     ;  at processor reset can be defined:
                      53     ;
                      54     ;<o> IDATA memory length <0x0-0x100>
                      55     ;<i> Note: The absolute start-address of IDATA memory is always 0
                      56     ;<i>       The IDATA space overlaps physically the DATA and BIT areas.
  0080                57     IDATALEN        EQU     0x80
                      58     ;
A51 MACRO ASSEMBLER  START_XC                                                             09/15/2015 09:49:57 PAGE     2

                      59     ; <o> XDATA memory start address <0x0-0xFFFF> 
                      60     ; <i> absolute start-address of XDATA memory
  F000                61     XDATASTART      EQU     0xF000     
                      62     ;
                      63     ; <o> XDATA memory length <0x0-0xFFFF> 
                      64     ; <i> length of XDATA memory in bytes.
  0200                65     XDATALEN        EQU     0x200      
                      66     ;
                      67     ; <o> PDATA memory start address <0x0-0xFFFF> 
                      68     ; <i> absolute start-address of PDATA memory
  0000                69     PDATASTART      EQU     0H
                      70     ;
                      71     ; <o> PDATA memory length <0x0-0xFF> 
                      72     ; <i> length of PDATA memory in bytes.
  0000                73     PDATALEN        EQU     0H
                      74     ;
                      75     ; </h>
                      76     ;------------------------------------------------------------------------------
                      77     ;
                      78     ; <h> Reentrant Stack Initilization
                      79     ;
                      80     ;  The following EQU statements define the stack pointer for reentrant
                      81     ;  functions and initialized it:
                      82     ;
                      83     ; Stack Space for reentrant functions in the SMALL model.
                      84     ; <e> Activate reentrant Stack (SMALL model)
  0000                85     IBPSTACK        EQU     0       ; set to 1 if small reentrant is used.
                      86     ; <o> top of stack <0x0-0xFF> 
                      87     ; <i> set top of stack to highest location+1 
  0100                88     IBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                      89     ; </e>
                      90     ;
                      91     ;  Stack Space for reentrant functions in the LARGE model.      
                      92     ; <e> Activate reentrant Stack (LARGE model)
  0000                93     XBPSTACK        EQU     0       ; set to 1 if large reentrant is used.
                      94     ; <o> top of stack <0x0-0xFFFF> 
                      95     ; <i> set top of stack to highest location+1.
  0000                96     XBPSTACKTOP     EQU     0xFFFF +1   ; default 0FFFFH+1 
                      97     ; </e>
                      98     ;
                      99     ;  Stack Space for reentrant functions in the COMPACT model.    
                     100     ; <e> Activate reentrant Stack (COMPACT model)
  0000               101     PBPSTACK        EQU     0       ; set to 1 if compact reentrant is used.
                     102     ;
                     103     ; <o> top of stack <0x0-0xFF> 
                     104     ; <i> set top of stack to highest location+1.
  0100               105     PBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                     106     ; </e>
                     107     ; </h>
                     108     ;------------------------------------------------------------------------------
                     109     ;
                     110     ;  <e>Set Memory Page for Using the Compact Model with 64 KByte xdata RAM
                     111     ;
                     112     ;  <i>Define the xdata page used for pdata variables. 
                     113     ;  <i>PPAGE must conform with the PPAGE set in the linker invocation.
                     114     ;
                     115     ; Enable pdata memory page initalization
  0000               116     PPAGEENABLE     EQU     0       ; set to 1 if pdata object are used.
                     117     ;
                     118     ; <o> PPAGE number <0x0-0xFF> 
                     119     ; <i> uppermost 256-byte address of the page used for pdata variables.
  00F0               120     PPAGE           EQU     0xF0
                     121     ;
                     122     ; <o> SFR address which supplies uppermost address byte <0x0-0xFF> 
                     123     ; <i> most 8051 variants use P2 as uppermost address byte
  00A0               124     PPAGE_SFR       DATA    0A0H
A51 MACRO ASSEMBLER  START_XC                                                             09/15/2015 09:49:57 PAGE     3

                     125     ;
                     126     ; </e>
                     127     ;------------------------------------------------------------------------------
                     128     
                     129     ; Standard SFR Symbols 
  00E0               130     ACC     DATA    0E0H
  00F0               131     B       DATA    0F0H
  0081               132     SP      DATA    81H
  0082               133     DPL     DATA    82H
  0083               134     DPH     DATA    83H
                     135     
                     136     ; XC8xx specific SFR Symbols used in STARTUP code
  00BF               137     sfr  SCU_PAGE = 0xBF
  00B7               138     sfr  PLL_CON  = 0xB7
  00B6               139     sfr  OSC_CON  = 0xB6
  00BB               140     sfr  PASSWD   = 0xBB
                     141     
                     142     
                     143                     NAME    ?C_STARTUP
                     144     
                     145     
                     146     ?C_C51STARTUP   SEGMENT   CODE
                     147     ?STACK          SEGMENT   IDATA
                     148     
----                 149                     RSEG    ?STACK
0000                 150                     DS      1
                     151     
                     152                     EXTRN CODE (?C_START)
                     153                     PUBLIC  ?C_STARTUP
                     154     
----                 155                     CSEG    AT      0
0000 020000   F      156     ?C_STARTUP:     LJMP    STARTUP1
                     157     
----                 158                     RSEG    ?C_C51STARTUP
                     159     
0000                 160     STARTUP1:
                     161     
                     162     IF XTAL <> 0
                     163                                             ; switch to external XTAL
0000 75BF01          164                     MOV     SCU_PAGE,#1
0003 43B704          165                     ORL     PLL_CON, #0x04  ; OSCDISC = 1   _ _ _ NDIV, VCOBYP, OSCDISC, RESLD,
                              LOCK
0006 43B604          166                     ORL     OSC_CON, #0x04  ; OSCSS = 1     0, 0, 0, OSCPD, XPD, OSCSS, ORDRES,
                              OSCR
0009 53B6F7          167                     ANL     OSC_CON, #0xF7  ; XPD = 0       power xtal
                     168                                     
000C 780A            169                     MOV     R0,#10          ; delay around 1.5 ms
000E                 170     DelayXTAL:
000E D9FE            171                     DJNZ    R1,$
0010 D8FC            172                     DJNZ    R0,DelayXTAL
                     173                                             ; redetection of osc
0012                 174     OSCR_NOTSET:
0012 43B602          175                     ORL     OSC_CON, #0x02  ; ORDRES = 1
0015                 176     WAIT_ORDRES_0:
0015 E5B6            177                     MOV     A,OSC_CON
0017 20E1FB          178                     JB      ACC.1,WAIT_ORDRES_0
001A 30E0F5          179                     JNB     ACC.0,OSCR_NOTSET
                     180             
                     181                                             ; VCOBYP to change N-Divider
001D 43B708          182                     ORL     PLL_CON, #0x08  ; VCOBYP = 1
0020 53B7FB          183                     ANL     PLL_CON, #0xFB  ; OSCDISC = 0
0023 75BB98          184                     MOV     PASSWD,  #0x98  ; open access to writing protected bit
0026 53B70F          185                     ANL     PLL_CON, #0x0F
0029 43B7A0          186                     ORL     PLL_CON, #NDIV*16
                     187     
002C 43B702          188                     ORL     PLL_CON, #0x02  ; detect PLL lock
A51 MACRO ASSEMBLER  START_XC                                                             09/15/2015 09:49:57 PAGE     4

002F                 189     WAIT_LOCK:
002F E5B7            190                     MOV     A, PLL_CON
0031 30E0FB          191                     JNB     ACC.0, WAIT_LOCK
                     192                          ; reconnect to PLL
0034 53B7F7          193                     ANL     PLL_CON, #0xF7  ; VCOBYP = 0
0037 75BF00          194                     MOV     SCU_PAGE,#0
                     195     ENDIF
                     196     
                     197     IF IDATALEN <> 0
003A 787F            198                     MOV     R0,#IDATALEN - 1
003C E4              199                     CLR     A
003D F6              200     IDATALOOP:      MOV     @R0,A
003E D8FD            201                     DJNZ    R0,IDATALOOP
                     202     ENDIF
                     203     
                     204     IF XDATALEN <> 0
0040 90F000          205                     MOV     DPTR,#XDATASTART
0043 7F00            206                     MOV     R7,#LOW (XDATALEN)
                     207       IF (LOW (XDATALEN)) <> 0
                                             MOV     R6,#(HIGH (XDATALEN)) +1
                               ELSE
0045 7E02            210                     MOV     R6,#HIGH (XDATALEN)
                     211       ENDIF
0047 E4              212                     CLR     A
0048 F0              213     XDATALOOP:      MOVX    @DPTR,A
0049 A3              214                     INC     DPTR
004A DFFC            215                     DJNZ    R7,XDATALOOP
004C DEFA            216                     DJNZ    R6,XDATALOOP
                     217     ENDIF
                     218     
                     219     IF PPAGEENABLE <> 0
                                             MOV     PPAGE_SFR,#PPAGE
                             ENDIF
                     222     
                     223     IF PDATALEN <> 0
                                             MOV     R0,#LOW (PDATASTART)
                                             MOV     R7,#LOW (PDATALEN)
                                             CLR     A
                             PDATALOOP:      MOVX    @R0,A
                                             INC     R0
                                             DJNZ    R7,PDATALOOP
                             ENDIF
                     231     
                     232     IF IBPSTACK <> 0
                             EXTRN DATA (?C_IBP)
                             
                                             MOV     ?C_IBP,#LOW IBPSTACKTOP
                             ENDIF
                     237     
                     238     IF XBPSTACK <> 0
                             EXTRN DATA (?C_XBP)
                             
                                             MOV     ?C_XBP,#HIGH XBPSTACKTOP
                                             MOV     ?C_XBP+1,#LOW XBPSTACKTOP
                             ENDIF
                     244     
                     245     IF PBPSTACK <> 0
                             EXTRN DATA (?C_PBP)
                                             MOV     ?C_PBP,#LOW PBPSTACKTOP
                             ENDIF
                     249     
004E 758100   F      250                     MOV     SP,#?STACK-1
                     251     
0051 020000   F      252                     LJMP    ?C_START
                     253     
                     254     ; Overwrite ?C?DPSEL address for XC866 Device
A51 MACRO ASSEMBLER  START_XC                                                             09/15/2015 09:49:57 PAGE     5

                     255     PUBLIC ?C?DPSEL
  00A2               256     ?C?DPSEL DATA 0A2H   ; DPSEL address for Mentor M8051EW
                     257     
                     258                     END
                             
A51 MACRO ASSEMBLER  START_XC                                                             09/15/2015 09:49:57 PAGE     6

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

?C?DPSEL . . . . .  D ADDR   00A2H   A   
?C_C51STARTUP. . .  C SEG    0054H       REL=UNIT
?C_START . . . . .  C ADDR   -----       EXT
?C_STARTUP . . . .  C ADDR   0000H   A   
?STACK . . . . . .  I SEG    0001H       REL=UNIT
ACC. . . . . . . .  D ADDR   00E0H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
DELAYXTAL. . . . .  C ADDR   000EH   R   SEG=?C_C51STARTUP
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
IBPSTACK . . . . .  N NUMB   0000H   A   
IBPSTACKTOP. . . .  N NUMB   0100H   A   
IDATALEN . . . . .  N NUMB   0080H   A   
IDATALOOP. . . . .  C ADDR   003DH   R   SEG=?C_C51STARTUP
NDIV . . . . . . .  N NUMB   000AH   A   
OSCR_NOTSET. . . .  C ADDR   0012H   R   SEG=?C_C51STARTUP
OSC_CON. . . . . .  D ADDR   00B6H   A   
PASSWD . . . . . .  D ADDR   00BBH   A   
PBPSTACK . . . . .  N NUMB   0000H   A   
PBPSTACKTOP. . . .  N NUMB   0100H   A   
PDATALEN . . . . .  N NUMB   0000H   A   
PDATASTART . . . .  N NUMB   0000H   A   
PLL_CON. . . . . .  D ADDR   00B7H   A   
PPAGE. . . . . . .  N NUMB   00F0H   A   
PPAGEENABLE. . . .  N NUMB   0000H   A   
PPAGE_SFR. . . . .  D ADDR   00A0H   A   
SCU_PAGE . . . . .  D ADDR   00BFH   A   
SP . . . . . . . .  D ADDR   0081H   A   
STARTUP1 . . . . .  C ADDR   0000H   R   SEG=?C_C51STARTUP
WAIT_LOCK. . . . .  C ADDR   002FH   R   SEG=?C_C51STARTUP
WAIT_ORDRES_0. . .  C ADDR   0015H   R   SEG=?C_C51STARTUP
XBPSTACK . . . . .  N NUMB   0000H   A   
XBPSTACKTOP. . . .  N NUMB   0000H   A   
XDATALEN . . . . .  N NUMB   0200H   A   
XDATALOOP. . . . .  C ADDR   0048H   R   SEG=?C_C51STARTUP
XDATASTART . . . .  N NUMB   F000H   A   
XTAL . . . . . . .  N NUMB   0001H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
