{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701986606110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701986606110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:03:26 2023 " "Processing started: Thu Dec  7 16:03:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701986606110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986606110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bUSR -c 4bUSR " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bUSR -c 4bUSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986606111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701986606237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701986606237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bUSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bUSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bUSR-ArchbUSR " "Found design unit 1: bUSR-ArchbUSR" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986612332 ""} { "Info" "ISGN_ENTITY_NAME" "1 bUSR " "Found entity 1: bUSR" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986612332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986612332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file LSL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSL-ArchLSL " "Found design unit 1: LSL-ArchLSL" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986612332 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Found entity 1: LSL" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986612332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986612332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LRS.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file LRS.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LRS-ArchLRS " "Found design unit 1: LRS-ArchLRS" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986612332 ""} { "Info" "ISGN_ENTITY_NAME" "1 LRS " "Found entity 1: LRS" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986612332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986612332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchShifterDisplay " "Found design unit 1: Display-ArchShifterDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986612333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986612333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986612333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bUSR " "Elaborating entity \"bUSR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701986612359 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "displayMessage2 bUSR.vhd(16) " "VHDL Signal Declaration warning at bUSR.vhd(16): used explicit default value for signal \"displayMessage2\" because signal was never assigned a value" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701986612360 "|bUSR"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "displayMessage3 bUSR.vhd(17) " "VHDL Signal Declaration warning at bUSR.vhd(17): used explicit default value for signal \"displayMessage3\" because signal was never assigned a value" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701986612360 "|bUSR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg bUSR.vhd(52) " "VHDL Process Statement warning at bUSR.vhd(52): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input bUSR.vhd(55) " "VHDL Process Statement warning at bUSR.vhd(55): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSLShifterResult bUSR.vhd(59) " "VHDL Process Statement warning at bUSR.vhd(59): signal \"LSLShifterResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LRSShifterResult bUSR.vhd(62) " "VHDL Process Statement warning at bUSR.vhd(62): signal \"LRSShifterResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg bUSR.vhd(47) " "VHDL Process Statement warning at bUSR.vhd(47): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\] bUSR.vhd(47) " "Inferred latch for \"reg\[0\]\" at bUSR.vhd(47)" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\] bUSR.vhd(47) " "Inferred latch for \"reg\[1\]\" at bUSR.vhd(47)" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\] bUSR.vhd(47) " "Inferred latch for \"reg\[2\]\" at bUSR.vhd(47)" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\] bUSR.vhd(47) " "Inferred latch for \"reg\[3\]\" at bUSR.vhd(47)" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986612361 "|bUSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSL LSL:LogicShiftLeft " "Elaborating entity \"LSL\" for hierarchy \"LSL:LogicShiftLeft\"" {  } { { "bUSR.vhd" "LogicShiftLeft" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701986612365 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LSL.vhdl(19) " "VHDL Process Statement warning at LSL.vhdl(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986612365 "|bUSR|LSL:LogicShiftLeft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRS LRS:LogicShiftRight " "Elaborating entity \"LRS\" for hierarchy \"LRS:LogicShiftRight\"" {  } { { "bUSR.vhd" "LogicShiftRight" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701986612366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LRS.vhdl(19) " "VHDL Process Statement warning at LRS.vhdl(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986612366 "|bUSR|LRS:LogicShiftRight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shifter LRS.vhdl(29) " "VHDL Process Statement warning at LRS.vhdl(29): signal \"shifter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986612366 "|bUSR|LRS:LogicShiftRight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:PrintMessage " "Elaborating entity \"Display\" for hierarchy \"Display:PrintMessage\"" {  } { { "bUSR.vhd" "PrintMessage" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701986612367 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NoneMessage Display.vhd(14) " "VHDL Signal Declaration warning at Display.vhd(14): used explicit default value for signal \"NoneMessage\" because signal was never assigned a value" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701986612371 "|bUSR|Display:PrintMessage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux Display.vhd(34) " "Verilog HDL or VHDL warning at Display.vhd(34): object \"aux\" assigned a value but never read" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701986612371 "|bUSR|Display:PrintMessage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputMessage Display.vhd(37) " "VHDL Process Statement warning at Display.vhd(37): signal \"inputMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986612371 "|bUSR|Display:PrintMessage"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701986612761 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701986612761 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LRS:LogicShiftRight\|shifter\[0\] LRS:LogicShiftRight\|shifter\[0\]~_emulated LRS:LogicShiftRight\|shifter\[0\]~1 " "Register \"LRS:LogicShiftRight\|shifter\[0\]\" is converted into an equivalent circuit using register \"LRS:LogicShiftRight\|shifter\[0\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[0\]~1\"" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986612761 "|bUSR|LRS:LogicShiftRight|shifter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LRS:LogicShiftRight\|shifter\[1\] LRS:LogicShiftRight\|shifter\[1\]~_emulated LRS:LogicShiftRight\|shifter\[1\]~5 " "Register \"LRS:LogicShiftRight\|shifter\[1\]\" is converted into an equivalent circuit using register \"LRS:LogicShiftRight\|shifter\[1\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[1\]~5\"" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986612761 "|bUSR|LRS:LogicShiftRight|shifter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LRS:LogicShiftRight\|shifter\[2\] LRS:LogicShiftRight\|shifter\[2\]~_emulated LRS:LogicShiftRight\|shifter\[2\]~9 " "Register \"LRS:LogicShiftRight\|shifter\[2\]\" is converted into an equivalent circuit using register \"LRS:LogicShiftRight\|shifter\[2\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[2\]~9\"" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986612761 "|bUSR|LRS:LogicShiftRight|shifter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LRS:LogicShiftRight\|shifter\[3\] LRS:LogicShiftRight\|shifter\[3\]~_emulated LRS:LogicShiftRight\|shifter\[3\]~13 " "Register \"LRS:LogicShiftRight\|shifter\[3\]\" is converted into an equivalent circuit using register \"LRS:LogicShiftRight\|shifter\[3\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[3\]~13\"" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986612761 "|bUSR|LRS:LogicShiftRight|shifter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LSL:LogicShiftLeft\|shifterOutput\[0\] LSL:LogicShiftLeft\|shifterOutput\[0\]~_emulated LRS:LogicShiftRight\|shifter\[0\]~1 " "Register \"LSL:LogicShiftLeft\|shifterOutput\[0\]\" is converted into an equivalent circuit using register \"LSL:LogicShiftLeft\|shifterOutput\[0\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[0\]~1\"" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986612761 "|bUSR|LSL:LogicShiftLeft|shifterOutput[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LSL:LogicShiftLeft\|shifterOutput\[1\] LSL:LogicShiftLeft\|shifterOutput\[1\]~_emulated LRS:LogicShiftRight\|shifter\[1\]~5 " "Register \"LSL:LogicShiftLeft\|shifterOutput\[1\]\" is converted into an equivalent circuit using register \"LSL:LogicShiftLeft\|shifterOutput\[1\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[1\]~5\"" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986612761 "|bUSR|LSL:LogicShiftLeft|shifterOutput[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LSL:LogicShiftLeft\|shifterOutput\[2\] LSL:LogicShiftLeft\|shifterOutput\[2\]~_emulated LRS:LogicShiftRight\|shifter\[2\]~9 " "Register \"LSL:LogicShiftLeft\|shifterOutput\[2\]\" is converted into an equivalent circuit using register \"LSL:LogicShiftLeft\|shifterOutput\[2\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[2\]~9\"" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986612761 "|bUSR|LSL:LogicShiftLeft|shifterOutput[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LSL:LogicShiftLeft\|shifterOutput\[3\] LSL:LogicShiftLeft\|shifterOutput\[3\]~_emulated LRS:LogicShiftRight\|shifter\[3\]~13 " "Register \"LSL:LogicShiftLeft\|shifterOutput\[3\]\" is converted into an equivalent circuit using register \"LSL:LogicShiftLeft\|shifterOutput\[3\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[3\]~13\"" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986612761 "|bUSR|LSL:LogicShiftLeft|shifterOutput[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701986612761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701986612894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701986613235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701986613235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701986613278 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701986613278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701986613278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701986613278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701986613284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 16:03:33 2023 " "Processing ended: Thu Dec  7 16:03:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701986613284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701986613284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701986613284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986613284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701986614368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701986614369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:03:34 2023 " "Processing started: Thu Dec  7 16:03:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701986614369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701986614369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 4bUSR -c 4bUSR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 4bUSR -c 4bUSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701986614369 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701986614390 ""}
{ "Info" "0" "" "Project  = 4bUSR" {  } {  } 0 0 "Project  = 4bUSR" 0 0 "Fitter" 0 0 1701986614390 ""}
{ "Info" "0" "" "Revision = 4bUSR" {  } {  } 0 0 "Revision = 4bUSR" 0 0 "Fitter" 0 0 1701986614390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701986614434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701986614434 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "4bUSR EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"4bUSR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701986614441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701986614467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701986614467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701986614546 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701986614551 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701986614582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701986614582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701986614582 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701986614582 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701986614584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701986614584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701986614584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701986614584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701986614584 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701986614584 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701986614585 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701986614837 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "4bUSR.sdc " "Synopsys Design Constraints File file not found: '4bUSR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701986614838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701986614838 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701986614842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701986614843 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701986614843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701986614869 ""}  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701986614869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LSL:LogicShiftLeft\|shifterResult\[0\]~0 " "Destination node LSL:LogicShiftLeft\|shifterResult\[0\]~0" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRS:LogicShiftRight\|shifter\[0\]~2 " "Destination node LRS:LogicShiftRight\|shifter\[0\]~2" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRS:LogicShiftRight\|shifter\[1\]~6 " "Destination node LRS:LogicShiftRight\|shifter\[1\]~6" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRS:LogicShiftRight\|shifter\[2\]~10 " "Destination node LRS:LogicShiftRight\|shifter\[2\]~10" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LSL:LogicShiftLeft\|shifterOutput\[3\]~6 " "Destination node LSL:LogicShiftLeft\|shifterOutput\[3\]~6" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRS:LogicShiftRight\|shifter\[3\]~14 " "Destination node LRS:LogicShiftRight\|shifter\[3\]~14" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LSL:LogicShiftLeft\|shifterOutput\[0\]~0 " "Destination node LSL:LogicShiftLeft\|shifterOutput\[0\]~0" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LSL:LogicShiftLeft\|secondClock~0 " "Destination node LSL:LogicShiftLeft\|secondClock~0" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LSL:LogicShiftLeft\|shifterOutput\[1\]~2 " "Destination node LSL:LogicShiftLeft\|shifterOutput\[1\]~2" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LSL:LogicShiftLeft\|shifterOutput\[2\]~4 " "Destination node LSL:LogicShiftLeft\|shifterOutput\[2\]~4" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701986614869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701986614869 ""}  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701986614869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:PrintMessage\|thirdClock  " "Automatically promoted node Display:PrintMessage\|thirdClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701986614870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:PrintMessage\|thirdClock~0 " "Destination node Display:PrintMessage\|thirdClock~0" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701986614870 ""}  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701986614870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LRS:LogicShiftRight\|secondClock  " "Automatically promoted node LRS:LogicShiftRight\|secondClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701986614870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRS:LogicShiftRight\|secondClock~0 " "Destination node LRS:LogicShiftRight\|secondClock~0" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701986614870 ""}  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701986614870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LSL:LogicShiftLeft\|secondClock  " "Automatically promoted node LSL:LogicShiftLeft\|secondClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701986614870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LSL:LogicShiftLeft\|secondClock~0 " "Destination node LSL:LogicShiftLeft\|secondClock~0" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701986614870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701986614870 ""}  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701986614870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux3~2  " "Automatically promoted node Mux3~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701986614870 ""}  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701986614870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701986615019 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701986615020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701986615020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701986615020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701986615021 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701986615023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701986615023 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701986615023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701986615044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701986615045 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701986615045 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701986615058 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701986615060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701986615374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701986615450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701986615458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701986616070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701986616070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701986616235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/mnt/External/Codigos/VHDL/Projects/Practica9/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701986616588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701986616588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701986617013 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701986617013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701986617014 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701986617110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701986617115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701986617234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701986617234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701986617351 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701986617595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701986617956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 16:03:37 2023 " "Processing ended: Thu Dec  7 16:03:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701986617956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701986617956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701986617956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701986617956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701986619098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701986619098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:03:39 2023 " "Processing started: Thu Dec  7 16:03:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701986619098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701986619098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 4bUSR -c 4bUSR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 4bUSR -c 4bUSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701986619098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701986619200 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701986619385 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701986619395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701986619447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 16:03:39 2023 " "Processing ended: Thu Dec  7 16:03:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701986619447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701986619447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701986619447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701986619447 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701986620038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701986620432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701986620433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:03:40 2023 " "Processing started: Thu Dec  7 16:03:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701986620433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701986620433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 4bUSR -c 4bUSR " "Command: quartus_sta 4bUSR -c 4bUSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701986620433 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701986620456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701986620504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701986620504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986620529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986620529 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701986620631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "4bUSR.sdc " "Synopsys Design Constraints File file not found: '4bUSR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701986620642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986620642 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:PrintMessage\|thirdClock Display:PrintMessage\|thirdClock " "create_clock -period 1.000 -name Display:PrintMessage\|thirdClock Display:PrintMessage\|thirdClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701986620644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701986620644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LRS:LogicShiftRight\|secondClock LRS:LogicShiftRight\|secondClock " "create_clock -period 1.000 -name LRS:LogicShiftRight\|secondClock LRS:LogicShiftRight\|secondClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701986620644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LSL:LogicShiftLeft\|secondClock LSL:LogicShiftLeft\|secondClock " "create_clock -period 1.000 -name LSL:LogicShiftLeft\|secondClock LSL:LogicShiftLeft\|secondClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701986620644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selector\[0\] selector\[0\] " "create_clock -period 1.000 -name selector\[0\] selector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701986620644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701986620644 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701986620644 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701986620647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701986620648 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701986620648 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701986620651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701986620668 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701986620668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.928 " "Worst-case setup slack is -5.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.928            -266.385 Display:PrintMessage\|thirdClock  " "   -5.928            -266.385 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.631            -165.014 clock  " "   -4.631            -165.014 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.046             -11.187 reset  " "   -4.046             -11.187 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.042            -134.669 LRS:LogicShiftRight\|secondClock  " "   -4.042            -134.669 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.988             -21.647 LSL:LogicShiftLeft\|secondClock  " "   -2.988             -21.647 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986620669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 LSL:LogicShiftLeft\|secondClock  " "    0.144               0.000 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 LRS:LogicShiftRight\|secondClock  " "    0.417               0.000 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Display:PrintMessage\|thirdClock  " "    0.453               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 clock  " "    0.760               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.820               0.000 reset  " "    1.820               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986620670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.073 " "Worst-case recovery slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 clock  " "    0.073               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 LRS:LogicShiftRight\|secondClock  " "    0.176               0.000 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 LSL:LogicShiftLeft\|secondClock  " "    0.182               0.000 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 Display:PrintMessage\|thirdClock  " "    0.973               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986620671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.056 " "Worst-case removal slack is -1.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.056             -49.632 Display:PrintMessage\|thirdClock  " "   -1.056             -49.632 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -1.596 LSL:LogicShiftLeft\|secondClock  " "   -0.228              -1.596 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -7.972 LRS:LogicShiftRight\|secondClock  " "   -0.222              -7.972 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -6.775 clock  " "   -0.105              -6.775 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986620673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -102.629 clock  " "   -3.000            -102.629 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selector\[0\]  " "   -3.000              -3.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 Display:PrintMessage\|thirdClock  " "   -1.487             -71.376 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 LRS:LogicShiftRight\|secondClock  " "   -1.487             -53.532 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 LSL:LogicShiftLeft\|secondClock  " "   -1.487             -16.357 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986620674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986620674 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701986620750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701986620771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701986620929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701986620989 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701986620996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701986620996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.434 " "Worst-case setup slack is -5.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.434            -245.220 Display:PrintMessage\|thirdClock  " "   -5.434            -245.220 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.236            -143.085 clock  " "   -4.236            -143.085 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.751             -10.077 reset  " "   -3.751             -10.077 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.733            -123.801 LRS:LogicShiftRight\|secondClock  " "   -3.733            -123.801 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.905             -20.596 LSL:LogicShiftLeft\|secondClock  " "   -2.905             -20.596 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 LSL:LogicShiftLeft\|secondClock  " "    0.144               0.000 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 LRS:LogicShiftRight\|secondClock  " "    0.359               0.000 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Display:PrintMessage\|thirdClock  " "    0.401               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 clock  " "    0.702               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656               0.000 reset  " "    1.656               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.141 " "Worst-case recovery slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clock  " "    0.141               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 LRS:LogicShiftRight\|secondClock  " "    0.241               0.000 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 LSL:LogicShiftLeft\|secondClock  " "    0.247               0.000 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 Display:PrintMessage\|thirdClock  " "    1.002               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.011 " "Worst-case removal slack is -1.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011             -47.486 Display:PrintMessage\|thirdClock  " "   -1.011             -47.486 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -1.547 LSL:LogicShiftLeft\|secondClock  " "   -0.221              -1.547 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -7.704 LRS:LogicShiftRight\|secondClock  " "   -0.214              -7.704 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -6.644 clock  " "   -0.103              -6.644 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -102.629 clock  " "   -3.000            -102.629 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selector\[0\]  " "   -3.000              -3.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 Display:PrintMessage\|thirdClock  " "   -1.487             -71.376 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 LRS:LogicShiftRight\|secondClock  " "   -1.487             -53.532 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 LSL:LogicShiftLeft\|secondClock  " "   -1.487             -16.357 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621015 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701986621131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701986621228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701986621230 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701986621230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.886 " "Worst-case setup slack is -1.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886             -82.063 Display:PrintMessage\|thirdClock  " "   -1.886             -82.063 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475             -34.953 clock  " "   -1.475             -34.953 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253              -7.931 LSL:LogicShiftLeft\|secondClock  " "   -1.253              -7.931 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240              -2.776 reset  " "   -1.240              -2.776 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097             -35.180 LRS:LogicShiftRight\|secondClock  " "   -1.097             -35.180 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 LSL:LogicShiftLeft\|secondClock  " "    0.049               0.000 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 LRS:LogicShiftRight\|secondClock  " "    0.152               0.000 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Display:PrintMessage\|thirdClock  " "    0.186               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 clock  " "    0.302               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 reset  " "    0.783               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.096 " "Worst-case recovery slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -6.190 clock  " "   -0.096              -6.190 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -2.722 LRS:LogicShiftRight\|secondClock  " "   -0.077              -2.722 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.504 LSL:LogicShiftLeft\|secondClock  " "   -0.072              -0.504 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 Display:PrintMessage\|thirdClock  " "    0.283               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.455 " "Worst-case removal slack is -0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455             -21.377 Display:PrintMessage\|thirdClock  " "   -0.455             -21.377 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.588 LSL:LogicShiftLeft\|secondClock  " "   -0.084              -0.588 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -2.844 LRS:LogicShiftRight\|secondClock  " "   -0.079              -2.844 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -4.404 clock  " "   -0.068              -4.404 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.321 clock  " "   -3.000             -74.321 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selector\[0\]  " "   -3.000              -3.000 selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 Display:PrintMessage\|thirdClock  " "   -1.000             -48.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 LRS:LogicShiftRight\|secondClock  " "   -1.000             -36.000 LRS:LogicShiftRight\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 LSL:LogicShiftLeft\|secondClock  " "   -1.000             -11.000 LSL:LogicShiftLeft\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701986621260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701986621260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701986621694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701986621695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701986621774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 16:03:41 2023 " "Processing ended: Thu Dec  7 16:03:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701986621774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701986621774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701986621774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701986621774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701986623090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701986623091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:03:43 2023 " "Processing started: Thu Dec  7 16:03:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701986623091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701986623091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 4bUSR -c 4bUSR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 4bUSR -c 4bUSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701986623091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701986623267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4bUSR.vo /mnt/External/Codigos/VHDL/Projects/Practica9/simulation/questa/ simulation " "Generated file 4bUSR.vo in folder \"/mnt/External/Codigos/VHDL/Projects/Practica9/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701986623345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701986623356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 16:03:43 2023 " "Processing ended: Thu Dec  7 16:03:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701986623356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701986623356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701986623356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701986623356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701986623966 ""}
