// Seed: 4066141132
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  assign module_2.id_7 = 0;
  output wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3
    , id_9,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri0 id_7
);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign id_0 = -1 == id_5;
endmodule
module module_2 (
    output uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    output tri1  id_3,
    output tri0  id_4,
    output uwire id_5,
    output wire  id_6,
    inout  tri0  id_7,
    output tri0  id_8,
    output uwire id_9,
    input  wor   id_10,
    input  tri0  id_11,
    input  wor   id_12,
    output uwire id_13,
    input  tri1  id_14
);
  wire [-1 : 1 'b0] id_16;
  initial assert (id_10);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
