INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2025.1.110
INFO     : Compiled: May  7 2025.
INFO     : 
INFO     : Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

INFO     : Reading project database "C:\Users\caleb\.efinity\project/test_project/test_project.xml"
INFO     : Analyzing Verilog file 'C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(186): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(205): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(231): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(279): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(285): compiling module 'EFX_OSC_V3' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(294): compiling module 'EFX_FPLL_V1' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(348): compiling module 'EFX_JTAG_V1' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(357): compiling module 'EFX_JTAG_CTRL' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(364): compiling module 'EFX_LVDS_RX_V1' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(381): compiling module 'EFX_LVDS_TX_V1' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(399): compiling module 'EFX_LVDS_RX_V2' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(426): compiling module 'EFX_LVDS_TX_V2' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(446): compiling module 'EFX_LVDS_BIDIR_V2' [VERI-1018]
INFO     : Reading project database "C:\Users\caleb\.efinity\project/test_project/test_project.xml"
INFO     : ***** Beginning Analysis ... *****
INFO     : default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file 'C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:/Efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:\Users\caleb\.efinity\project\test_project\top_level.sv' [VERI-1482]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(11): data object 'deb1' is already declared [VERI-2170]
INFO     : C:\Users\caleb\.efinity\project\test_project\top_level.sv(8): previous declaration of 'deb1' is from here [VERI-1967]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(11): second declaration of 'deb1' is ignored [VERI-1329]
INFO     : C:\Users\caleb\.efinity\project\test_project\top_level.sv(8): previous declaration of 'deb2' is from here [VERI-1967]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(33): illegal multiple concatenation without { [VERI-2281]
INFO     : Analyzing Verilog file 'C:\Users\caleb\.efinity\project\test_project\button_press.sv' [VERI-1482]
INFO     : Analysis took 0.0470694 seconds.
INFO     : 	Analysis took 0.015625 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 53.58 MB, end = 53.604 MB, delta = 0.024 MB
INFO     : 	Analysis peak virtual memory usage = 53.612 MB
INFO     : Analysis resident set memory usage: begin = 57.364 MB, end = 58.692 MB, delta = 1.328 MB
INFO     : 	Analysis peak resident set memory usage = 58.692 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
INFO     : C:\Users\caleb\.efinity\project\test_project\top_level.sv(1): compiling module 'top_level' [VERI-1018]
INFO     : C:\Users\caleb\.efinity\project\test_project\top_level.sv(72): compiling module 'debounce' [VERI-1018]
INFO     : C:\Users\caleb\.efinity\project\test_project\button_press.sv(1): compiling module 'button_press' [VERI-1018]
WARNING  : C:\Users\caleb\.efinity\project\test_project\button_press.sv(28): latch inferred for net 'next_out' [VERI-2580]
WARNING  : C:\Users\caleb\.efinity\project\test_project\button_press.sv(28): 'next_out' inside always_comb block does not represent combinational logic [VERI-1899]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(12): actual bit length 32 differs from formal bit length 1 for port 'reset' [VERI-1330]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(13): actual bit length 32 differs from formal bit length 1 for port 'reset' [VERI-1330]
INFO     : C:\Users\caleb\.efinity\project\test_project\top_level.sv(104): compiling module 'SPI(data_length=32)' [VERI-1018]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(112): actual bit length 32 differs from formal bit length 1 for port 'reset' [VERI-1330]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(113): actual bit length 32 differs from formal bit length 1 for port 'reset' [VERI-1330]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(114): actual bit length 32 differs from formal bit length 1 for port 'reset' [VERI-1330]
INFO     : C:\Users\caleb\.efinity\project\test_project\top_level.sv(81): compiling module 'pwm' [VERI-1018]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(50): expression size 4 truncated to fit in target size 2 [VERI-1209]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(63): expression size 12 truncated to fit in target size 11 [VERI-1209]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(67): expression size 32 truncated to fit in target size 11 [VERI-1209]
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(6): net 'period[1]' does not have a driver [VDB-1002]
INFO     : Elaboration took 0.0087824 seconds.
INFO     : 	Elaboration took 0 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 53.604 MB, end = 55.656 MB, delta = 2.052 MB
INFO     : 	Elaboration peak virtual memory usage = 55.656 MB
INFO     : Elaboration resident set memory usage: begin = 58.712 MB, end = 61.8 MB, delta = 3.088 MB
INFO     : 	Elaboration peak resident set memory usage = 61.8 MB
INFO     : ***** Ending Elaboration ... *****
INFO     : ... Setting Synthesis Option: mode=speed
INFO     : ***** Beginning Reading Mapping Library ... *****
INFO     : Analyzing Verilog file 'C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(8): compiling module 'EFX_ADD' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(21): compiling module 'EFX_FF' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(38): compiling module 'EFX_COMB4' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(48): compiling module 'EFX_GBUFCE' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(57): compiling module 'EFX_LUT4' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(65): compiling module 'EFX_MULT' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(100): compiling module 'EFX_DSP48' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(156): compiling module 'EFX_DSP24' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(209): compiling module 'EFX_DSP12' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(262): compiling module 'EFX_RAM_4K' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(322): compiling module 'EFX_RAM_5K' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(394): compiling module 'EFX_DPRAM_5K' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(499): compiling module 'RAMB5' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(561): compiling module 'EFX_RAM_10K' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(653): compiling module 'EFX_RAM10' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(754): compiling module 'EFX_DPRAM10' [VERI-1018]
INFO     : C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
INFO     : Reading Mapping Library took 0.0118526 seconds.
INFO     : 	Reading Mapping Library took 0 seconds (approximately) in total CPU time.
INFO     : Reading Mapping Library virtual memory usage: begin = 56.68 MB, end = 57.708 MB, delta = 1.028 MB
INFO     : 	Reading Mapping Library peak virtual memory usage = 57.708 MB
INFO     : Reading Mapping Library resident set memory usage: begin = 63.892 MB, end = 63.9 MB, delta = 0.008 MB
INFO     : 	Reading Mapping Library peak resident set memory usage = 63.9 MB
INFO     : ***** Ending Reading Mapping Library ... *****
INFO     : ... Pre-synthesis checks begin
INFO     : Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'neg_cs' input pin 'reset' is tied to constant (=0). [EFX-0266]
WARNING  : Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128) [EFX-0200]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0200]
INFO     : Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0). [EFX-0266]
INFO     : ... Pre-synthesis checks end (Real time : 0s)
INFO     : ... NameSpace init begin
INFO     : ... NameSpace init end (Real time : 0s)
INFO     : ... Mapping design "top_level"
INFO     : ... Hierarchical pre-synthesis "debounce" begin
INFO     : ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "button_press" begin
INFO     : ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "SPI(data_length=32)" begin
INFO     : Instance 'neg_cs' is equivalent to 'pos_cs', it will be optimized. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114) [EFX-0673]
INFO     : ... Hierarchical pre-synthesis "SPI(data_length=32)" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "pwm" begin
INFO     : ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "top_level" begin
INFO     : ... Clock Enable Synthesis Performed on 13 flops.
INFO     : ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s)
INFO     : ... Flat synthesis begin
INFO     : ... Flat synthesis end (Real time : 0s)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s)
INFO     : ... Check and break combinational loops begin
INFO     : ... Check and break combinational loops end (Real time : 0s)
INFO     : ... Sequential Optimization begin
INFO     : ... Clock Network 'CLK_50' with 60 loads will be considered for sequential optimization.
INFO     : ... No sequential optimization performed on Clock Network comms/gen_clk
INFO     : ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
INFO     : ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
INFO     : ... Sequential Optimization deduced 25 equivalent points.
INFO     : ... Sequential Optimization end (Real time : 4s)
INFO     : ... Setup for logic synthesis begin
INFO     : ... Setup for logic synthesis end (Real time : 0s)
INFO     : ... LUT mapping begin
INFO     : ... LS, strategy: 3, nd: 60, ed: 188, lv: 4, pw: 194.11
INFO     : ... LUT mapping end (Real time : 0s)
INFO     : ... Post-synthesis Verific netlist creation begin
INFO     : ... Post-synthesis Verific netlist creation end (Real time : 0s)
INFO     : ... Postmap Retiming Optimization begin
INFO     : ... Clock Network 'CLK_50~CLK_50' with 49 loads will be considered for retiming optimization.
INFO     : ... Clock Network 'comms/gen_clk' with 14 loads will be considered for retiming optimization.
INFO     : ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
INFO     : ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
INFO     : ... Performed 0 retime moves.
INFO     : ... Postmap Retiming Optimization end (Real time : 10s)
INFO     : ***** Beginning VDB Netlist Checker ... *****
WARNING  : C:\Users\caleb\.efinity\project\test_project\top_level.sv(26): Input/inout port SPI_incoming is unconnected and will be removed. [VDB-8003]
WARNING  : Found 1 warnings in the post-synthesis netlist.
INFO     : VDB Netlist Checker took 0.0003621 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 107.596 MB, end = 107.676 MB, delta = 0.08 MB
INFO     : 	VDB Netlist Checker peak virtual memory usage = 107.684 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 112.152 MB, end = 112.292 MB, delta = 0.14 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 112.292 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Resource Summary 
INFO     : =============================== 
INFO     : EFX_ADD         : 	36
INFO     : EFX_LUT4        : 	61
INFO     : EFX_FF          : 	65
INFO     : EFX_GBUFCE      : 	5
INFO     : =============================== 
INFO     : ... Post-Map Verilog Writer begin
INFO     : Writing netlist 'top_level' to Verilog file 'C:/Users/caleb/.efinity/project/test_project/outflow/test_project.map.v' [VDB-1030]
INFO     : ... Post-Map Verilog Writer end (Real time : 0s)
INFO     : The entire flow of EFX_MAP took 13.9351 seconds.
INFO     : 	The entire flow of EFX_MAP took 12.5625 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_MAP virtual memory usage: begin = 17.996 MB, end = 107.676 MB, delta = 89.68 MB
INFO     : 	The entire flow of EFX_MAP peak virtual memory usage = 107.684 MB
INFO     : The entire flow of EFX_MAP resident set memory usage: begin = 16.644 MB, end = 112.396 MB, delta = 95.752 MB
INFO     : 	The entire flow of EFX_MAP peak resident set memory usage = 112.396 MB
