INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_3/D_latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch_dataflow
INFO: [VRFC 10-2458] undeclared symbol R_i, assumed default net type wire [C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_3/D_latch_dataflow.v:13]
INFO: [VRFC 10-2458] undeclared symbol S_i, assumed default net type wire [C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_3/D_latch_dataflow.v:14]
INFO: [VRFC 10-2458] undeclared symbol Q_i, assumed default net type wire [C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_3/D_latch_dataflow.v:15]
INFO: [VRFC 10-2458] undeclared symbol Qbar_i, assumed default net type wire [C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_3/D_latch_dataflow.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_3/D_latch_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_3/lab5_1_3_D_Latch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
