<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: /home/runner/work/circt-www/circt-www/circt_src/include/circt/Conversion/ImportVerilog.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6507148dea4b4fcbe52c0e4690bbd890.html">circt</a></li><li class="navelem"><a class="el" href="dir_88ae65303ac62a5c45f5c2e6f8455278.html">Conversion</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ImportVerilog.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ImportVerilog_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- ImportVerilog.h - Slang Verilog frontend integration ---------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// Defines the interface to the Verilog frontend.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef CIRCT_CONVERSION_IMPORTVERILOG_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define CIRCT_CONVERSION_IMPORTVERILOG_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVM_8h.html">circt/Support/LLVM.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="namespacellvm.html">   20</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">class </span>SourceMgr;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacemlir.html">mlir</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>LocationAttr;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>TimingScope;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;} <span class="comment">// namespace mlir</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacecirct.html">circt</a> {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/// Options that control how Verilog input files are parsed and processed.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/// See `slang::driver::Driver::Options` for inspiration. Also check out</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/// `Driver::addStandardArgs()` for some inspiration on how to expose these on</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// the command line.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html">   36</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ImportVerilogOptions.html">ImportVerilogOptions</a> {<span class="comment"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// Limit importing to linting or parsing only.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">   38</a></span>&#160;<span class="comment"></span>  <span class="keyword">enum class</span> <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">Mode</a> {<span class="comment"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">    /// Only lint the input, without elaboration and lowering to CIRCT IR.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span>    <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36a5fc8554e87d699a9b6aab1a34459227b">OnlyLint</a>,<span class="comment"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">    /// Only parse and elaborate the input, without mapping to CIRCT IR.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span>    <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36aa5d34e474b1988b2124dfdf608f75e7f">OnlyParse</a>,<span class="comment"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">    /// Perform a full import and mapping to CIRCT IR.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span>    <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36abbd47109890259c0127154db1af26c75">Full</a></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  };</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a689f5b04c5b4443c2e5e1ad0c0095135">   46</a></span>&#160;  <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">Mode</a> <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a689f5b04c5b4443c2e5e1ad0c0095135">mode</a> = <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36abbd47109890259c0127154db1af26c75">Mode::Full</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// Include paths</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// A list of include directories in which to search for files.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a7ba2268732da5efc297f33843c2ac7a1">   53</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a7ba2268732da5efc297f33843c2ac7a1">includeDirs</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// A list of system include directories in which to search for files.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a7586394f5e1b9277d3187f7e6fdc7e80">   56</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a7586394f5e1b9277d3187f7e6fdc7e80">includeSystemDirs</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// A list of library directories in which to search for missing modules.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a3a923bd2420dced5b608d4a4e19696dc">   59</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a3a923bd2420dced5b608d4a4e19696dc">libDirs</a>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// A list of extensions that will be used to search for library files.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a1cee52ec8120a5891fec3cb62edd685b">   62</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a1cee52ec8120a5891fec3cb62edd685b">libExts</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// A list of extensions that will be used to exclude files.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a8a4480868ea56f8fcd02e6831267b4f5">   65</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a8a4480868ea56f8fcd02e6831267b4f5">excludeExts</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// A list of preprocessor directives to be ignored.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a165b3f1df810d2b54348b93fc9bed513">   68</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a165b3f1df810d2b54348b93fc9bed513">ignoreDirectives</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// Preprocessing</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// The maximum depth of included files before an error is issued.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a0f08115619696c88dbec65566930adea">   75</a></span>&#160;<span class="comment"></span>  std::optional&lt;uint32_t&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a0f08115619696c88dbec65566930adea">maxIncludeDepth</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// A list of macros that should be defined in each compilation unit.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a2e986bc4fe87f402b8173c0cae2b984f">   78</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a2e986bc4fe87f402b8173c0cae2b984f">defines</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// A list of macros that should be undefined in each compilation unit.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a89cb8f3de0c2dabf45be90aed2300bdd">   81</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a89cb8f3de0c2dabf45be90aed2300bdd">undefines</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// If true, library files will inherit macro definitions from primary source</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// files.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a1da9c2bf50500654b576d5dc83e7d3ac">   85</a></span>&#160;<span class="comment"></span>  std::optional&lt;bool&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a1da9c2bf50500654b576d5dc83e7d3ac">librariesInheritMacros</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// Compilation</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  /// A string that indicates the default time scale to use for any design</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// elements that don&#39;t specify one explicitly.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#aebc08a3f377a1cc4e4b8f74abfa09263">   93</a></span>&#160;<span class="comment"></span>  std::optional&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#aebc08a3f377a1cc4e4b8f74abfa09263">timeScale</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// If true, allow various to be referenced before they are declared.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a06976127bcc62ee4f18b504f7731ae8f">   96</a></span>&#160;<span class="comment"></span>  std::optional&lt;bool&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a06976127bcc62ee4f18b504f7731ae8f">allowUseBeforeDeclare</a>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// If true, ignore errors about unknown modules.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#adeb70a800501494631a2422b79dcf85c">   99</a></span>&#160;<span class="comment"></span>  std::optional&lt;bool&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#adeb70a800501494631a2422b79dcf85c">ignoreUnknownModules</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// If non-empty, specifies the list of modules that should serve as the top</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// modules in the design. If empty, this will be automatically determined</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// based on which modules are unreferenced elsewhere.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#af811fb9a8c2d1d681158c7d5240f220e">  104</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#af811fb9a8c2d1d681158c7d5240f220e">topModules</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// A list of top-level module parameters to override, of the form</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// `&lt;name&gt;=&lt;value&gt;`.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#abeb9c84f69c2ac14d7675629ce1c4d17">  108</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#abeb9c84f69c2ac14d7675629ce1c4d17">paramOverrides</a>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">// Diagnostics Control</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">  /// The maximum number of errors to print before giving up.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#afce1023e96fd57c4bc3c6b4ad00e1167">  115</a></span>&#160;<span class="comment"></span>  std::optional&lt;uint32_t&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#afce1023e96fd57c4bc3c6b4ad00e1167">errorLimit</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// A list of warning options that will be passed to the DiagnosticEngine.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a10f481101738ab46c57933091aca6159">  118</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a10f481101738ab46c57933091aca6159">warningOptions</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  /// A list of paths in which to suppress warnings.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a502f7c930d7e4ff86ce5a9b5b56412f1">  121</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a502f7c930d7e4ff86ce5a9b5b56412f1">suppressWarningsPaths</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// File lists</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  /// If set to true, all source files will be treated as part of a single</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// compilation unit, meaning all of their text will be merged together.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a37c0b9968d3f1c5d8e2143980926ece4">  129</a></span>&#160;<span class="comment"></span>  std::optional&lt;bool&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a37c0b9968d3f1c5d8e2143980926ece4">singleUnit</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// A list of library files to include in the compilation.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilogOptions.html#a040b93dc522f471ea91a6dbbb24310b7">  132</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::string&gt; <a class="code" href="structcirct_1_1ImportVerilogOptions.html#a040b93dc522f471ea91a6dbbb24310b7">libraryFiles</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;};</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/// Parse files in a source manager as Verilog source code and populate the</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/// given MLIR `module` with corresponding ops.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span>mlir::LogicalResult</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacecirct.html#ac9c3af24b2c09ed8d9cc0cd2671eb3f4">  138</a></span>&#160;<a class="code" href="namespacecirct.html#ac9c3af24b2c09ed8d9cc0cd2671eb3f4">importVerilog</a>(llvm::SourceMgr &amp;sourceMgr, mlir::MLIRContext *context,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;              mlir::TimingScope &amp;ts, mlir::ModuleOp module,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;              <span class="keyword">const</span> <a class="code" href="structcirct_1_1ImportVerilogOptions.html">ImportVerilogOptions</a> *options = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/// Run the files in a source manager through Slang&#39;s Verilog preprocessor and</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/// emit the result to the given output stream.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span>mlir::LogicalResult</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="namespacecirct.html#ae7018555071ac970572f56c73f0fd35a">  145</a></span>&#160;<a class="code" href="namespacecirct.html#ae7018555071ac970572f56c73f0fd35a">preprocessVerilog</a>(llvm::SourceMgr &amp;sourceMgr, mlir::MLIRContext *context,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                  mlir::TimingScope &amp;ts, llvm::raw_ostream &amp;os,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                  <span class="keyword">const</span> <a class="code" href="structcirct_1_1ImportVerilogOptions.html">ImportVerilogOptions</a> *options = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/// Register the `import-verilog` MLIR translation.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacecirct.html#af38f84835e25707495eb5370c3e5591d">registerFromVerilogTranslation</a>();</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/// Return a human-readable string describing the slang frontend version linked</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/// into CIRCT.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span>std::string <a class="code" href="namespacecirct.html#a85579b6420c9fb3fbb833b8c1c73d3e1">getSlangVersion</a>();</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;} <span class="comment">// namespace circt</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// CIRCT_CONVERSION_IMPORTVERILOG_H</span></div>
<div class="ttc" id="aLLVM_8h_html"><div class="ttname"><a href="LLVM_8h.html">LLVM.h</a></div></div>
<div class="ttc" id="anamespacecirct_html"><div class="ttname"><a href="namespacecirct.html">circt</a></div><div class="ttdoc">This file defines an intermediate representation for circuits acting as an abstraction for constraint...</div><div class="ttdef"><b>Definition:</b> <a href="DebugAnalysis_8h_source.html#l00021">DebugAnalysis.h:21</a></div></div>
<div class="ttc" id="anamespacecirct_html_a85579b6420c9fb3fbb833b8c1c73d3e1"><div class="ttname"><a href="namespacecirct.html#a85579b6420c9fb3fbb833b8c1c73d3e1">circt::getSlangVersion</a></div><div class="ttdeci">std::string getSlangVersion()</div><div class="ttdoc">Return a human-readable string describing the slang frontend version linked into CIRCT.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8cpp_source.html#l00034">ImportVerilog.cpp:34</a></div></div>
<div class="ttc" id="anamespacecirct_html_ac9c3af24b2c09ed8d9cc0cd2671eb3f4"><div class="ttname"><a href="namespacecirct.html#ac9c3af24b2c09ed8d9cc0cd2671eb3f4">circt::importVerilog</a></div><div class="ttdeci">mlir::LogicalResult importVerilog(llvm::SourceMgr &amp;sourceMgr, mlir::MLIRContext *context, mlir::TimingScope &amp;ts, mlir::ModuleOp module, const ImportVerilogOptions *options=nullptr)</div><div class="ttdoc">Parse files in a source manager as Verilog source code and populate the given MLIR module with corres...</div></div>
<div class="ttc" id="anamespacecirct_html_ae7018555071ac970572f56c73f0fd35a"><div class="ttname"><a href="namespacecirct.html#ae7018555071ac970572f56c73f0fd35a">circt::preprocessVerilog</a></div><div class="ttdeci">mlir::LogicalResult preprocessVerilog(llvm::SourceMgr &amp;sourceMgr, mlir::MLIRContext *context, mlir::TimingScope &amp;ts, llvm::raw_ostream &amp;os, const ImportVerilogOptions *options=nullptr)</div><div class="ttdoc">Run the files in a source manager through Slang's Verilog preprocessor and emit the result to the giv...</div></div>
<div class="ttc" id="anamespacecirct_html_af38f84835e25707495eb5370c3e5591d"><div class="ttname"><a href="namespacecirct.html#af38f84835e25707495eb5370c3e5591d">circt::registerFromVerilogTranslation</a></div><div class="ttdeci">void registerFromVerilogTranslation()</div><div class="ttdoc">Register the import-verilog MLIR translation.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8cpp_source.html#l00376">ImportVerilog.cpp:376</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00020">ImportVerilog.h:20</a></div></div>
<div class="ttc" id="anamespacemlir_html"><div class="ttname"><a href="namespacemlir.html">mlir</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugAnalysis_8h_source.html#l00016">DebugAnalysis.h:16</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html">circt::ImportVerilogOptions</a></div><div class="ttdoc">Options that control how Verilog input files are parsed and processed.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00036">ImportVerilog.h:36</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a040b93dc522f471ea91a6dbbb24310b7"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a040b93dc522f471ea91a6dbbb24310b7">circt::ImportVerilogOptions::libraryFiles</a></div><div class="ttdeci">std::vector&lt; std::string &gt; libraryFiles</div><div class="ttdoc">A list of library files to include in the compilation.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00132">ImportVerilog.h:132</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a06976127bcc62ee4f18b504f7731ae8f"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a06976127bcc62ee4f18b504f7731ae8f">circt::ImportVerilogOptions::allowUseBeforeDeclare</a></div><div class="ttdeci">std::optional&lt; bool &gt; allowUseBeforeDeclare</div><div class="ttdoc">If true, allow various to be referenced before they are declared.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00096">ImportVerilog.h:96</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a0f08115619696c88dbec65566930adea"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a0f08115619696c88dbec65566930adea">circt::ImportVerilogOptions::maxIncludeDepth</a></div><div class="ttdeci">std::optional&lt; uint32_t &gt; maxIncludeDepth</div><div class="ttdoc">The maximum depth of included files before an error is issued.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00075">ImportVerilog.h:75</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a10f481101738ab46c57933091aca6159"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a10f481101738ab46c57933091aca6159">circt::ImportVerilogOptions::warningOptions</a></div><div class="ttdeci">std::vector&lt; std::string &gt; warningOptions</div><div class="ttdoc">A list of warning options that will be passed to the DiagnosticEngine.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00118">ImportVerilog.h:118</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a165b3f1df810d2b54348b93fc9bed513"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a165b3f1df810d2b54348b93fc9bed513">circt::ImportVerilogOptions::ignoreDirectives</a></div><div class="ttdeci">std::vector&lt; std::string &gt; ignoreDirectives</div><div class="ttdoc">A list of preprocessor directives to be ignored.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00068">ImportVerilog.h:68</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a1cee52ec8120a5891fec3cb62edd685b"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a1cee52ec8120a5891fec3cb62edd685b">circt::ImportVerilogOptions::libExts</a></div><div class="ttdeci">std::vector&lt; std::string &gt; libExts</div><div class="ttdoc">A list of extensions that will be used to search for library files.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00062">ImportVerilog.h:62</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a1da9c2bf50500654b576d5dc83e7d3ac"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a1da9c2bf50500654b576d5dc83e7d3ac">circt::ImportVerilogOptions::librariesInheritMacros</a></div><div class="ttdeci">std::optional&lt; bool &gt; librariesInheritMacros</div><div class="ttdoc">If true, library files will inherit macro definitions from primary source files.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00085">ImportVerilog.h:85</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a2e986bc4fe87f402b8173c0cae2b984f"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a2e986bc4fe87f402b8173c0cae2b984f">circt::ImportVerilogOptions::defines</a></div><div class="ttdeci">std::vector&lt; std::string &gt; defines</div><div class="ttdoc">A list of macros that should be defined in each compilation unit.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00078">ImportVerilog.h:78</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a37c0b9968d3f1c5d8e2143980926ece4"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a37c0b9968d3f1c5d8e2143980926ece4">circt::ImportVerilogOptions::singleUnit</a></div><div class="ttdeci">std::optional&lt; bool &gt; singleUnit</div><div class="ttdoc">If set to true, all source files will be treated as part of a single compilation unit,...</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00129">ImportVerilog.h:129</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a3a923bd2420dced5b608d4a4e19696dc"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a3a923bd2420dced5b608d4a4e19696dc">circt::ImportVerilogOptions::libDirs</a></div><div class="ttdeci">std::vector&lt; std::string &gt; libDirs</div><div class="ttdoc">A list of library directories in which to search for missing modules.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00059">ImportVerilog.h:59</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a502f7c930d7e4ff86ce5a9b5b56412f1"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a502f7c930d7e4ff86ce5a9b5b56412f1">circt::ImportVerilogOptions::suppressWarningsPaths</a></div><div class="ttdeci">std::vector&lt; std::string &gt; suppressWarningsPaths</div><div class="ttdoc">A list of paths in which to suppress warnings.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00121">ImportVerilog.h:121</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a689f5b04c5b4443c2e5e1ad0c0095135"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a689f5b04c5b4443c2e5e1ad0c0095135">circt::ImportVerilogOptions::mode</a></div><div class="ttdeci">Mode mode</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00046">ImportVerilog.h:46</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a7586394f5e1b9277d3187f7e6fdc7e80"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a7586394f5e1b9277d3187f7e6fdc7e80">circt::ImportVerilogOptions::includeSystemDirs</a></div><div class="ttdeci">std::vector&lt; std::string &gt; includeSystemDirs</div><div class="ttdoc">A list of system include directories in which to search for files.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00056">ImportVerilog.h:56</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a7ba2268732da5efc297f33843c2ac7a1"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a7ba2268732da5efc297f33843c2ac7a1">circt::ImportVerilogOptions::includeDirs</a></div><div class="ttdeci">std::vector&lt; std::string &gt; includeDirs</div><div class="ttdoc">A list of include directories in which to search for files.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00053">ImportVerilog.h:53</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a7d31816410042e8e2c34b115059b8d36"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">circt::ImportVerilogOptions::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdoc">Limit importing to linting or parsing only.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00038">ImportVerilog.h:38</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a7d31816410042e8e2c34b115059b8d36a5fc8554e87d699a9b6aab1a34459227b"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36a5fc8554e87d699a9b6aab1a34459227b">circt::ImportVerilogOptions::Mode::OnlyLint</a></div><div class="ttdeci">@ OnlyLint</div><div class="ttdoc">Only lint the input, without elaboration and lowering to CIRCT IR.</div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a7d31816410042e8e2c34b115059b8d36aa5d34e474b1988b2124dfdf608f75e7f"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36aa5d34e474b1988b2124dfdf608f75e7f">circt::ImportVerilogOptions::Mode::OnlyParse</a></div><div class="ttdeci">@ OnlyParse</div><div class="ttdoc">Only parse and elaborate the input, without mapping to CIRCT IR.</div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a7d31816410042e8e2c34b115059b8d36abbd47109890259c0127154db1af26c75"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36abbd47109890259c0127154db1af26c75">circt::ImportVerilogOptions::Mode::Full</a></div><div class="ttdeci">@ Full</div><div class="ttdoc">Perform a full import and mapping to CIRCT IR.</div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a89cb8f3de0c2dabf45be90aed2300bdd"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a89cb8f3de0c2dabf45be90aed2300bdd">circt::ImportVerilogOptions::undefines</a></div><div class="ttdeci">std::vector&lt; std::string &gt; undefines</div><div class="ttdoc">A list of macros that should be undefined in each compilation unit.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00081">ImportVerilog.h:81</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_a8a4480868ea56f8fcd02e6831267b4f5"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#a8a4480868ea56f8fcd02e6831267b4f5">circt::ImportVerilogOptions::excludeExts</a></div><div class="ttdeci">std::vector&lt; std::string &gt; excludeExts</div><div class="ttdoc">A list of extensions that will be used to exclude files.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00065">ImportVerilog.h:65</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_abeb9c84f69c2ac14d7675629ce1c4d17"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#abeb9c84f69c2ac14d7675629ce1c4d17">circt::ImportVerilogOptions::paramOverrides</a></div><div class="ttdeci">std::vector&lt; std::string &gt; paramOverrides</div><div class="ttdoc">A list of top-level module parameters to override, of the form &lt;name&gt;=&lt;value&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00108">ImportVerilog.h:108</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_adeb70a800501494631a2422b79dcf85c"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#adeb70a800501494631a2422b79dcf85c">circt::ImportVerilogOptions::ignoreUnknownModules</a></div><div class="ttdeci">std::optional&lt; bool &gt; ignoreUnknownModules</div><div class="ttdoc">If true, ignore errors about unknown modules.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00099">ImportVerilog.h:99</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_aebc08a3f377a1cc4e4b8f74abfa09263"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#aebc08a3f377a1cc4e4b8f74abfa09263">circt::ImportVerilogOptions::timeScale</a></div><div class="ttdeci">std::optional&lt; std::string &gt; timeScale</div><div class="ttdoc">A string that indicates the default time scale to use for any design elements that don't specify one ...</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00093">ImportVerilog.h:93</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_af811fb9a8c2d1d681158c7d5240f220e"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#af811fb9a8c2d1d681158c7d5240f220e">circt::ImportVerilogOptions::topModules</a></div><div class="ttdeci">std::vector&lt; std::string &gt; topModules</div><div class="ttdoc">If non-empty, specifies the list of modules that should serve as the top modules in the design.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00104">ImportVerilog.h:104</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilogOptions_html_afce1023e96fd57c4bc3c6b4ad00e1167"><div class="ttname"><a href="structcirct_1_1ImportVerilogOptions.html#afce1023e96fd57c4bc3c6b4ad00e1167">circt::ImportVerilogOptions::errorLimit</a></div><div class="ttdeci">std::optional&lt; uint32_t &gt; errorLimit</div><div class="ttdoc">The maximum number of errors to print before giving up.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8h_source.html#l00115">ImportVerilog.h:115</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:52 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
