5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd afunc1.vcd -o afunc1.cdd -v afunc1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" afunc1.v 8 36 1
2 1 12 8000c 1 3d 121002 0 0 1 2 2 $u0
1 b 10 83000b 1 0 31 0 32 1 6aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 "main.$u0" afunc1.v 0 16 1
2 2 13 50005 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 3 13 10001 0 1 400 0 0 b
2 4 13 10005 1 37 11006 2 3
2 5 14 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 14 10002 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 15 b000c 1 0 20008 0 0 32 64 0 4 0 0 0 0 0 0
2 8 15 b000c 1 47 8 7 0 div2.a
2 9 15 5000e 1 3a 120008 0 8 32 2 69aa faa faa faa faa faa faa faa div2
2 10 15 10001 0 1 400 0 0 b
2 11 15 1000e 1 37 a 9 10
4 11 0 0
4 6 11 0
4 4 6 6
3 1 main.$u1 "main.$u1" afunc1.v 0 25 1
3 5 main.div2 "main.div2" afunc1.v 27 34 1
2 12 29 20006 7 3d 131802 0 0 1 2 2 $u2
1 div2 27 85001a 1 0 31 0 32 1 7aa aa aa aa aa aa aa aa
1 a 28 80000f 1 0 31 0 32 1 ffaa 31aa aa aa aa aa aa aa
4 12 0 0
3 7 main.div2.$u2 "main.div2.$u2" afunc1.v 0 33 1
2 13 30 b000b 1 0 20804 0 0 32 64 0 0 0 0 0 0 0 0
2 14 30 40007 0 1 c00 0 0 div2
2 15 30 4000b 7 37 11806 13 14
2 16 31 c000c 1 0 20804 0 0 32 64 0 0 0 0 0 0 0 0
2 17 31 80008 7 1 80c 0 0 a
2 18 31 8000c 7 e 2090c 16 17 1 2 1102
2 19 31 4000e 7 39 80e 18 0
2 20 32 1e001e 1 0 20808 0 0 32 64 1 0 0 0 0 0 0 0
2 21 32 180018 1 0 20808 0 0 32 64 1 0 0 0 0 0 0 0
2 22 32 130013 6 1 808 0 0 a
2 23 32 130018 6 10 20a0c 21 22 32 2 ffaa 1faa faa faa faa faa faa faa
2 24 32 130018 6 47 80c 23 0 div2.a
2 25 32 d001a 6 3a 12080c 0 24 32 2 7faa faa faa faa faa faa faa faa div2
2 26 32 d001e 6 6 20a08 20 25 32 2 161eaa faa faa faa faa faa faa faa
2 27 32 60009 0 1 c00 0 0 div2
2 28 32 6001e 6 37 80a 26 27
4 28 0 0
4 19 28 0
4 15 19 19
