
blinky-freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c04  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08004df4  08004df4  00014df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e58  08004e58  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08004e58  08004e58  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004e58  08004e58  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e58  08004e58  00014e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e5c  08004e5c  00014e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004e60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019f0  20000010  08004e70  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a00  08004e70  00021a00  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000160dc  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002cce  00000000  00000000  00036115  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012d0  00000000  00000000  00038de8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001188  00000000  00000000  0003a0b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002924  00000000  00000000  0003b240  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ea1f  00000000  00000000  0003db64  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00088906  00000000  00000000  0004c583  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d4e89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eb0  00000000  00000000  000d4f04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000010 	.word	0x20000010
 800020c:	00000000 	.word	0x00000000
 8000210:	08004ddc 	.word	0x08004ddc

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000014 	.word	0x20000014
 800022c:	08004ddc 	.word	0x08004ddc

08000230 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b092      	sub	sp, #72	; 0x48
 8000234:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000236:	f000 faaf 	bl	8000798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023a:	f000 f841 	bl	80002c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800023e:	f000 f8af 	bl	80003a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000242:	f000 f883 	bl	800034c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  osKernelInitialize();
 8000246:	f002 f8f7 	bl	8002438 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of blinkLED */
  const osThreadAttr_t blinkLED_attributes = {
 800024a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800024e:	2224      	movs	r2, #36	; 0x24
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f004 fdb9 	bl	8004dca <memset>
 8000258:	4b13      	ldr	r3, [pc, #76]	; (80002a8 <main+0x78>)
 800025a:	627b      	str	r3, [r7, #36]	; 0x24
 800025c:	2380      	movs	r3, #128	; 0x80
 800025e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000260:	2318      	movs	r3, #24
 8000262:	63fb      	str	r3, [r7, #60]	; 0x3c
    .name = "blinkLED",
    .priority = (osPriority_t) osPriorityNormal,
    .stack_size = 128
  };
  blinkLEDHandle = osThreadNew(StartLEDBlink, NULL, &blinkLED_attributes);
 8000264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000268:	461a      	mov	r2, r3
 800026a:	2100      	movs	r1, #0
 800026c:	480f      	ldr	r0, [pc, #60]	; (80002ac <main+0x7c>)
 800026e:	f002 f949 	bl	8002504 <osThreadNew>
 8000272:	4602      	mov	r2, r0
 8000274:	4b0e      	ldr	r3, [pc, #56]	; (80002b0 <main+0x80>)
 8000276:	601a      	str	r2, [r3, #0]

  /* definition and creation of usartSend */
  const osThreadAttr_t usartSend_attributes = {
 8000278:	463b      	mov	r3, r7
 800027a:	2224      	movs	r2, #36	; 0x24
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f004 fda3 	bl	8004dca <memset>
 8000284:	4b0b      	ldr	r3, [pc, #44]	; (80002b4 <main+0x84>)
 8000286:	603b      	str	r3, [r7, #0]
 8000288:	2380      	movs	r3, #128	; 0x80
 800028a:	617b      	str	r3, [r7, #20]
 800028c:	2310      	movs	r3, #16
 800028e:	61bb      	str	r3, [r7, #24]
    .name = "usartSend",
    .priority = (osPriority_t) osPriorityBelowNormal,
    .stack_size = 128
  };
  usartSendHandle = osThreadNew(StartUsartSend, NULL, &usartSend_attributes);
 8000290:	463b      	mov	r3, r7
 8000292:	461a      	mov	r2, r3
 8000294:	2100      	movs	r1, #0
 8000296:	4808      	ldr	r0, [pc, #32]	; (80002b8 <main+0x88>)
 8000298:	f002 f934 	bl	8002504 <osThreadNew>
 800029c:	4602      	mov	r2, r0
 800029e:	4b07      	ldr	r3, [pc, #28]	; (80002bc <main+0x8c>)
 80002a0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002a2:	f002 f8fb 	bl	800249c <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002a6:	e7fe      	b.n	80002a6 <main+0x76>
 80002a8:	08004df4 	.word	0x08004df4
 80002ac:	08000439 	.word	0x08000439
 80002b0:	20001934 	.word	0x20001934
 80002b4:	08004e00 	.word	0x08004e00
 80002b8:	08000459 	.word	0x08000459
 80002bc:	20001938 	.word	0x20001938

080002c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b090      	sub	sp, #64	; 0x40
 80002c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c6:	f107 0318 	add.w	r3, r7, #24
 80002ca:	2228      	movs	r2, #40	; 0x28
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f004 fd7b 	bl	8004dca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d4:	1d3b      	adds	r3, r7, #4
 80002d6:	2200      	movs	r2, #0
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	605a      	str	r2, [r3, #4]
 80002dc:	609a      	str	r2, [r3, #8]
 80002de:	60da      	str	r2, [r3, #12]
 80002e0:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002e2:	2301      	movs	r3, #1
 80002e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002ec:	2300      	movs	r3, #0
 80002ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f0:	2301      	movs	r3, #1
 80002f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f4:	2302      	movs	r3, #2
 80002f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002fe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000302:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000304:	f107 0318 	add.w	r3, r7, #24
 8000308:	4618      	mov	r0, r3
 800030a:	f000 fdf9 	bl	8000f00 <HAL_RCC_OscConfig>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000314:	f000 f8d2 	bl	80004bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000318:	230f      	movs	r3, #15
 800031a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800031c:	2302      	movs	r3, #2
 800031e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000320:	2300      	movs	r3, #0
 8000322:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000324:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000328:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800032a:	2300      	movs	r3, #0
 800032c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2102      	movs	r1, #2
 8000332:	4618      	mov	r0, r3
 8000334:	f001 f864 	bl	8001400 <HAL_RCC_ClockConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800033e:	f000 f8bd 	bl	80004bc <Error_Handler>
  }
}
 8000342:	bf00      	nop
 8000344:	3740      	adds	r7, #64	; 0x40
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
	...

0800034c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000350:	4b11      	ldr	r3, [pc, #68]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 8000352:	4a12      	ldr	r2, [pc, #72]	; (800039c <MX_USART2_UART_Init+0x50>)
 8000354:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000356:	4b10      	ldr	r3, [pc, #64]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 8000358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800035c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800035e:	4b0e      	ldr	r3, [pc, #56]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 8000360:	2200      	movs	r2, #0
 8000362:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000364:	4b0c      	ldr	r3, [pc, #48]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 8000366:	2200      	movs	r2, #0
 8000368:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800036a:	4b0b      	ldr	r3, [pc, #44]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 800036c:	2200      	movs	r2, #0
 800036e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000370:	4b09      	ldr	r3, [pc, #36]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 8000372:	220c      	movs	r2, #12
 8000374:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000376:	4b08      	ldr	r3, [pc, #32]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 8000378:	2200      	movs	r2, #0
 800037a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800037c:	4b06      	ldr	r3, [pc, #24]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 800037e:	2200      	movs	r2, #0
 8000380:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000382:	4805      	ldr	r0, [pc, #20]	; (8000398 <MX_USART2_UART_Init+0x4c>)
 8000384:	f001 fc18 	bl	8001bb8 <HAL_UART_Init>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800038e:	f000 f895 	bl	80004bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000392:	bf00      	nop
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	2000193c 	.word	0x2000193c
 800039c:	40004400 	.word	0x40004400

080003a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b088      	sub	sp, #32
 80003a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a6:	f107 0310 	add.w	r3, r7, #16
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b4:	4b1e      	ldr	r3, [pc, #120]	; (8000430 <MX_GPIO_Init+0x90>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	4a1d      	ldr	r2, [pc, #116]	; (8000430 <MX_GPIO_Init+0x90>)
 80003ba:	f043 0310 	orr.w	r3, r3, #16
 80003be:	6193      	str	r3, [r2, #24]
 80003c0:	4b1b      	ldr	r3, [pc, #108]	; (8000430 <MX_GPIO_Init+0x90>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	f003 0310 	and.w	r3, r3, #16
 80003c8:	60fb      	str	r3, [r7, #12]
 80003ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003cc:	4b18      	ldr	r3, [pc, #96]	; (8000430 <MX_GPIO_Init+0x90>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	4a17      	ldr	r2, [pc, #92]	; (8000430 <MX_GPIO_Init+0x90>)
 80003d2:	f043 0304 	orr.w	r3, r3, #4
 80003d6:	6193      	str	r3, [r2, #24]
 80003d8:	4b15      	ldr	r3, [pc, #84]	; (8000430 <MX_GPIO_Init+0x90>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	f003 0304 	and.w	r3, r3, #4
 80003e0:	60bb      	str	r3, [r7, #8]
 80003e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003e4:	4b12      	ldr	r3, [pc, #72]	; (8000430 <MX_GPIO_Init+0x90>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a11      	ldr	r2, [pc, #68]	; (8000430 <MX_GPIO_Init+0x90>)
 80003ea:	f043 0308 	orr.w	r3, r3, #8
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b0f      	ldr	r3, [pc, #60]	; (8000430 <MX_GPIO_Init+0x90>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f003 0308 	and.w	r3, r3, #8
 80003f8:	607b      	str	r3, [r7, #4]
 80003fa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000402:	480c      	ldr	r0, [pc, #48]	; (8000434 <MX_GPIO_Init+0x94>)
 8000404:	f000 fd4c 	bl	8000ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000408:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800040c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800040e:	2301      	movs	r3, #1
 8000410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000412:	2300      	movs	r3, #0
 8000414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000416:	2302      	movs	r3, #2
 8000418:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800041a:	f107 0310 	add.w	r3, r7, #16
 800041e:	4619      	mov	r1, r3
 8000420:	4804      	ldr	r0, [pc, #16]	; (8000434 <MX_GPIO_Init+0x94>)
 8000422:	f000 fbd3 	bl	8000bcc <HAL_GPIO_Init>

}
 8000426:	bf00      	nop
 8000428:	3720      	adds	r7, #32
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40021000 	.word	0x40021000
 8000434:	40011000 	.word	0x40011000

08000438 <StartLEDBlink>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartLEDBlink */
void StartLEDBlink(void *argument)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000440:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000444:	4803      	ldr	r0, [pc, #12]	; (8000454 <StartLEDBlink+0x1c>)
 8000446:	f000 fd43 	bl	8000ed0 <HAL_GPIO_TogglePin>
    osDelay(600);
 800044a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800044e:	f002 f903 	bl	8002658 <osDelay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000452:	e7f5      	b.n	8000440 <StartLEDBlink+0x8>
 8000454:	40011000 	.word	0x40011000

08000458 <StartUsartSend>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUsartSend */
void StartUsartSend(void *argument)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b084      	sub	sp, #16
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	char buffer[] = "test\r\n";
 8000460:	4a0b      	ldr	r2, [pc, #44]	; (8000490 <StartUsartSend+0x38>)
 8000462:	f107 0308 	add.w	r3, r7, #8
 8000466:	e892 0003 	ldmia.w	r2, {r0, r1}
 800046a:	6018      	str	r0, [r3, #0]
 800046c:	3304      	adds	r3, #4
 800046e:	8019      	strh	r1, [r3, #0]
 8000470:	3302      	adds	r3, #2
 8000472:	0c0a      	lsrs	r2, r1, #16
 8000474:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN StartUsartSend */
  /* Infinite loop */
  for(;;)
  {
	  HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), HAL_MAX_DELAY);
 8000476:	f107 0108 	add.w	r1, r7, #8
 800047a:	f04f 33ff 	mov.w	r3, #4294967295
 800047e:	2207      	movs	r2, #7
 8000480:	4804      	ldr	r0, [pc, #16]	; (8000494 <StartUsartSend+0x3c>)
 8000482:	f001 fbe6 	bl	8001c52 <HAL_UART_Transmit>
    osDelay(1000);
 8000486:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800048a:	f002 f8e5 	bl	8002658 <osDelay>
	  HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), HAL_MAX_DELAY);
 800048e:	e7f2      	b.n	8000476 <StartUsartSend+0x1e>
 8000490:	08004e0c 	.word	0x08004e0c
 8000494:	2000193c 	.word	0x2000193c

08000498 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a04      	ldr	r2, [pc, #16]	; (80004b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d101      	bne.n	80004ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80004aa:	f000 f98b 	bl	80007c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004ae:	bf00      	nop
 80004b0:	3708      	adds	r7, #8
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	40001000 	.word	0x40001000

080004bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004ce:	4b18      	ldr	r3, [pc, #96]	; (8000530 <HAL_MspInit+0x68>)
 80004d0:	699b      	ldr	r3, [r3, #24]
 80004d2:	4a17      	ldr	r2, [pc, #92]	; (8000530 <HAL_MspInit+0x68>)
 80004d4:	f043 0301 	orr.w	r3, r3, #1
 80004d8:	6193      	str	r3, [r2, #24]
 80004da:	4b15      	ldr	r3, [pc, #84]	; (8000530 <HAL_MspInit+0x68>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	f003 0301 	and.w	r3, r3, #1
 80004e2:	60bb      	str	r3, [r7, #8]
 80004e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004e6:	4b12      	ldr	r3, [pc, #72]	; (8000530 <HAL_MspInit+0x68>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	4a11      	ldr	r2, [pc, #68]	; (8000530 <HAL_MspInit+0x68>)
 80004ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004f0:	61d3      	str	r3, [r2, #28]
 80004f2:	4b0f      	ldr	r3, [pc, #60]	; (8000530 <HAL_MspInit+0x68>)
 80004f4:	69db      	ldr	r3, [r3, #28]
 80004f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004fa:	607b      	str	r3, [r7, #4]
 80004fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004fe:	2200      	movs	r2, #0
 8000500:	210f      	movs	r1, #15
 8000502:	f06f 0001 	mvn.w	r0, #1
 8000506:	f000 fa2e 	bl	8000966 <HAL_NVIC_SetPriority>

  /** NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST 
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 800050a:	4b0a      	ldr	r3, [pc, #40]	; (8000534 <HAL_MspInit+0x6c>)
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	60fb      	str	r3, [r7, #12]
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800051e:	60fb      	str	r3, [r7, #12]
 8000520:	4a04      	ldr	r2, [pc, #16]	; (8000534 <HAL_MspInit+0x6c>)
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000526:	bf00      	nop
 8000528:	3710      	adds	r7, #16
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40021000 	.word	0x40021000
 8000534:	40010000 	.word	0x40010000

08000538 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b088      	sub	sp, #32
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000540:	f107 0310 	add.w	r3, r7, #16
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
 800054a:	609a      	str	r2, [r3, #8]
 800054c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4a1f      	ldr	r2, [pc, #124]	; (80005d0 <HAL_UART_MspInit+0x98>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d137      	bne.n	80005c8 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000558:	4b1e      	ldr	r3, [pc, #120]	; (80005d4 <HAL_UART_MspInit+0x9c>)
 800055a:	69db      	ldr	r3, [r3, #28]
 800055c:	4a1d      	ldr	r2, [pc, #116]	; (80005d4 <HAL_UART_MspInit+0x9c>)
 800055e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000562:	61d3      	str	r3, [r2, #28]
 8000564:	4b1b      	ldr	r3, [pc, #108]	; (80005d4 <HAL_UART_MspInit+0x9c>)
 8000566:	69db      	ldr	r3, [r3, #28]
 8000568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800056c:	60fb      	str	r3, [r7, #12]
 800056e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000570:	4b18      	ldr	r3, [pc, #96]	; (80005d4 <HAL_UART_MspInit+0x9c>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	4a17      	ldr	r2, [pc, #92]	; (80005d4 <HAL_UART_MspInit+0x9c>)
 8000576:	f043 0304 	orr.w	r3, r3, #4
 800057a:	6193      	str	r3, [r2, #24]
 800057c:	4b15      	ldr	r3, [pc, #84]	; (80005d4 <HAL_UART_MspInit+0x9c>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	f003 0304 	and.w	r3, r3, #4
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000588:	2304      	movs	r3, #4
 800058a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800058c:	2302      	movs	r3, #2
 800058e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000590:	2303      	movs	r3, #3
 8000592:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000594:	f107 0310 	add.w	r3, r7, #16
 8000598:	4619      	mov	r1, r3
 800059a:	480f      	ldr	r0, [pc, #60]	; (80005d8 <HAL_UART_MspInit+0xa0>)
 800059c:	f000 fb16 	bl	8000bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005a0:	2308      	movs	r3, #8
 80005a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a4:	2300      	movs	r3, #0
 80005a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a8:	2300      	movs	r3, #0
 80005aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ac:	f107 0310 	add.w	r3, r7, #16
 80005b0:	4619      	mov	r1, r3
 80005b2:	4809      	ldr	r0, [pc, #36]	; (80005d8 <HAL_UART_MspInit+0xa0>)
 80005b4:	f000 fb0a 	bl	8000bcc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2105      	movs	r1, #5
 80005bc:	2026      	movs	r0, #38	; 0x26
 80005be:	f000 f9d2 	bl	8000966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80005c2:	2026      	movs	r0, #38	; 0x26
 80005c4:	f000 f9eb 	bl	800099e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80005c8:	bf00      	nop
 80005ca:	3720      	adds	r7, #32
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40004400 	.word	0x40004400
 80005d4:	40021000 	.word	0x40021000
 80005d8:	40010800 	.word	0x40010800

080005dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08c      	sub	sp, #48	; 0x30
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80005e8:	2300      	movs	r3, #0
 80005ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0); 
 80005ec:	2200      	movs	r2, #0
 80005ee:	6879      	ldr	r1, [r7, #4]
 80005f0:	2036      	movs	r0, #54	; 0x36
 80005f2:	f000 f9b8 	bl	8000966 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn); 
 80005f6:	2036      	movs	r0, #54	; 0x36
 80005f8:	f000 f9d1 	bl	800099e <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80005fc:	4b1f      	ldr	r3, [pc, #124]	; (800067c <HAL_InitTick+0xa0>)
 80005fe:	69db      	ldr	r3, [r3, #28]
 8000600:	4a1e      	ldr	r2, [pc, #120]	; (800067c <HAL_InitTick+0xa0>)
 8000602:	f043 0310 	orr.w	r3, r3, #16
 8000606:	61d3      	str	r3, [r2, #28]
 8000608:	4b1c      	ldr	r3, [pc, #112]	; (800067c <HAL_InitTick+0xa0>)
 800060a:	69db      	ldr	r3, [r3, #28]
 800060c:	f003 0310 	and.w	r3, r3, #16
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000614:	f107 0210 	add.w	r2, r7, #16
 8000618:	f107 0314 	add.w	r3, r7, #20
 800061c:	4611      	mov	r1, r2
 800061e:	4618      	mov	r0, r3
 8000620:	f001 f86c 	bl	80016fc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000624:	f001 f842 	bl	80016ac <HAL_RCC_GetPCLK1Freq>
 8000628:	4603      	mov	r3, r0
 800062a:	005b      	lsls	r3, r3, #1
 800062c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800062e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000630:	4a13      	ldr	r2, [pc, #76]	; (8000680 <HAL_InitTick+0xa4>)
 8000632:	fba2 2303 	umull	r2, r3, r2, r3
 8000636:	0c9b      	lsrs	r3, r3, #18
 8000638:	3b01      	subs	r3, #1
 800063a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800063c:	4b11      	ldr	r3, [pc, #68]	; (8000684 <HAL_InitTick+0xa8>)
 800063e:	4a12      	ldr	r2, [pc, #72]	; (8000688 <HAL_InitTick+0xac>)
 8000640:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000642:	4b10      	ldr	r3, [pc, #64]	; (8000684 <HAL_InitTick+0xa8>)
 8000644:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000648:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800064a:	4a0e      	ldr	r2, [pc, #56]	; (8000684 <HAL_InitTick+0xa8>)
 800064c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800064e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000650:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <HAL_InitTick+0xa8>)
 8000652:	2200      	movs	r2, #0
 8000654:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <HAL_InitTick+0xa8>)
 8000658:	2200      	movs	r2, #0
 800065a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800065c:	4809      	ldr	r0, [pc, #36]	; (8000684 <HAL_InitTick+0xa8>)
 800065e:	f001 f89b 	bl	8001798 <HAL_TIM_Base_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d104      	bne.n	8000672 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000668:	4806      	ldr	r0, [pc, #24]	; (8000684 <HAL_InitTick+0xa8>)
 800066a:	f001 f8c9 	bl	8001800 <HAL_TIM_Base_Start_IT>
 800066e:	4603      	mov	r3, r0
 8000670:	e000      	b.n	8000674 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000672:	2301      	movs	r3, #1
}
 8000674:	4618      	mov	r0, r3
 8000676:	3730      	adds	r7, #48	; 0x30
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40021000 	.word	0x40021000
 8000680:	431bde83 	.word	0x431bde83
 8000684:	2000197c 	.word	0x2000197c
 8000688:	40001000 	.word	0x40001000

0800068c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr

08000698 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800069c:	e7fe      	b.n	800069c <HardFault_Handler+0x4>

0800069e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800069e:	b480      	push	{r7}
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006a2:	e7fe      	b.n	80006a2 <MemManage_Handler+0x4>

080006a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <BusFault_Handler+0x4>

080006aa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006aa:	b480      	push	{r7}
 80006ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006ae:	e7fe      	b.n	80006ae <UsageFault_Handler+0x4>

080006b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b4:	bf00      	nop
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr

080006bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80006c0:	4802      	ldr	r0, [pc, #8]	; (80006cc <USART2_IRQHandler+0x10>)
 80006c2:	f001 fb5f 	bl	8001d84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	2000193c 	.word	0x2000193c

080006d0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80006d4:	4802      	ldr	r0, [pc, #8]	; (80006e0 <TIM6_IRQHandler+0x10>)
 80006d6:	f001 f8b6 	bl	8001846 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	2000197c 	.word	0x2000197c

080006e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80006e8:	4b15      	ldr	r3, [pc, #84]	; (8000740 <SystemInit+0x5c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a14      	ldr	r2, [pc, #80]	; (8000740 <SystemInit+0x5c>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <SystemInit+0x5c>)
 80006f6:	685a      	ldr	r2, [r3, #4]
 80006f8:	4911      	ldr	r1, [pc, #68]	; (8000740 <SystemInit+0x5c>)
 80006fa:	4b12      	ldr	r3, [pc, #72]	; (8000744 <SystemInit+0x60>)
 80006fc:	4013      	ands	r3, r2
 80006fe:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <SystemInit+0x5c>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a0e      	ldr	r2, [pc, #56]	; (8000740 <SystemInit+0x5c>)
 8000706:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800070a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800070e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000710:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <SystemInit+0x5c>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a0a      	ldr	r2, [pc, #40]	; (8000740 <SystemInit+0x5c>)
 8000716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800071a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800071c:	4b08      	ldr	r3, [pc, #32]	; (8000740 <SystemInit+0x5c>)
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	4a07      	ldr	r2, [pc, #28]	; (8000740 <SystemInit+0x5c>)
 8000722:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000726:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000728:	4b05      	ldr	r3, [pc, #20]	; (8000740 <SystemInit+0x5c>)
 800072a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800072e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000730:	4b05      	ldr	r3, [pc, #20]	; (8000748 <SystemInit+0x64>)
 8000732:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000736:	609a      	str	r2, [r3, #8]
#endif 
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	40021000 	.word	0x40021000
 8000744:	f8ff0000 	.word	0xf8ff0000
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800074c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800074e:	e003      	b.n	8000758 <LoopCopyDataInit>

08000750 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000750:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000752:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000754:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000756:	3104      	adds	r1, #4

08000758 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000758:	480a      	ldr	r0, [pc, #40]	; (8000784 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800075a:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800075c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800075e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000760:	d3f6      	bcc.n	8000750 <CopyDataInit>
  ldr r2, =_sbss
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000764:	e002      	b.n	800076c <LoopFillZerobss>

08000766 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000766:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000768:	f842 3b04 	str.w	r3, [r2], #4

0800076c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800076c:	4b08      	ldr	r3, [pc, #32]	; (8000790 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800076e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000770:	d3f9      	bcc.n	8000766 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000772:	f7ff ffb7 	bl	80006e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000776:	f004 faf9 	bl	8004d6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800077a:	f7ff fd59 	bl	8000230 <main>
  bx lr
 800077e:	4770      	bx	lr
  ldr r3, =_sidata
 8000780:	08004e60 	.word	0x08004e60
  ldr r0, =_sdata
 8000784:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000788:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 800078c:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000790:	20001a00 	.word	0x20001a00

08000794 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000794:	e7fe      	b.n	8000794 <ADC1_2_IRQHandler>
	...

08000798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <HAL_Init+0x28>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a07      	ldr	r2, [pc, #28]	; (80007c0 <HAL_Init+0x28>)
 80007a2:	f043 0310 	orr.w	r3, r3, #16
 80007a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a8:	2003      	movs	r0, #3
 80007aa:	f000 f8d1 	bl	8000950 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ae:	2000      	movs	r0, #0
 80007b0:	f7ff ff14 	bl	80005dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007b4:	f7ff fe88 	bl	80004c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007b8:	2300      	movs	r3, #0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40022000 	.word	0x40022000

080007c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007c8:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <HAL_IncTick+0x1c>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	461a      	mov	r2, r3
 80007ce:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <HAL_IncTick+0x20>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4413      	add	r3, r2
 80007d4:	4a03      	ldr	r2, [pc, #12]	; (80007e4 <HAL_IncTick+0x20>)
 80007d6:	6013      	str	r3, [r2, #0]
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr
 80007e0:	20000008 	.word	0x20000008
 80007e4:	200019bc 	.word	0x200019bc

080007e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  return uwTick;
 80007ec:	4b02      	ldr	r3, [pc, #8]	; (80007f8 <HAL_GetTick+0x10>)
 80007ee:	681b      	ldr	r3, [r3, #0]
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr
 80007f8:	200019bc 	.word	0x200019bc

080007fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f003 0307 	and.w	r3, r3, #7
 800080a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800080c:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <__NVIC_SetPriorityGrouping+0x44>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000812:	68ba      	ldr	r2, [r7, #8]
 8000814:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000818:	4013      	ands	r3, r2
 800081a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000824:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800082c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800082e:	4a04      	ldr	r2, [pc, #16]	; (8000840 <__NVIC_SetPriorityGrouping+0x44>)
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	60d3      	str	r3, [r2, #12]
}
 8000834:	bf00      	nop
 8000836:	3714      	adds	r7, #20
 8000838:	46bd      	mov	sp, r7
 800083a:	bc80      	pop	{r7}
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000848:	4b04      	ldr	r3, [pc, #16]	; (800085c <__NVIC_GetPriorityGrouping+0x18>)
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	0a1b      	lsrs	r3, r3, #8
 800084e:	f003 0307 	and.w	r3, r3, #7
}
 8000852:	4618      	mov	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	e000ed00 	.word	0xe000ed00

08000860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800086a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086e:	2b00      	cmp	r3, #0
 8000870:	db0b      	blt.n	800088a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	f003 021f 	and.w	r2, r3, #31
 8000878:	4906      	ldr	r1, [pc, #24]	; (8000894 <__NVIC_EnableIRQ+0x34>)
 800087a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087e:	095b      	lsrs	r3, r3, #5
 8000880:	2001      	movs	r0, #1
 8000882:	fa00 f202 	lsl.w	r2, r0, r2
 8000886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800088a:	bf00      	nop
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	e000e100 	.word	0xe000e100

08000898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	6039      	str	r1, [r7, #0]
 80008a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	db0a      	blt.n	80008c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	490c      	ldr	r1, [pc, #48]	; (80008e4 <__NVIC_SetPriority+0x4c>)
 80008b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b6:	0112      	lsls	r2, r2, #4
 80008b8:	b2d2      	uxtb	r2, r2
 80008ba:	440b      	add	r3, r1
 80008bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c0:	e00a      	b.n	80008d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	4908      	ldr	r1, [pc, #32]	; (80008e8 <__NVIC_SetPriority+0x50>)
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	f003 030f 	and.w	r3, r3, #15
 80008ce:	3b04      	subs	r3, #4
 80008d0:	0112      	lsls	r2, r2, #4
 80008d2:	b2d2      	uxtb	r2, r2
 80008d4:	440b      	add	r3, r1
 80008d6:	761a      	strb	r2, [r3, #24]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	e000e100 	.word	0xe000e100
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b089      	sub	sp, #36	; 0x24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	f1c3 0307 	rsb	r3, r3, #7
 8000906:	2b04      	cmp	r3, #4
 8000908:	bf28      	it	cs
 800090a:	2304      	movcs	r3, #4
 800090c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3304      	adds	r3, #4
 8000912:	2b06      	cmp	r3, #6
 8000914:	d902      	bls.n	800091c <NVIC_EncodePriority+0x30>
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3b03      	subs	r3, #3
 800091a:	e000      	b.n	800091e <NVIC_EncodePriority+0x32>
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000920:	f04f 32ff 	mov.w	r2, #4294967295
 8000924:	69bb      	ldr	r3, [r7, #24]
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	43da      	mvns	r2, r3
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	401a      	ands	r2, r3
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000934:	f04f 31ff 	mov.w	r1, #4294967295
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	fa01 f303 	lsl.w	r3, r1, r3
 800093e:	43d9      	mvns	r1, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000944:	4313      	orrs	r3, r2
         );
}
 8000946:	4618      	mov	r0, r3
 8000948:	3724      	adds	r7, #36	; 0x24
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr

08000950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f7ff ff4f 	bl	80007fc <__NVIC_SetPriorityGrouping>
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000966:	b580      	push	{r7, lr}
 8000968:	b086      	sub	sp, #24
 800096a:	af00      	add	r7, sp, #0
 800096c:	4603      	mov	r3, r0
 800096e:	60b9      	str	r1, [r7, #8]
 8000970:	607a      	str	r2, [r7, #4]
 8000972:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000978:	f7ff ff64 	bl	8000844 <__NVIC_GetPriorityGrouping>
 800097c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	68b9      	ldr	r1, [r7, #8]
 8000982:	6978      	ldr	r0, [r7, #20]
 8000984:	f7ff ffb2 	bl	80008ec <NVIC_EncodePriority>
 8000988:	4602      	mov	r2, r0
 800098a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800098e:	4611      	mov	r1, r2
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff ff81 	bl	8000898 <__NVIC_SetPriority>
}
 8000996:	bf00      	nop
 8000998:	3718      	adds	r7, #24
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	b082      	sub	sp, #8
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	4603      	mov	r3, r0
 80009a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff ff57 	bl	8000860 <__NVIC_EnableIRQ>
}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009c4:	2300      	movs	r3, #0
 80009c6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d005      	beq.n	80009de <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2204      	movs	r2, #4
 80009d6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80009d8:	2301      	movs	r3, #1
 80009da:	73fb      	strb	r3, [r7, #15]
 80009dc:	e0d6      	b.n	8000b8c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f022 020e 	bic.w	r2, r2, #14
 80009ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	f022 0201 	bic.w	r2, r2, #1
 80009fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	461a      	mov	r2, r3
 8000a04:	4b64      	ldr	r3, [pc, #400]	; (8000b98 <HAL_DMA_Abort_IT+0x1dc>)
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d958      	bls.n	8000abc <HAL_DMA_Abort_IT+0x100>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a63      	ldr	r2, [pc, #396]	; (8000b9c <HAL_DMA_Abort_IT+0x1e0>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d04f      	beq.n	8000ab4 <HAL_DMA_Abort_IT+0xf8>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a61      	ldr	r2, [pc, #388]	; (8000ba0 <HAL_DMA_Abort_IT+0x1e4>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d048      	beq.n	8000ab0 <HAL_DMA_Abort_IT+0xf4>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a60      	ldr	r2, [pc, #384]	; (8000ba4 <HAL_DMA_Abort_IT+0x1e8>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d040      	beq.n	8000aaa <HAL_DMA_Abort_IT+0xee>
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a5e      	ldr	r2, [pc, #376]	; (8000ba8 <HAL_DMA_Abort_IT+0x1ec>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d038      	beq.n	8000aa4 <HAL_DMA_Abort_IT+0xe8>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a5d      	ldr	r2, [pc, #372]	; (8000bac <HAL_DMA_Abort_IT+0x1f0>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d030      	beq.n	8000a9e <HAL_DMA_Abort_IT+0xe2>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a5b      	ldr	r2, [pc, #364]	; (8000bb0 <HAL_DMA_Abort_IT+0x1f4>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d028      	beq.n	8000a98 <HAL_DMA_Abort_IT+0xdc>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a53      	ldr	r2, [pc, #332]	; (8000b98 <HAL_DMA_Abort_IT+0x1dc>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d020      	beq.n	8000a92 <HAL_DMA_Abort_IT+0xd6>
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a57      	ldr	r2, [pc, #348]	; (8000bb4 <HAL_DMA_Abort_IT+0x1f8>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d019      	beq.n	8000a8e <HAL_DMA_Abort_IT+0xd2>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a56      	ldr	r2, [pc, #344]	; (8000bb8 <HAL_DMA_Abort_IT+0x1fc>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d012      	beq.n	8000a8a <HAL_DMA_Abort_IT+0xce>
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a54      	ldr	r2, [pc, #336]	; (8000bbc <HAL_DMA_Abort_IT+0x200>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d00a      	beq.n	8000a84 <HAL_DMA_Abort_IT+0xc8>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a53      	ldr	r2, [pc, #332]	; (8000bc0 <HAL_DMA_Abort_IT+0x204>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d102      	bne.n	8000a7e <HAL_DMA_Abort_IT+0xc2>
 8000a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7c:	e01b      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000a7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a82:	e018      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000a84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a88:	e015      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000a8a:	2310      	movs	r3, #16
 8000a8c:	e013      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e011      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000a92:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a96:	e00e      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000a98:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000a9c:	e00b      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000a9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aa2:	e008      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000aa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aa8:	e005      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aae:	e002      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	e000      	b.n	8000ab6 <HAL_DMA_Abort_IT+0xfa>
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	4a43      	ldr	r2, [pc, #268]	; (8000bc4 <HAL_DMA_Abort_IT+0x208>)
 8000ab8:	6053      	str	r3, [r2, #4]
 8000aba:	e057      	b.n	8000b6c <HAL_DMA_Abort_IT+0x1b0>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a36      	ldr	r2, [pc, #216]	; (8000b9c <HAL_DMA_Abort_IT+0x1e0>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d04f      	beq.n	8000b66 <HAL_DMA_Abort_IT+0x1aa>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a35      	ldr	r2, [pc, #212]	; (8000ba0 <HAL_DMA_Abort_IT+0x1e4>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d048      	beq.n	8000b62 <HAL_DMA_Abort_IT+0x1a6>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a33      	ldr	r2, [pc, #204]	; (8000ba4 <HAL_DMA_Abort_IT+0x1e8>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d040      	beq.n	8000b5c <HAL_DMA_Abort_IT+0x1a0>
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a32      	ldr	r2, [pc, #200]	; (8000ba8 <HAL_DMA_Abort_IT+0x1ec>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d038      	beq.n	8000b56 <HAL_DMA_Abort_IT+0x19a>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a30      	ldr	r2, [pc, #192]	; (8000bac <HAL_DMA_Abort_IT+0x1f0>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d030      	beq.n	8000b50 <HAL_DMA_Abort_IT+0x194>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a2f      	ldr	r2, [pc, #188]	; (8000bb0 <HAL_DMA_Abort_IT+0x1f4>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d028      	beq.n	8000b4a <HAL_DMA_Abort_IT+0x18e>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a26      	ldr	r2, [pc, #152]	; (8000b98 <HAL_DMA_Abort_IT+0x1dc>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d020      	beq.n	8000b44 <HAL_DMA_Abort_IT+0x188>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a2b      	ldr	r2, [pc, #172]	; (8000bb4 <HAL_DMA_Abort_IT+0x1f8>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d019      	beq.n	8000b40 <HAL_DMA_Abort_IT+0x184>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a29      	ldr	r2, [pc, #164]	; (8000bb8 <HAL_DMA_Abort_IT+0x1fc>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d012      	beq.n	8000b3c <HAL_DMA_Abort_IT+0x180>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a28      	ldr	r2, [pc, #160]	; (8000bbc <HAL_DMA_Abort_IT+0x200>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d00a      	beq.n	8000b36 <HAL_DMA_Abort_IT+0x17a>
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a26      	ldr	r2, [pc, #152]	; (8000bc0 <HAL_DMA_Abort_IT+0x204>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d102      	bne.n	8000b30 <HAL_DMA_Abort_IT+0x174>
 8000b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b2e:	e01b      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b34:	e018      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b3a:	e015      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b3c:	2310      	movs	r3, #16
 8000b3e:	e013      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b40:	2301      	movs	r3, #1
 8000b42:	e011      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b48:	e00e      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b4a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000b4e:	e00b      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b54:	e008      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b5a:	e005      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b60:	e002      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b62:	2310      	movs	r3, #16
 8000b64:	e000      	b.n	8000b68 <HAL_DMA_Abort_IT+0x1ac>
 8000b66:	2301      	movs	r3, #1
 8000b68:	4a17      	ldr	r2, [pc, #92]	; (8000bc8 <HAL_DMA_Abort_IT+0x20c>)
 8000b6a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2200      	movs	r2, #0
 8000b78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d003      	beq.n	8000b8c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b88:	6878      	ldr	r0, [r7, #4]
 8000b8a:	4798      	blx	r3
    } 
  }
  return status;
 8000b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40020080 	.word	0x40020080
 8000b9c:	40020008 	.word	0x40020008
 8000ba0:	4002001c 	.word	0x4002001c
 8000ba4:	40020030 	.word	0x40020030
 8000ba8:	40020044 	.word	0x40020044
 8000bac:	40020058 	.word	0x40020058
 8000bb0:	4002006c 	.word	0x4002006c
 8000bb4:	40020408 	.word	0x40020408
 8000bb8:	4002041c 	.word	0x4002041c
 8000bbc:	40020430 	.word	0x40020430
 8000bc0:	40020444 	.word	0x40020444
 8000bc4:	40020400 	.word	0x40020400
 8000bc8:	40020000 	.word	0x40020000

08000bcc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b08b      	sub	sp, #44	; 0x2c
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bde:	e133      	b.n	8000e48 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000be0:	2201      	movs	r2, #1
 8000be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be4:	fa02 f303 	lsl.w	r3, r2, r3
 8000be8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	69fa      	ldr	r2, [r7, #28]
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bf4:	69ba      	ldr	r2, [r7, #24]
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	f040 8122 	bne.w	8000e42 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	2b12      	cmp	r3, #18
 8000c04:	d034      	beq.n	8000c70 <HAL_GPIO_Init+0xa4>
 8000c06:	2b12      	cmp	r3, #18
 8000c08:	d80d      	bhi.n	8000c26 <HAL_GPIO_Init+0x5a>
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	d02b      	beq.n	8000c66 <HAL_GPIO_Init+0x9a>
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d804      	bhi.n	8000c1c <HAL_GPIO_Init+0x50>
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d031      	beq.n	8000c7a <HAL_GPIO_Init+0xae>
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d01c      	beq.n	8000c54 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c1a:	e048      	b.n	8000cae <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	d043      	beq.n	8000ca8 <HAL_GPIO_Init+0xdc>
 8000c20:	2b11      	cmp	r3, #17
 8000c22:	d01b      	beq.n	8000c5c <HAL_GPIO_Init+0x90>
          break;
 8000c24:	e043      	b.n	8000cae <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c26:	4a8f      	ldr	r2, [pc, #572]	; (8000e64 <HAL_GPIO_Init+0x298>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d026      	beq.n	8000c7a <HAL_GPIO_Init+0xae>
 8000c2c:	4a8d      	ldr	r2, [pc, #564]	; (8000e64 <HAL_GPIO_Init+0x298>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d806      	bhi.n	8000c40 <HAL_GPIO_Init+0x74>
 8000c32:	4a8d      	ldr	r2, [pc, #564]	; (8000e68 <HAL_GPIO_Init+0x29c>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d020      	beq.n	8000c7a <HAL_GPIO_Init+0xae>
 8000c38:	4a8c      	ldr	r2, [pc, #560]	; (8000e6c <HAL_GPIO_Init+0x2a0>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d01d      	beq.n	8000c7a <HAL_GPIO_Init+0xae>
          break;
 8000c3e:	e036      	b.n	8000cae <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c40:	4a8b      	ldr	r2, [pc, #556]	; (8000e70 <HAL_GPIO_Init+0x2a4>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d019      	beq.n	8000c7a <HAL_GPIO_Init+0xae>
 8000c46:	4a8b      	ldr	r2, [pc, #556]	; (8000e74 <HAL_GPIO_Init+0x2a8>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d016      	beq.n	8000c7a <HAL_GPIO_Init+0xae>
 8000c4c:	4a8a      	ldr	r2, [pc, #552]	; (8000e78 <HAL_GPIO_Init+0x2ac>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d013      	beq.n	8000c7a <HAL_GPIO_Init+0xae>
          break;
 8000c52:	e02c      	b.n	8000cae <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	623b      	str	r3, [r7, #32]
          break;
 8000c5a:	e028      	b.n	8000cae <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	3304      	adds	r3, #4
 8000c62:	623b      	str	r3, [r7, #32]
          break;
 8000c64:	e023      	b.n	8000cae <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	68db      	ldr	r3, [r3, #12]
 8000c6a:	3308      	adds	r3, #8
 8000c6c:	623b      	str	r3, [r7, #32]
          break;
 8000c6e:	e01e      	b.n	8000cae <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	330c      	adds	r3, #12
 8000c76:	623b      	str	r3, [r7, #32]
          break;
 8000c78:	e019      	b.n	8000cae <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d102      	bne.n	8000c88 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c82:	2304      	movs	r3, #4
 8000c84:	623b      	str	r3, [r7, #32]
          break;
 8000c86:	e012      	b.n	8000cae <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d105      	bne.n	8000c9c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c90:	2308      	movs	r3, #8
 8000c92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	69fa      	ldr	r2, [r7, #28]
 8000c98:	611a      	str	r2, [r3, #16]
          break;
 8000c9a:	e008      	b.n	8000cae <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c9c:	2308      	movs	r3, #8
 8000c9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	69fa      	ldr	r2, [r7, #28]
 8000ca4:	615a      	str	r2, [r3, #20]
          break;
 8000ca6:	e002      	b.n	8000cae <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	623b      	str	r3, [r7, #32]
          break;
 8000cac:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cae:	69bb      	ldr	r3, [r7, #24]
 8000cb0:	2bff      	cmp	r3, #255	; 0xff
 8000cb2:	d801      	bhi.n	8000cb8 <HAL_GPIO_Init+0xec>
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	e001      	b.n	8000cbc <HAL_GPIO_Init+0xf0>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3304      	adds	r3, #4
 8000cbc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	2bff      	cmp	r3, #255	; 0xff
 8000cc2:	d802      	bhi.n	8000cca <HAL_GPIO_Init+0xfe>
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	e002      	b.n	8000cd0 <HAL_GPIO_Init+0x104>
 8000cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ccc:	3b08      	subs	r3, #8
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	210f      	movs	r1, #15
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	fa01 f303 	lsl.w	r3, r1, r3
 8000cde:	43db      	mvns	r3, r3
 8000ce0:	401a      	ands	r2, r3
 8000ce2:	6a39      	ldr	r1, [r7, #32]
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cea:	431a      	orrs	r2, r3
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	f000 80a2 	beq.w	8000e42 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cfe:	4b5f      	ldr	r3, [pc, #380]	; (8000e7c <HAL_GPIO_Init+0x2b0>)
 8000d00:	699b      	ldr	r3, [r3, #24]
 8000d02:	4a5e      	ldr	r2, [pc, #376]	; (8000e7c <HAL_GPIO_Init+0x2b0>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6193      	str	r3, [r2, #24]
 8000d0a:	4b5c      	ldr	r3, [pc, #368]	; (8000e7c <HAL_GPIO_Init+0x2b0>)
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	60bb      	str	r3, [r7, #8]
 8000d14:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d16:	4a5a      	ldr	r2, [pc, #360]	; (8000e80 <HAL_GPIO_Init+0x2b4>)
 8000d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1a:	089b      	lsrs	r3, r3, #2
 8000d1c:	3302      	adds	r3, #2
 8000d1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d22:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d26:	f003 0303 	and.w	r3, r3, #3
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	220f      	movs	r2, #15
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43db      	mvns	r3, r3
 8000d34:	68fa      	ldr	r2, [r7, #12]
 8000d36:	4013      	ands	r3, r2
 8000d38:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4a51      	ldr	r2, [pc, #324]	; (8000e84 <HAL_GPIO_Init+0x2b8>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d01f      	beq.n	8000d82 <HAL_GPIO_Init+0x1b6>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4a50      	ldr	r2, [pc, #320]	; (8000e88 <HAL_GPIO_Init+0x2bc>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d019      	beq.n	8000d7e <HAL_GPIO_Init+0x1b2>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4a4f      	ldr	r2, [pc, #316]	; (8000e8c <HAL_GPIO_Init+0x2c0>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d013      	beq.n	8000d7a <HAL_GPIO_Init+0x1ae>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a4e      	ldr	r2, [pc, #312]	; (8000e90 <HAL_GPIO_Init+0x2c4>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d00d      	beq.n	8000d76 <HAL_GPIO_Init+0x1aa>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4a4d      	ldr	r2, [pc, #308]	; (8000e94 <HAL_GPIO_Init+0x2c8>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d007      	beq.n	8000d72 <HAL_GPIO_Init+0x1a6>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a4c      	ldr	r2, [pc, #304]	; (8000e98 <HAL_GPIO_Init+0x2cc>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d101      	bne.n	8000d6e <HAL_GPIO_Init+0x1a2>
 8000d6a:	2305      	movs	r3, #5
 8000d6c:	e00a      	b.n	8000d84 <HAL_GPIO_Init+0x1b8>
 8000d6e:	2306      	movs	r3, #6
 8000d70:	e008      	b.n	8000d84 <HAL_GPIO_Init+0x1b8>
 8000d72:	2304      	movs	r3, #4
 8000d74:	e006      	b.n	8000d84 <HAL_GPIO_Init+0x1b8>
 8000d76:	2303      	movs	r3, #3
 8000d78:	e004      	b.n	8000d84 <HAL_GPIO_Init+0x1b8>
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	e002      	b.n	8000d84 <HAL_GPIO_Init+0x1b8>
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e000      	b.n	8000d84 <HAL_GPIO_Init+0x1b8>
 8000d82:	2300      	movs	r3, #0
 8000d84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d86:	f002 0203 	and.w	r2, r2, #3
 8000d8a:	0092      	lsls	r2, r2, #2
 8000d8c:	4093      	lsls	r3, r2
 8000d8e:	68fa      	ldr	r2, [r7, #12]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d94:	493a      	ldr	r1, [pc, #232]	; (8000e80 <HAL_GPIO_Init+0x2b4>)
 8000d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d98:	089b      	lsrs	r3, r3, #2
 8000d9a:	3302      	adds	r3, #2
 8000d9c:	68fa      	ldr	r2, [r7, #12]
 8000d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d006      	beq.n	8000dbc <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000dae:	4b3b      	ldr	r3, [pc, #236]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	493a      	ldr	r1, [pc, #232]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	600b      	str	r3, [r1, #0]
 8000dba:	e006      	b.n	8000dca <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dbc:	4b37      	ldr	r3, [pc, #220]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	69bb      	ldr	r3, [r7, #24]
 8000dc2:	43db      	mvns	r3, r3
 8000dc4:	4935      	ldr	r1, [pc, #212]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d006      	beq.n	8000de4 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000dd6:	4b31      	ldr	r3, [pc, #196]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000dd8:	685a      	ldr	r2, [r3, #4]
 8000dda:	4930      	ldr	r1, [pc, #192]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000ddc:	69bb      	ldr	r3, [r7, #24]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	604b      	str	r3, [r1, #4]
 8000de2:	e006      	b.n	8000df2 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000de4:	4b2d      	ldr	r3, [pc, #180]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000de6:	685a      	ldr	r2, [r3, #4]
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	43db      	mvns	r3, r3
 8000dec:	492b      	ldr	r1, [pc, #172]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000dee:	4013      	ands	r3, r2
 8000df0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d006      	beq.n	8000e0c <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dfe:	4b27      	ldr	r3, [pc, #156]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000e00:	689a      	ldr	r2, [r3, #8]
 8000e02:	4926      	ldr	r1, [pc, #152]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	608b      	str	r3, [r1, #8]
 8000e0a:	e006      	b.n	8000e1a <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e0c:	4b23      	ldr	r3, [pc, #140]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000e0e:	689a      	ldr	r2, [r3, #8]
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	43db      	mvns	r3, r3
 8000e14:	4921      	ldr	r1, [pc, #132]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000e16:	4013      	ands	r3, r2
 8000e18:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d006      	beq.n	8000e34 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e26:	4b1d      	ldr	r3, [pc, #116]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000e28:	68da      	ldr	r2, [r3, #12]
 8000e2a:	491c      	ldr	r1, [pc, #112]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	60cb      	str	r3, [r1, #12]
 8000e32:	e006      	b.n	8000e42 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e34:	4b19      	ldr	r3, [pc, #100]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000e36:	68da      	ldr	r2, [r3, #12]
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	4917      	ldr	r1, [pc, #92]	; (8000e9c <HAL_GPIO_Init+0x2d0>)
 8000e3e:	4013      	ands	r3, r2
 8000e40:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	3301      	adds	r3, #1
 8000e46:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	f47f aec4 	bne.w	8000be0 <HAL_GPIO_Init+0x14>
  }
}
 8000e58:	bf00      	nop
 8000e5a:	372c      	adds	r7, #44	; 0x2c
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	10210000 	.word	0x10210000
 8000e68:	10110000 	.word	0x10110000
 8000e6c:	10120000 	.word	0x10120000
 8000e70:	10310000 	.word	0x10310000
 8000e74:	10320000 	.word	0x10320000
 8000e78:	10220000 	.word	0x10220000
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	40010000 	.word	0x40010000
 8000e84:	40010800 	.word	0x40010800
 8000e88:	40010c00 	.word	0x40010c00
 8000e8c:	40011000 	.word	0x40011000
 8000e90:	40011400 	.word	0x40011400
 8000e94:	40011800 	.word	0x40011800
 8000e98:	40011c00 	.word	0x40011c00
 8000e9c:	40010400 	.word	0x40010400

08000ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	807b      	strh	r3, [r7, #2]
 8000eac:	4613      	mov	r3, r2
 8000eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000eb0:	787b      	ldrb	r3, [r7, #1]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d003      	beq.n	8000ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000eb6:	887a      	ldrh	r2, [r7, #2]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ebc:	e003      	b.n	8000ec6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ebe:	887b      	ldrh	r3, [r7, #2]
 8000ec0:	041a      	lsls	r2, r3, #16
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	611a      	str	r2, [r3, #16]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr

08000ed0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	68da      	ldr	r2, [r3, #12]
 8000ee0:	887b      	ldrh	r3, [r7, #2]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d003      	beq.n	8000ef0 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ee8:	887a      	ldrh	r2, [r7, #2]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000eee:	e002      	b.n	8000ef6 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ef0:	887a      	ldrh	r2, [r7, #2]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	611a      	str	r2, [r3, #16]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr

08000f00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d101      	bne.n	8000f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e26c      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	f000 8087 	beq.w	800102e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f20:	4b92      	ldr	r3, [pc, #584]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f003 030c 	and.w	r3, r3, #12
 8000f28:	2b04      	cmp	r3, #4
 8000f2a:	d00c      	beq.n	8000f46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f2c:	4b8f      	ldr	r3, [pc, #572]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 030c 	and.w	r3, r3, #12
 8000f34:	2b08      	cmp	r3, #8
 8000f36:	d112      	bne.n	8000f5e <HAL_RCC_OscConfig+0x5e>
 8000f38:	4b8c      	ldr	r3, [pc, #560]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f44:	d10b      	bne.n	8000f5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f46:	4b89      	ldr	r3, [pc, #548]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d06c      	beq.n	800102c <HAL_RCC_OscConfig+0x12c>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d168      	bne.n	800102c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e246      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f66:	d106      	bne.n	8000f76 <HAL_RCC_OscConfig+0x76>
 8000f68:	4b80      	ldr	r3, [pc, #512]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a7f      	ldr	r2, [pc, #508]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	e02e      	b.n	8000fd4 <HAL_RCC_OscConfig+0xd4>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d10c      	bne.n	8000f98 <HAL_RCC_OscConfig+0x98>
 8000f7e:	4b7b      	ldr	r3, [pc, #492]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a7a      	ldr	r2, [pc, #488]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	4b78      	ldr	r3, [pc, #480]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a77      	ldr	r2, [pc, #476]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000f90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f94:	6013      	str	r3, [r2, #0]
 8000f96:	e01d      	b.n	8000fd4 <HAL_RCC_OscConfig+0xd4>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fa0:	d10c      	bne.n	8000fbc <HAL_RCC_OscConfig+0xbc>
 8000fa2:	4b72      	ldr	r3, [pc, #456]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a71      	ldr	r2, [pc, #452]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fac:	6013      	str	r3, [r2, #0]
 8000fae:	4b6f      	ldr	r3, [pc, #444]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a6e      	ldr	r2, [pc, #440]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fb8:	6013      	str	r3, [r2, #0]
 8000fba:	e00b      	b.n	8000fd4 <HAL_RCC_OscConfig+0xd4>
 8000fbc:	4b6b      	ldr	r3, [pc, #428]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a6a      	ldr	r2, [pc, #424]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fc6:	6013      	str	r3, [r2, #0]
 8000fc8:	4b68      	ldr	r3, [pc, #416]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a67      	ldr	r2, [pc, #412]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000fce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d013      	beq.n	8001004 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fc04 	bl	80007e8 <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe4:	f7ff fc00 	bl	80007e8 <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b64      	cmp	r3, #100	; 0x64
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e1fa      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff6:	4b5d      	ldr	r3, [pc, #372]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d0f0      	beq.n	8000fe4 <HAL_RCC_OscConfig+0xe4>
 8001002:	e014      	b.n	800102e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001004:	f7ff fbf0 	bl	80007e8 <HAL_GetTick>
 8001008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800100a:	e008      	b.n	800101e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800100c:	f7ff fbec 	bl	80007e8 <HAL_GetTick>
 8001010:	4602      	mov	r2, r0
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b64      	cmp	r3, #100	; 0x64
 8001018:	d901      	bls.n	800101e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e1e6      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800101e:	4b53      	ldr	r3, [pc, #332]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d1f0      	bne.n	800100c <HAL_RCC_OscConfig+0x10c>
 800102a:	e000      	b.n	800102e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800102c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d063      	beq.n	8001102 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800103a:	4b4c      	ldr	r3, [pc, #304]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 030c 	and.w	r3, r3, #12
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00b      	beq.n	800105e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001046:	4b49      	ldr	r3, [pc, #292]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f003 030c 	and.w	r3, r3, #12
 800104e:	2b08      	cmp	r3, #8
 8001050:	d11c      	bne.n	800108c <HAL_RCC_OscConfig+0x18c>
 8001052:	4b46      	ldr	r3, [pc, #280]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d116      	bne.n	800108c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105e:	4b43      	ldr	r3, [pc, #268]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	2b00      	cmp	r3, #0
 8001068:	d005      	beq.n	8001076 <HAL_RCC_OscConfig+0x176>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	691b      	ldr	r3, [r3, #16]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d001      	beq.n	8001076 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e1ba      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001076:	4b3d      	ldr	r3, [pc, #244]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	00db      	lsls	r3, r3, #3
 8001084:	4939      	ldr	r1, [pc, #228]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8001086:	4313      	orrs	r3, r2
 8001088:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800108a:	e03a      	b.n	8001102 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	691b      	ldr	r3, [r3, #16]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d020      	beq.n	80010d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001094:	4b36      	ldr	r3, [pc, #216]	; (8001170 <HAL_RCC_OscConfig+0x270>)
 8001096:	2201      	movs	r2, #1
 8001098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109a:	f7ff fba5 	bl	80007e8 <HAL_GetTick>
 800109e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a0:	e008      	b.n	80010b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010a2:	f7ff fba1 	bl	80007e8 <HAL_GetTick>
 80010a6:	4602      	mov	r2, r0
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e19b      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b4:	4b2d      	ldr	r3, [pc, #180]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f003 0302 	and.w	r3, r3, #2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d0f0      	beq.n	80010a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c0:	4b2a      	ldr	r3, [pc, #168]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	4927      	ldr	r1, [pc, #156]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 80010d0:	4313      	orrs	r3, r2
 80010d2:	600b      	str	r3, [r1, #0]
 80010d4:	e015      	b.n	8001102 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010d6:	4b26      	ldr	r3, [pc, #152]	; (8001170 <HAL_RCC_OscConfig+0x270>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010dc:	f7ff fb84 	bl	80007e8 <HAL_GetTick>
 80010e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010e4:	f7ff fb80 	bl	80007e8 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e17a      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f6:	4b1d      	ldr	r3, [pc, #116]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d1f0      	bne.n	80010e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0308 	and.w	r3, r3, #8
 800110a:	2b00      	cmp	r3, #0
 800110c:	d03a      	beq.n	8001184 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d019      	beq.n	800114a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001116:	4b17      	ldr	r3, [pc, #92]	; (8001174 <HAL_RCC_OscConfig+0x274>)
 8001118:	2201      	movs	r2, #1
 800111a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800111c:	f7ff fb64 	bl	80007e8 <HAL_GetTick>
 8001120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001122:	e008      	b.n	8001136 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001124:	f7ff fb60 	bl	80007e8 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	2b02      	cmp	r3, #2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e15a      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001136:	4b0d      	ldr	r3, [pc, #52]	; (800116c <HAL_RCC_OscConfig+0x26c>)
 8001138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f0      	beq.n	8001124 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001142:	2001      	movs	r0, #1
 8001144:	f000 fb0a 	bl	800175c <RCC_Delay>
 8001148:	e01c      	b.n	8001184 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800114a:	4b0a      	ldr	r3, [pc, #40]	; (8001174 <HAL_RCC_OscConfig+0x274>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001150:	f7ff fb4a 	bl	80007e8 <HAL_GetTick>
 8001154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001156:	e00f      	b.n	8001178 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001158:	f7ff fb46 	bl	80007e8 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b02      	cmp	r3, #2
 8001164:	d908      	bls.n	8001178 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e140      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000
 8001170:	42420000 	.word	0x42420000
 8001174:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001178:	4b9e      	ldr	r3, [pc, #632]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800117a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117c:	f003 0302 	and.w	r3, r3, #2
 8001180:	2b00      	cmp	r3, #0
 8001182:	d1e9      	bne.n	8001158 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0304 	and.w	r3, r3, #4
 800118c:	2b00      	cmp	r3, #0
 800118e:	f000 80a6 	beq.w	80012de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001192:	2300      	movs	r3, #0
 8001194:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001196:	4b97      	ldr	r3, [pc, #604]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10d      	bne.n	80011be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011a2:	4b94      	ldr	r3, [pc, #592]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	4a93      	ldr	r2, [pc, #588]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80011a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ac:	61d3      	str	r3, [r2, #28]
 80011ae:	4b91      	ldr	r3, [pc, #580]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011ba:	2301      	movs	r3, #1
 80011bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011be:	4b8e      	ldr	r3, [pc, #568]	; (80013f8 <HAL_RCC_OscConfig+0x4f8>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d118      	bne.n	80011fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011ca:	4b8b      	ldr	r3, [pc, #556]	; (80013f8 <HAL_RCC_OscConfig+0x4f8>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a8a      	ldr	r2, [pc, #552]	; (80013f8 <HAL_RCC_OscConfig+0x4f8>)
 80011d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011d6:	f7ff fb07 	bl	80007e8 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011de:	f7ff fb03 	bl	80007e8 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b64      	cmp	r3, #100	; 0x64
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e0fd      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f0:	4b81      	ldr	r3, [pc, #516]	; (80013f8 <HAL_RCC_OscConfig+0x4f8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d0f0      	beq.n	80011de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d106      	bne.n	8001212 <HAL_RCC_OscConfig+0x312>
 8001204:	4b7b      	ldr	r3, [pc, #492]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001206:	6a1b      	ldr	r3, [r3, #32]
 8001208:	4a7a      	ldr	r2, [pc, #488]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	6213      	str	r3, [r2, #32]
 8001210:	e02d      	b.n	800126e <HAL_RCC_OscConfig+0x36e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d10c      	bne.n	8001234 <HAL_RCC_OscConfig+0x334>
 800121a:	4b76      	ldr	r3, [pc, #472]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800121c:	6a1b      	ldr	r3, [r3, #32]
 800121e:	4a75      	ldr	r2, [pc, #468]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001220:	f023 0301 	bic.w	r3, r3, #1
 8001224:	6213      	str	r3, [r2, #32]
 8001226:	4b73      	ldr	r3, [pc, #460]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001228:	6a1b      	ldr	r3, [r3, #32]
 800122a:	4a72      	ldr	r2, [pc, #456]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800122c:	f023 0304 	bic.w	r3, r3, #4
 8001230:	6213      	str	r3, [r2, #32]
 8001232:	e01c      	b.n	800126e <HAL_RCC_OscConfig+0x36e>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	2b05      	cmp	r3, #5
 800123a:	d10c      	bne.n	8001256 <HAL_RCC_OscConfig+0x356>
 800123c:	4b6d      	ldr	r3, [pc, #436]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	4a6c      	ldr	r2, [pc, #432]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	6213      	str	r3, [r2, #32]
 8001248:	4b6a      	ldr	r3, [pc, #424]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	4a69      	ldr	r2, [pc, #420]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6213      	str	r3, [r2, #32]
 8001254:	e00b      	b.n	800126e <HAL_RCC_OscConfig+0x36e>
 8001256:	4b67      	ldr	r3, [pc, #412]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001258:	6a1b      	ldr	r3, [r3, #32]
 800125a:	4a66      	ldr	r2, [pc, #408]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800125c:	f023 0301 	bic.w	r3, r3, #1
 8001260:	6213      	str	r3, [r2, #32]
 8001262:	4b64      	ldr	r3, [pc, #400]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001264:	6a1b      	ldr	r3, [r3, #32]
 8001266:	4a63      	ldr	r2, [pc, #396]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001268:	f023 0304 	bic.w	r3, r3, #4
 800126c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	68db      	ldr	r3, [r3, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d015      	beq.n	80012a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001276:	f7ff fab7 	bl	80007e8 <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800127c:	e00a      	b.n	8001294 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800127e:	f7ff fab3 	bl	80007e8 <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	f241 3288 	movw	r2, #5000	; 0x1388
 800128c:	4293      	cmp	r3, r2
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e0ab      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001294:	4b57      	ldr	r3, [pc, #348]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001296:	6a1b      	ldr	r3, [r3, #32]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0ee      	beq.n	800127e <HAL_RCC_OscConfig+0x37e>
 80012a0:	e014      	b.n	80012cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012a2:	f7ff faa1 	bl	80007e8 <HAL_GetTick>
 80012a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a8:	e00a      	b.n	80012c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012aa:	f7ff fa9d 	bl	80007e8 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e095      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012c0:	4b4c      	ldr	r3, [pc, #304]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80012c2:	6a1b      	ldr	r3, [r3, #32]
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1ee      	bne.n	80012aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d105      	bne.n	80012de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012d2:	4b48      	ldr	r3, [pc, #288]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80012d4:	69db      	ldr	r3, [r3, #28]
 80012d6:	4a47      	ldr	r2, [pc, #284]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80012d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	f000 8081 	beq.w	80013ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012e8:	4b42      	ldr	r3, [pc, #264]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 030c 	and.w	r3, r3, #12
 80012f0:	2b08      	cmp	r3, #8
 80012f2:	d061      	beq.n	80013b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	69db      	ldr	r3, [r3, #28]
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d146      	bne.n	800138a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012fc:	4b3f      	ldr	r3, [pc, #252]	; (80013fc <HAL_RCC_OscConfig+0x4fc>)
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001302:	f7ff fa71 	bl	80007e8 <HAL_GetTick>
 8001306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001308:	e008      	b.n	800131c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800130a:	f7ff fa6d 	bl	80007e8 <HAL_GetTick>
 800130e:	4602      	mov	r2, r0
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	2b02      	cmp	r3, #2
 8001316:	d901      	bls.n	800131c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e067      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800131c:	4b35      	ldr	r3, [pc, #212]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1f0      	bne.n	800130a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6a1b      	ldr	r3, [r3, #32]
 800132c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001330:	d108      	bne.n	8001344 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001332:	4b30      	ldr	r3, [pc, #192]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	492d      	ldr	r1, [pc, #180]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001340:	4313      	orrs	r3, r2
 8001342:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001344:	4b2b      	ldr	r3, [pc, #172]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a19      	ldr	r1, [r3, #32]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001354:	430b      	orrs	r3, r1
 8001356:	4927      	ldr	r1, [pc, #156]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 8001358:	4313      	orrs	r3, r2
 800135a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800135c:	4b27      	ldr	r3, [pc, #156]	; (80013fc <HAL_RCC_OscConfig+0x4fc>)
 800135e:	2201      	movs	r2, #1
 8001360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001362:	f7ff fa41 	bl	80007e8 <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800136a:	f7ff fa3d 	bl	80007e8 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e037      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800137c:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f0      	beq.n	800136a <HAL_RCC_OscConfig+0x46a>
 8001388:	e02f      	b.n	80013ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800138a:	4b1c      	ldr	r3, [pc, #112]	; (80013fc <HAL_RCC_OscConfig+0x4fc>)
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001390:	f7ff fa2a 	bl	80007e8 <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001398:	f7ff fa26 	bl	80007e8 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e020      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013aa:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1f0      	bne.n	8001398 <HAL_RCC_OscConfig+0x498>
 80013b6:	e018      	b.n	80013ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d101      	bne.n	80013c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e013      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013c4:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <HAL_RCC_OscConfig+0x4f4>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d106      	bne.n	80013e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d001      	beq.n	80013ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e000      	b.n	80013ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40021000 	.word	0x40021000
 80013f8:	40007000 	.word	0x40007000
 80013fc:	42420060 	.word	0x42420060

08001400 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d101      	bne.n	8001414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e0d0      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001414:	4b6a      	ldr	r3, [pc, #424]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0307 	and.w	r3, r3, #7
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	429a      	cmp	r2, r3
 8001420:	d910      	bls.n	8001444 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001422:	4b67      	ldr	r3, [pc, #412]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f023 0207 	bic.w	r2, r3, #7
 800142a:	4965      	ldr	r1, [pc, #404]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4313      	orrs	r3, r2
 8001430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001432:	4b63      	ldr	r3, [pc, #396]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	429a      	cmp	r2, r3
 800143e:	d001      	beq.n	8001444 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e0b8      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d020      	beq.n	8001492 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	2b00      	cmp	r3, #0
 800145a:	d005      	beq.n	8001468 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800145c:	4b59      	ldr	r3, [pc, #356]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	4a58      	ldr	r2, [pc, #352]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001466:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0308 	and.w	r3, r3, #8
 8001470:	2b00      	cmp	r3, #0
 8001472:	d005      	beq.n	8001480 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001474:	4b53      	ldr	r3, [pc, #332]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	4a52      	ldr	r2, [pc, #328]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800147a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800147e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001480:	4b50      	ldr	r3, [pc, #320]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	494d      	ldr	r1, [pc, #308]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800148e:	4313      	orrs	r3, r2
 8001490:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	2b00      	cmp	r3, #0
 800149c:	d040      	beq.n	8001520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d107      	bne.n	80014b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a6:	4b47      	ldr	r3, [pc, #284]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d115      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e07f      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d107      	bne.n	80014ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014be:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d109      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e073      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ce:	4b3d      	ldr	r3, [pc, #244]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d101      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e06b      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014de:	4b39      	ldr	r3, [pc, #228]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f023 0203 	bic.w	r2, r3, #3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	4936      	ldr	r1, [pc, #216]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014ec:	4313      	orrs	r3, r2
 80014ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014f0:	f7ff f97a 	bl	80007e8 <HAL_GetTick>
 80014f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014f6:	e00a      	b.n	800150e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014f8:	f7ff f976 	bl	80007e8 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	f241 3288 	movw	r2, #5000	; 0x1388
 8001506:	4293      	cmp	r3, r2
 8001508:	d901      	bls.n	800150e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e053      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800150e:	4b2d      	ldr	r3, [pc, #180]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f003 020c 	and.w	r2, r3, #12
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	429a      	cmp	r2, r3
 800151e:	d1eb      	bne.n	80014f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001520:	4b27      	ldr	r3, [pc, #156]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0307 	and.w	r3, r3, #7
 8001528:	683a      	ldr	r2, [r7, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	d210      	bcs.n	8001550 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152e:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f023 0207 	bic.w	r2, r3, #7
 8001536:	4922      	ldr	r1, [pc, #136]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	4313      	orrs	r3, r2
 800153c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800153e:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	429a      	cmp	r2, r3
 800154a:	d001      	beq.n	8001550 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e032      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	d008      	beq.n	800156e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800155c:	4b19      	ldr	r3, [pc, #100]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	4916      	ldr	r1, [pc, #88]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800156a:	4313      	orrs	r3, r2
 800156c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0308 	and.w	r3, r3, #8
 8001576:	2b00      	cmp	r3, #0
 8001578:	d009      	beq.n	800158e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800157a:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	490e      	ldr	r1, [pc, #56]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800158a:	4313      	orrs	r3, r2
 800158c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800158e:	f000 f821 	bl	80015d4 <HAL_RCC_GetSysClockFreq>
 8001592:	4601      	mov	r1, r0
 8001594:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	091b      	lsrs	r3, r3, #4
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	4a0a      	ldr	r2, [pc, #40]	; (80015c8 <HAL_RCC_ClockConfig+0x1c8>)
 80015a0:	5cd3      	ldrb	r3, [r2, r3]
 80015a2:	fa21 f303 	lsr.w	r3, r1, r3
 80015a6:	4a09      	ldr	r2, [pc, #36]	; (80015cc <HAL_RCC_ClockConfig+0x1cc>)
 80015a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_RCC_ClockConfig+0x1d0>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff f814 	bl	80005dc <HAL_InitTick>

  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40022000 	.word	0x40022000
 80015c4:	40021000 	.word	0x40021000
 80015c8:	08004e40 	.word	0x08004e40
 80015cc:	20000000 	.word	0x20000000
 80015d0:	20000004 	.word	0x20000004

080015d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015d4:	b490      	push	{r4, r7}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80015da:	4b2a      	ldr	r3, [pc, #168]	; (8001684 <HAL_RCC_GetSysClockFreq+0xb0>)
 80015dc:	1d3c      	adds	r4, r7, #4
 80015de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015e4:	4b28      	ldr	r3, [pc, #160]	; (8001688 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
 80015ee:	2300      	movs	r3, #0
 80015f0:	61bb      	str	r3, [r7, #24]
 80015f2:	2300      	movs	r3, #0
 80015f4:	627b      	str	r3, [r7, #36]	; 0x24
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015fe:	4b23      	ldr	r3, [pc, #140]	; (800168c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	f003 030c 	and.w	r3, r3, #12
 800160a:	2b04      	cmp	r3, #4
 800160c:	d002      	beq.n	8001614 <HAL_RCC_GetSysClockFreq+0x40>
 800160e:	2b08      	cmp	r3, #8
 8001610:	d003      	beq.n	800161a <HAL_RCC_GetSysClockFreq+0x46>
 8001612:	e02d      	b.n	8001670 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001614:	4b1e      	ldr	r3, [pc, #120]	; (8001690 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001616:	623b      	str	r3, [r7, #32]
      break;
 8001618:	e02d      	b.n	8001676 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	0c9b      	lsrs	r3, r3, #18
 800161e:	f003 030f 	and.w	r3, r3, #15
 8001622:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001626:	4413      	add	r3, r2
 8001628:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800162c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d013      	beq.n	8001660 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001638:	4b14      	ldr	r3, [pc, #80]	; (800168c <HAL_RCC_GetSysClockFreq+0xb8>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	0c5b      	lsrs	r3, r3, #17
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001646:	4413      	add	r3, r2
 8001648:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800164c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	4a0f      	ldr	r2, [pc, #60]	; (8001690 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001652:	fb02 f203 	mul.w	r2, r2, r3
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	fbb2 f3f3 	udiv	r3, r2, r3
 800165c:	627b      	str	r3, [r7, #36]	; 0x24
 800165e:	e004      	b.n	800166a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	4a0c      	ldr	r2, [pc, #48]	; (8001694 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001664:	fb02 f303 	mul.w	r3, r2, r3
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800166a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800166c:	623b      	str	r3, [r7, #32]
      break;
 800166e:	e002      	b.n	8001676 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001670:	4b07      	ldr	r3, [pc, #28]	; (8001690 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001672:	623b      	str	r3, [r7, #32]
      break;
 8001674:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001676:	6a3b      	ldr	r3, [r7, #32]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3728      	adds	r7, #40	; 0x28
 800167c:	46bd      	mov	sp, r7
 800167e:	bc90      	pop	{r4, r7}
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	08004e14 	.word	0x08004e14
 8001688:	08004e24 	.word	0x08004e24
 800168c:	40021000 	.word	0x40021000
 8001690:	007a1200 	.word	0x007a1200
 8001694:	003d0900 	.word	0x003d0900

08001698 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800169c:	4b02      	ldr	r3, [pc, #8]	; (80016a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800169e:	681b      	ldr	r3, [r3, #0]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr
 80016a8:	20000000 	.word	0x20000000

080016ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80016b0:	f7ff fff2 	bl	8001698 <HAL_RCC_GetHCLKFreq>
 80016b4:	4601      	mov	r1, r0
 80016b6:	4b05      	ldr	r3, [pc, #20]	; (80016cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	0a1b      	lsrs	r3, r3, #8
 80016bc:	f003 0307 	and.w	r3, r3, #7
 80016c0:	4a03      	ldr	r2, [pc, #12]	; (80016d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80016c2:	5cd3      	ldrb	r3, [r2, r3]
 80016c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40021000 	.word	0x40021000
 80016d0:	08004e50 	.word	0x08004e50

080016d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80016d8:	f7ff ffde 	bl	8001698 <HAL_RCC_GetHCLKFreq>
 80016dc:	4601      	mov	r1, r0
 80016de:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	0adb      	lsrs	r3, r3, #11
 80016e4:	f003 0307 	and.w	r3, r3, #7
 80016e8:	4a03      	ldr	r2, [pc, #12]	; (80016f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016ea:	5cd3      	ldrb	r3, [r2, r3]
 80016ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40021000 	.word	0x40021000
 80016f8:	08004e50 	.word	0x08004e50

080016fc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	220f      	movs	r2, #15
 800170a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800170c:	4b11      	ldr	r3, [pc, #68]	; (8001754 <HAL_RCC_GetClockConfig+0x58>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0203 	and.w	r2, r3, #3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001718:	4b0e      	ldr	r3, [pc, #56]	; (8001754 <HAL_RCC_GetClockConfig+0x58>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001724:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <HAL_RCC_GetClockConfig+0x58>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <HAL_RCC_GetClockConfig+0x58>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	08db      	lsrs	r3, r3, #3
 8001736:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800173e:	4b06      	ldr	r3, [pc, #24]	; (8001758 <HAL_RCC_GetClockConfig+0x5c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0207 	and.w	r2, r3, #7
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr
 8001754:	40021000 	.word	0x40021000
 8001758:	40022000 	.word	0x40022000

0800175c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001764:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <RCC_Delay+0x34>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a0a      	ldr	r2, [pc, #40]	; (8001794 <RCC_Delay+0x38>)
 800176a:	fba2 2303 	umull	r2, r3, r2, r3
 800176e:	0a5b      	lsrs	r3, r3, #9
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	fb02 f303 	mul.w	r3, r2, r3
 8001776:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001778:	bf00      	nop
  }
  while (Delay --);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	1e5a      	subs	r2, r3, #1
 800177e:	60fa      	str	r2, [r7, #12]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1f9      	bne.n	8001778 <RCC_Delay+0x1c>
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	20000000 	.word	0x20000000
 8001794:	10624dd3 	.word	0x10624dd3

08001798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e01d      	b.n	80017e6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d106      	bne.n	80017c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f000 f815 	bl	80017ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2202      	movs	r2, #2
 80017c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3304      	adds	r3, #4
 80017d4:	4619      	mov	r1, r3
 80017d6:	4610      	mov	r0, r2
 80017d8:	f000 f962 	bl	8001aa0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b083      	sub	sp, #12
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr

08001800 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	68da      	ldr	r2, [r3, #12]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f042 0201 	orr.w	r2, r2, #1
 8001816:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2b06      	cmp	r3, #6
 8001828:	d007      	beq.n	800183a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f042 0201 	orr.w	r2, r2, #1
 8001838:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr

08001846 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	691b      	ldr	r3, [r3, #16]
 8001854:	f003 0302 	and.w	r3, r3, #2
 8001858:	2b02      	cmp	r3, #2
 800185a:	d122      	bne.n	80018a2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	2b02      	cmp	r3, #2
 8001868:	d11b      	bne.n	80018a2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f06f 0202 	mvn.w	r2, #2
 8001872:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	2b00      	cmp	r3, #0
 8001886:	d003      	beq.n	8001890 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 f8ed 	bl	8001a68 <HAL_TIM_IC_CaptureCallback>
 800188e:	e005      	b.n	800189c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f000 f8e0 	bl	8001a56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f000 f8ef 	bl	8001a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	691b      	ldr	r3, [r3, #16]
 80018a8:	f003 0304 	and.w	r3, r3, #4
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d122      	bne.n	80018f6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	68db      	ldr	r3, [r3, #12]
 80018b6:	f003 0304 	and.w	r3, r3, #4
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d11b      	bne.n	80018f6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f06f 0204 	mvn.w	r2, #4
 80018c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2202      	movs	r2, #2
 80018cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d003      	beq.n	80018e4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f000 f8c3 	bl	8001a68 <HAL_TIM_IC_CaptureCallback>
 80018e2:	e005      	b.n	80018f0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f000 f8b6 	bl	8001a56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f000 f8c5 	bl	8001a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	f003 0308 	and.w	r3, r3, #8
 8001900:	2b08      	cmp	r3, #8
 8001902:	d122      	bne.n	800194a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	f003 0308 	and.w	r3, r3, #8
 800190e:	2b08      	cmp	r3, #8
 8001910:	d11b      	bne.n	800194a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f06f 0208 	mvn.w	r2, #8
 800191a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2204      	movs	r2, #4
 8001920:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	69db      	ldr	r3, [r3, #28]
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	2b00      	cmp	r3, #0
 800192e:	d003      	beq.n	8001938 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f000 f899 	bl	8001a68 <HAL_TIM_IC_CaptureCallback>
 8001936:	e005      	b.n	8001944 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 f88c 	bl	8001a56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f000 f89b 	bl	8001a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	691b      	ldr	r3, [r3, #16]
 8001950:	f003 0310 	and.w	r3, r3, #16
 8001954:	2b10      	cmp	r3, #16
 8001956:	d122      	bne.n	800199e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	2b10      	cmp	r3, #16
 8001964:	d11b      	bne.n	800199e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f06f 0210 	mvn.w	r2, #16
 800196e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2208      	movs	r2, #8
 8001974:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	69db      	ldr	r3, [r3, #28]
 800197c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001980:	2b00      	cmp	r3, #0
 8001982:	d003      	beq.n	800198c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f000 f86f 	bl	8001a68 <HAL_TIM_IC_CaptureCallback>
 800198a:	e005      	b.n	8001998 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f000 f862 	bl	8001a56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f000 f871 	bl	8001a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	f003 0301 	and.w	r3, r3, #1
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d10e      	bne.n	80019ca <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d107      	bne.n	80019ca <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f06f 0201 	mvn.w	r2, #1
 80019c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7fe fd67 	bl	8000498 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	691b      	ldr	r3, [r3, #16]
 80019d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019d4:	2b80      	cmp	r3, #128	; 0x80
 80019d6:	d10e      	bne.n	80019f6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019e2:	2b80      	cmp	r3, #128	; 0x80
 80019e4:	d107      	bne.n	80019f6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80019ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 f8d8 	bl	8001ba6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a00:	2b40      	cmp	r3, #64	; 0x40
 8001a02:	d10e      	bne.n	8001a22 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a0e:	2b40      	cmp	r3, #64	; 0x40
 8001a10:	d107      	bne.n	8001a22 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f000 f835 	bl	8001a8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	f003 0320 	and.w	r3, r3, #32
 8001a2c:	2b20      	cmp	r3, #32
 8001a2e:	d10e      	bne.n	8001a4e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	f003 0320 	and.w	r3, r3, #32
 8001a3a:	2b20      	cmp	r3, #32
 8001a3c:	d107      	bne.n	8001a4e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f06f 0220 	mvn.w	r2, #32
 8001a46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f000 f8a3 	bl	8001b94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a4e:	bf00      	nop
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bc80      	pop	{r7}
 8001a78:	4770      	bx	lr

08001a7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr

08001a8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr
	...

08001aa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a33      	ldr	r2, [pc, #204]	; (8001b80 <TIM_Base_SetConfig+0xe0>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d013      	beq.n	8001ae0 <TIM_Base_SetConfig+0x40>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a32      	ldr	r2, [pc, #200]	; (8001b84 <TIM_Base_SetConfig+0xe4>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d00f      	beq.n	8001ae0 <TIM_Base_SetConfig+0x40>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ac6:	d00b      	beq.n	8001ae0 <TIM_Base_SetConfig+0x40>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a2f      	ldr	r2, [pc, #188]	; (8001b88 <TIM_Base_SetConfig+0xe8>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d007      	beq.n	8001ae0 <TIM_Base_SetConfig+0x40>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a2e      	ldr	r2, [pc, #184]	; (8001b8c <TIM_Base_SetConfig+0xec>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d003      	beq.n	8001ae0 <TIM_Base_SetConfig+0x40>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a2d      	ldr	r2, [pc, #180]	; (8001b90 <TIM_Base_SetConfig+0xf0>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d108      	bne.n	8001af2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ae6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a22      	ldr	r2, [pc, #136]	; (8001b80 <TIM_Base_SetConfig+0xe0>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d013      	beq.n	8001b22 <TIM_Base_SetConfig+0x82>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a21      	ldr	r2, [pc, #132]	; (8001b84 <TIM_Base_SetConfig+0xe4>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d00f      	beq.n	8001b22 <TIM_Base_SetConfig+0x82>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b08:	d00b      	beq.n	8001b22 <TIM_Base_SetConfig+0x82>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a1e      	ldr	r2, [pc, #120]	; (8001b88 <TIM_Base_SetConfig+0xe8>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d007      	beq.n	8001b22 <TIM_Base_SetConfig+0x82>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a1d      	ldr	r2, [pc, #116]	; (8001b8c <TIM_Base_SetConfig+0xec>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d003      	beq.n	8001b22 <TIM_Base_SetConfig+0x82>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a1c      	ldr	r2, [pc, #112]	; (8001b90 <TIM_Base_SetConfig+0xf0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d108      	bne.n	8001b34 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	68fa      	ldr	r2, [r7, #12]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	695b      	ldr	r3, [r3, #20]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a09      	ldr	r2, [pc, #36]	; (8001b80 <TIM_Base_SetConfig+0xe0>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d003      	beq.n	8001b68 <TIM_Base_SetConfig+0xc8>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a08      	ldr	r2, [pc, #32]	; (8001b84 <TIM_Base_SetConfig+0xe4>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d103      	bne.n	8001b70 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	691a      	ldr	r2, [r3, #16]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	615a      	str	r2, [r3, #20]
}
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	40012c00 	.word	0x40012c00
 8001b84:	40013400 	.word	0x40013400
 8001b88:	40000400 	.word	0x40000400
 8001b8c:	40000800 	.word	0x40000800
 8001b90:	40000c00 	.word	0x40000c00

08001b94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr

08001ba6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr

08001bb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e03f      	b.n	8001c4a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d106      	bne.n	8001be4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7fe fcaa 	bl	8000538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2224      	movs	r2, #36	; 0x24
 8001be8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	68da      	ldr	r2, [r3, #12]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bfa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f000 fb41 	bl	8002284 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	691a      	ldr	r2, [r3, #16]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	695a      	ldr	r2, [r3, #20]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	68da      	ldr	r2, [r3, #12]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2220      	movs	r2, #32
 8001c44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b088      	sub	sp, #32
 8001c56:	af02      	add	r7, sp, #8
 8001c58:	60f8      	str	r0, [r7, #12]
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	603b      	str	r3, [r7, #0]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b20      	cmp	r3, #32
 8001c70:	f040 8083 	bne.w	8001d7a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d002      	beq.n	8001c80 <HAL_UART_Transmit+0x2e>
 8001c7a:	88fb      	ldrh	r3, [r7, #6]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e07b      	b.n	8001d7c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d101      	bne.n	8001c92 <HAL_UART_Transmit+0x40>
 8001c8e:	2302      	movs	r3, #2
 8001c90:	e074      	b.n	8001d7c <HAL_UART_Transmit+0x12a>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2201      	movs	r2, #1
 8001c96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2221      	movs	r2, #33	; 0x21
 8001ca4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001ca8:	f7fe fd9e 	bl	80007e8 <HAL_GetTick>
 8001cac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	88fa      	ldrh	r2, [r7, #6]
 8001cb2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	88fa      	ldrh	r2, [r7, #6]
 8001cb8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001cba:	e042      	b.n	8001d42 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cd2:	d122      	bne.n	8001d1a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	9300      	str	r3, [sp, #0]
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2180      	movs	r1, #128	; 0x80
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	f000 f967 	bl	8001fb2 <UART_WaitOnFlagUntilTimeout>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e046      	b.n	8001d7c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d00:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d103      	bne.n	8001d12 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	e017      	b.n	8001d42 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	3301      	adds	r3, #1
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	e013      	b.n	8001d42 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	2200      	movs	r2, #0
 8001d22:	2180      	movs	r1, #128	; 0x80
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f000 f944 	bl	8001fb2 <UART_WaitOnFlagUntilTimeout>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e023      	b.n	8001d7c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	1c5a      	adds	r2, r3, #1
 8001d38:	60ba      	str	r2, [r7, #8]
 8001d3a:	781a      	ldrb	r2, [r3, #0]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1b7      	bne.n	8001cbc <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	9300      	str	r3, [sp, #0]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	2200      	movs	r2, #0
 8001d54:	2140      	movs	r1, #64	; 0x40
 8001d56:	68f8      	ldr	r0, [r7, #12]
 8001d58:	f000 f92b 	bl	8001fb2 <UART_WaitOnFlagUntilTimeout>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e00a      	b.n	8001d7c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2220      	movs	r2, #32
 8001d6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001d76:	2300      	movs	r3, #0
 8001d78:	e000      	b.n	8001d7c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001d7a:	2302      	movs	r3, #2
  }
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f003 030f 	and.w	r3, r3, #15
 8001db2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d10d      	bne.n	8001dd6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	f003 0320 	and.w	r3, r3, #32
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d008      	beq.n	8001dd6 <HAL_UART_IRQHandler+0x52>
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	f003 0320 	and.w	r3, r3, #32
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 f9d7 	bl	8002182 <UART_Receive_IT>
      return;
 8001dd4:	e0cc      	b.n	8001f70 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	f000 80ab 	beq.w	8001f34 <HAL_UART_IRQHandler+0x1b0>
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d105      	bne.n	8001df4 <HAL_UART_IRQHandler+0x70>
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 80a0 	beq.w	8001f34 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00a      	beq.n	8001e14 <HAL_UART_IRQHandler+0x90>
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d005      	beq.n	8001e14 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e0c:	f043 0201 	orr.w	r2, r3, #1
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f003 0304 	and.w	r3, r3, #4
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00a      	beq.n	8001e34 <HAL_UART_IRQHandler+0xb0>
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d005      	beq.n	8001e34 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2c:	f043 0202 	orr.w	r2, r3, #2
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00a      	beq.n	8001e54 <HAL_UART_IRQHandler+0xd0>
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e4c:	f043 0204 	orr.w	r2, r3, #4
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00a      	beq.n	8001e74 <HAL_UART_IRQHandler+0xf0>
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d005      	beq.n	8001e74 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e6c:	f043 0208 	orr.w	r2, r3, #8
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d078      	beq.n	8001f6e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f003 0320 	and.w	r3, r3, #32
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d007      	beq.n	8001e96 <HAL_UART_IRQHandler+0x112>
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	f003 0320 	and.w	r3, r3, #32
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d002      	beq.n	8001e96 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 f976 	bl	8002182 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	bf14      	ite	ne
 8001ea4:	2301      	movne	r3, #1
 8001ea6:	2300      	moveq	r3, #0
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb0:	f003 0308 	and.w	r3, r3, #8
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d102      	bne.n	8001ebe <HAL_UART_IRQHandler+0x13a>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d031      	beq.n	8001f22 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 f8c1 	bl	8002046 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d023      	beq.n	8001f1a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	695a      	ldr	r2, [r3, #20]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ee0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d013      	beq.n	8001f12 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eee:	4a22      	ldr	r2, [pc, #136]	; (8001f78 <HAL_UART_IRQHandler+0x1f4>)
 8001ef0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7fe fd60 	bl	80009bc <HAL_DMA_Abort_IT>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d016      	beq.n	8001f30 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f0c:	4610      	mov	r0, r2
 8001f0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f10:	e00e      	b.n	8001f30 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f844 	bl	8001fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f18:	e00a      	b.n	8001f30 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f840 	bl	8001fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f20:	e006      	b.n	8001f30 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f83c 	bl	8001fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001f2e:	e01e      	b.n	8001f6e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f30:	bf00      	nop
    return;
 8001f32:	e01c      	b.n	8001f6e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d008      	beq.n	8001f50 <HAL_UART_IRQHandler+0x1cc>
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 f8ad 	bl	80020a8 <UART_Transmit_IT>
    return;
 8001f4e:	e00f      	b.n	8001f70 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d00a      	beq.n	8001f70 <HAL_UART_IRQHandler+0x1ec>
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d005      	beq.n	8001f70 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f8f4 	bl	8002152 <UART_EndTransmit_IT>
    return;
 8001f6a:	bf00      	nop
 8001f6c:	e000      	b.n	8001f70 <HAL_UART_IRQHandler+0x1ec>
    return;
 8001f6e:	bf00      	nop
  }
}
 8001f70:	3720      	adds	r7, #32
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	08002081 	.word	0x08002081

08001f7c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr

08001f8e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr

08001fb2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b084      	sub	sp, #16
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	60f8      	str	r0, [r7, #12]
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	603b      	str	r3, [r7, #0]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fc2:	e02c      	b.n	800201e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fca:	d028      	beq.n	800201e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d007      	beq.n	8001fe2 <UART_WaitOnFlagUntilTimeout+0x30>
 8001fd2:	f7fe fc09 	bl	80007e8 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d21d      	bcs.n	800201e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68da      	ldr	r2, [r3, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001ff0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	695a      	ldr	r2, [r3, #20]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0201 	bic.w	r2, r2, #1
 8002000:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2220      	movs	r2, #32
 8002006:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2220      	movs	r2, #32
 800200e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e00f      	b.n	800203e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	4013      	ands	r3, r2
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	429a      	cmp	r2, r3
 800202c:	bf0c      	ite	eq
 800202e:	2301      	moveq	r3, #1
 8002030:	2300      	movne	r3, #0
 8002032:	b2db      	uxtb	r3, r3
 8002034:	461a      	mov	r2, r3
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	429a      	cmp	r2, r3
 800203a:	d0c3      	beq.n	8001fc4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68da      	ldr	r2, [r3, #12]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800205c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	695a      	ldr	r2, [r3, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 0201 	bic.w	r2, r2, #1
 800206c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2220      	movs	r2, #32
 8002072:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr

08002080 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2200      	movs	r2, #0
 8002092:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2200      	movs	r2, #0
 8002098:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f7ff ff80 	bl	8001fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80020a0:	bf00      	nop
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b21      	cmp	r3, #33	; 0x21
 80020ba:	d144      	bne.n	8002146 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020c4:	d11a      	bne.n	80020fc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80020da:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d105      	bne.n	80020f0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	1c9a      	adds	r2, r3, #2
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	621a      	str	r2, [r3, #32]
 80020ee:	e00e      	b.n	800210e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	1c5a      	adds	r2, r3, #1
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	621a      	str	r2, [r3, #32]
 80020fa:	e008      	b.n	800210e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	1c59      	adds	r1, r3, #1
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6211      	str	r1, [r2, #32]
 8002106:	781a      	ldrb	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002112:	b29b      	uxth	r3, r3
 8002114:	3b01      	subs	r3, #1
 8002116:	b29b      	uxth	r3, r3
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	4619      	mov	r1, r3
 800211c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800211e:	2b00      	cmp	r3, #0
 8002120:	d10f      	bne.n	8002142 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68da      	ldr	r2, [r3, #12]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002130:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68da      	ldr	r2, [r3, #12]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002140:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002142:	2300      	movs	r3, #0
 8002144:	e000      	b.n	8002148 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002146:	2302      	movs	r3, #2
  }
}
 8002148:	4618      	mov	r0, r3
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	bc80      	pop	{r7}
 8002150:	4770      	bx	lr

08002152 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68da      	ldr	r2, [r3, #12]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002168:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2220      	movs	r2, #32
 800216e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff ff02 	bl	8001f7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	b084      	sub	sp, #16
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b22      	cmp	r3, #34	; 0x22
 8002194:	d171      	bne.n	800227a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800219e:	d123      	bne.n	80021e8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a4:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10e      	bne.n	80021cc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c4:	1c9a      	adds	r2, r3, #2
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	629a      	str	r2, [r3, #40]	; 0x28
 80021ca:	e029      	b.n	8002220 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	629a      	str	r2, [r3, #40]	; 0x28
 80021e6:	e01b      	b.n	8002220 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10a      	bne.n	8002206 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6858      	ldr	r0, [r3, #4]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fa:	1c59      	adds	r1, r3, #1
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	6291      	str	r1, [r2, #40]	; 0x28
 8002200:	b2c2      	uxtb	r2, r0
 8002202:	701a      	strb	r2, [r3, #0]
 8002204:	e00c      	b.n	8002220 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	b2da      	uxtb	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002212:	1c58      	adds	r0, r3, #1
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	6288      	str	r0, [r1, #40]	; 0x28
 8002218:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800221c:	b2d2      	uxtb	r2, r2
 800221e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002224:	b29b      	uxth	r3, r3
 8002226:	3b01      	subs	r3, #1
 8002228:	b29b      	uxth	r3, r3
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	4619      	mov	r1, r3
 800222e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002230:	2b00      	cmp	r3, #0
 8002232:	d120      	bne.n	8002276 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68da      	ldr	r2, [r3, #12]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f022 0220 	bic.w	r2, r2, #32
 8002242:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002252:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	695a      	ldr	r2, [r3, #20]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f022 0201 	bic.w	r2, r2, #1
 8002262:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2220      	movs	r2, #32
 8002268:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7ff fe8e 	bl	8001f8e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002272:	2300      	movs	r3, #0
 8002274:	e002      	b.n	800227c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002276:	2300      	movs	r3, #0
 8002278:	e000      	b.n	800227c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800227a:	2302      	movs	r3, #2
  }
}
 800227c:	4618      	mov	r0, r3
 800227e:	3710      	adds	r7, #16
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	68da      	ldr	r2, [r3, #12]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	695b      	ldr	r3, [r3, #20]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80022be:	f023 030c 	bic.w	r3, r3, #12
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	68f9      	ldr	r1, [r7, #12]
 80022c8:	430b      	orrs	r3, r1
 80022ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	699a      	ldr	r2, [r3, #24]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	430a      	orrs	r2, r1
 80022e0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a52      	ldr	r2, [pc, #328]	; (8002430 <UART_SetConfig+0x1ac>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d14e      	bne.n	800238a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80022ec:	f7ff f9f2 	bl	80016d4 <HAL_RCC_GetPCLK2Freq>
 80022f0:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022f2:	68ba      	ldr	r2, [r7, #8]
 80022f4:	4613      	mov	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4413      	add	r3, r2
 80022fa:	009a      	lsls	r2, r3, #2
 80022fc:	441a      	add	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	fbb2 f3f3 	udiv	r3, r2, r3
 8002308:	4a4a      	ldr	r2, [pc, #296]	; (8002434 <UART_SetConfig+0x1b0>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	095b      	lsrs	r3, r3, #5
 8002310:	0119      	lsls	r1, r3, #4
 8002312:	68ba      	ldr	r2, [r7, #8]
 8002314:	4613      	mov	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	009a      	lsls	r2, r3, #2
 800231c:	441a      	add	r2, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	fbb2 f2f3 	udiv	r2, r2, r3
 8002328:	4b42      	ldr	r3, [pc, #264]	; (8002434 <UART_SetConfig+0x1b0>)
 800232a:	fba3 0302 	umull	r0, r3, r3, r2
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	2064      	movs	r0, #100	; 0x64
 8002332:	fb00 f303 	mul.w	r3, r0, r3
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	3332      	adds	r3, #50	; 0x32
 800233c:	4a3d      	ldr	r2, [pc, #244]	; (8002434 <UART_SetConfig+0x1b0>)
 800233e:	fba2 2303 	umull	r2, r3, r2, r3
 8002342:	095b      	lsrs	r3, r3, #5
 8002344:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002348:	4419      	add	r1, r3
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	4613      	mov	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4413      	add	r3, r2
 8002352:	009a      	lsls	r2, r3, #2
 8002354:	441a      	add	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002360:	4b34      	ldr	r3, [pc, #208]	; (8002434 <UART_SetConfig+0x1b0>)
 8002362:	fba3 0302 	umull	r0, r3, r3, r2
 8002366:	095b      	lsrs	r3, r3, #5
 8002368:	2064      	movs	r0, #100	; 0x64
 800236a:	fb00 f303 	mul.w	r3, r0, r3
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	3332      	adds	r3, #50	; 0x32
 8002374:	4a2f      	ldr	r2, [pc, #188]	; (8002434 <UART_SetConfig+0x1b0>)
 8002376:	fba2 2303 	umull	r2, r3, r2, r3
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	f003 020f 	and.w	r2, r3, #15
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	440a      	add	r2, r1
 8002386:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002388:	e04d      	b.n	8002426 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800238a:	f7ff f98f 	bl	80016ac <HAL_RCC_GetPCLK1Freq>
 800238e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	4613      	mov	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4413      	add	r3, r2
 8002398:	009a      	lsls	r2, r3, #2
 800239a:	441a      	add	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a6:	4a23      	ldr	r2, [pc, #140]	; (8002434 <UART_SetConfig+0x1b0>)
 80023a8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ac:	095b      	lsrs	r3, r3, #5
 80023ae:	0119      	lsls	r1, r3, #4
 80023b0:	68ba      	ldr	r2, [r7, #8]
 80023b2:	4613      	mov	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	009a      	lsls	r2, r3, #2
 80023ba:	441a      	add	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80023c6:	4b1b      	ldr	r3, [pc, #108]	; (8002434 <UART_SetConfig+0x1b0>)
 80023c8:	fba3 0302 	umull	r0, r3, r3, r2
 80023cc:	095b      	lsrs	r3, r3, #5
 80023ce:	2064      	movs	r0, #100	; 0x64
 80023d0:	fb00 f303 	mul.w	r3, r0, r3
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	3332      	adds	r3, #50	; 0x32
 80023da:	4a16      	ldr	r2, [pc, #88]	; (8002434 <UART_SetConfig+0x1b0>)
 80023dc:	fba2 2303 	umull	r2, r3, r2, r3
 80023e0:	095b      	lsrs	r3, r3, #5
 80023e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023e6:	4419      	add	r1, r3
 80023e8:	68ba      	ldr	r2, [r7, #8]
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	009a      	lsls	r2, r3, #2
 80023f2:	441a      	add	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80023fe:	4b0d      	ldr	r3, [pc, #52]	; (8002434 <UART_SetConfig+0x1b0>)
 8002400:	fba3 0302 	umull	r0, r3, r3, r2
 8002404:	095b      	lsrs	r3, r3, #5
 8002406:	2064      	movs	r0, #100	; 0x64
 8002408:	fb00 f303 	mul.w	r3, r0, r3
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	3332      	adds	r3, #50	; 0x32
 8002412:	4a08      	ldr	r2, [pc, #32]	; (8002434 <UART_SetConfig+0x1b0>)
 8002414:	fba2 2303 	umull	r2, r3, r2, r3
 8002418:	095b      	lsrs	r3, r3, #5
 800241a:	f003 020f 	and.w	r2, r3, #15
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	440a      	add	r2, r1
 8002424:	609a      	str	r2, [r3, #8]
}
 8002426:	bf00      	nop
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40013800 	.word	0x40013800
 8002434:	51eb851f 	.word	0x51eb851f

08002438 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800243e:	f3ef 8305 	mrs	r3, IPSR
 8002442:	60bb      	str	r3, [r7, #8]
  return(result);
 8002444:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10f      	bne.n	800246a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800244a:	f3ef 8310 	mrs	r3, PRIMASK
 800244e:	607b      	str	r3, [r7, #4]
  return(result);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d109      	bne.n	800246a <osKernelInitialize+0x32>
 8002456:	4b10      	ldr	r3, [pc, #64]	; (8002498 <osKernelInitialize+0x60>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2b02      	cmp	r3, #2
 800245c:	d109      	bne.n	8002472 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800245e:	f3ef 8311 	mrs	r3, BASEPRI
 8002462:	603b      	str	r3, [r7, #0]
  return(result);
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800246a:	f06f 0305 	mvn.w	r3, #5
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	e00c      	b.n	800248c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <osKernelInitialize+0x60>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d105      	bne.n	8002486 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800247a:	4b07      	ldr	r3, [pc, #28]	; (8002498 <osKernelInitialize+0x60>)
 800247c:	2201      	movs	r2, #1
 800247e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002480:	2300      	movs	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	e002      	b.n	800248c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8002486:	f04f 33ff 	mov.w	r3, #4294967295
 800248a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800248c:	68fb      	ldr	r3, [r7, #12]
}
 800248e:	4618      	mov	r0, r3
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr
 8002498:	2000002c 	.word	0x2000002c

0800249c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80024a2:	f3ef 8305 	mrs	r3, IPSR
 80024a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80024a8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10f      	bne.n	80024ce <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024ae:	f3ef 8310 	mrs	r3, PRIMASK
 80024b2:	607b      	str	r3, [r7, #4]
  return(result);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d109      	bne.n	80024ce <osKernelStart+0x32>
 80024ba:	4b11      	ldr	r3, [pc, #68]	; (8002500 <osKernelStart+0x64>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d109      	bne.n	80024d6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80024c2:	f3ef 8311 	mrs	r3, BASEPRI
 80024c6:	603b      	str	r3, [r7, #0]
  return(result);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d003      	beq.n	80024d6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80024ce:	f06f 0305 	mvn.w	r3, #5
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	e00e      	b.n	80024f4 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80024d6:	4b0a      	ldr	r3, [pc, #40]	; (8002500 <osKernelStart+0x64>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d107      	bne.n	80024ee <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80024de:	4b08      	ldr	r3, [pc, #32]	; (8002500 <osKernelStart+0x64>)
 80024e0:	2202      	movs	r2, #2
 80024e2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80024e4:	f001 f864 	bl	80035b0 <vTaskStartScheduler>
      stat = osOK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	e002      	b.n	80024f4 <osKernelStart+0x58>
    } else {
      stat = osError;
 80024ee:	f04f 33ff 	mov.w	r3, #4294967295
 80024f2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80024f4:	68fb      	ldr	r3, [r7, #12]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	2000002c 	.word	0x2000002c

08002504 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002504:	b580      	push	{r7, lr}
 8002506:	b092      	sub	sp, #72	; 0x48
 8002508:	af04      	add	r7, sp, #16
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002510:	2300      	movs	r3, #0
 8002512:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002514:	f3ef 8305 	mrs	r3, IPSR
 8002518:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800251c:	2b00      	cmp	r3, #0
 800251e:	f040 8094 	bne.w	800264a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002522:	f3ef 8310 	mrs	r3, PRIMASK
 8002526:	623b      	str	r3, [r7, #32]
  return(result);
 8002528:	6a3b      	ldr	r3, [r7, #32]
 800252a:	2b00      	cmp	r3, #0
 800252c:	f040 808d 	bne.w	800264a <osThreadNew+0x146>
 8002530:	4b48      	ldr	r3, [pc, #288]	; (8002654 <osThreadNew+0x150>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b02      	cmp	r3, #2
 8002536:	d106      	bne.n	8002546 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002538:	f3ef 8311 	mrs	r3, BASEPRI
 800253c:	61fb      	str	r3, [r7, #28]
  return(result);
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	2b00      	cmp	r3, #0
 8002542:	f040 8082 	bne.w	800264a <osThreadNew+0x146>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d07e      	beq.n	800264a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8002550:	2318      	movs	r3, #24
 8002552:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8002554:	2300      	movs	r3, #0
 8002556:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8002558:	f107 031b 	add.w	r3, r7, #27
 800255c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800255e:	f04f 33ff 	mov.w	r3, #4294967295
 8002562:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d045      	beq.n	80025f6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d002      	beq.n	8002578 <osThreadNew+0x74>
        name = attr->name;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d002      	beq.n	8002586 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002588:	2b00      	cmp	r3, #0
 800258a:	d008      	beq.n	800259e <osThreadNew+0x9a>
 800258c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258e:	2b38      	cmp	r3, #56	; 0x38
 8002590:	d805      	bhi.n	800259e <osThreadNew+0x9a>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <osThreadNew+0x9e>
        return (NULL);
 800259e:	2300      	movs	r3, #0
 80025a0:	e054      	b.n	800264c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d003      	beq.n	80025b2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	089b      	lsrs	r3, r3, #2
 80025b0:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00e      	beq.n	80025d8 <osThreadNew+0xd4>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	2b5b      	cmp	r3, #91	; 0x5b
 80025c0:	d90a      	bls.n	80025d8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d006      	beq.n	80025d8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d002      	beq.n	80025d8 <osThreadNew+0xd4>
        mem = 1;
 80025d2:	2301      	movs	r3, #1
 80025d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80025d6:	e010      	b.n	80025fa <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d10c      	bne.n	80025fa <osThreadNew+0xf6>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d108      	bne.n	80025fa <osThreadNew+0xf6>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d104      	bne.n	80025fa <osThreadNew+0xf6>
          mem = 0;
 80025f0:	2300      	movs	r3, #0
 80025f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80025f4:	e001      	b.n	80025fa <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80025f6:	2300      	movs	r3, #0
 80025f8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80025fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d110      	bne.n	8002622 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002608:	9202      	str	r2, [sp, #8]
 800260a:	9301      	str	r3, [sp, #4]
 800260c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002614:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f000 fe02 	bl	8003220 <xTaskCreateStatic>
 800261c:	4603      	mov	r3, r0
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	e013      	b.n	800264a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8002622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002624:	2b00      	cmp	r3, #0
 8002626:	d110      	bne.n	800264a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800262a:	b29a      	uxth	r2, r3
 800262c:	f107 0314 	add.w	r3, r7, #20
 8002630:	9301      	str	r3, [sp, #4]
 8002632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 fe49 	bl	80032d2 <xTaskCreate>
 8002640:	4603      	mov	r3, r0
 8002642:	2b01      	cmp	r3, #1
 8002644:	d001      	beq.n	800264a <osThreadNew+0x146>
          hTask = NULL;
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800264a:	697b      	ldr	r3, [r7, #20]
}
 800264c:	4618      	mov	r0, r3
 800264e:	3738      	adds	r7, #56	; 0x38
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	2000002c 	.word	0x2000002c

08002658 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002660:	f3ef 8305 	mrs	r3, IPSR
 8002664:	613b      	str	r3, [r7, #16]
  return(result);
 8002666:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002668:	2b00      	cmp	r3, #0
 800266a:	d10f      	bne.n	800268c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800266c:	f3ef 8310 	mrs	r3, PRIMASK
 8002670:	60fb      	str	r3, [r7, #12]
  return(result);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d109      	bne.n	800268c <osDelay+0x34>
 8002678:	4b0d      	ldr	r3, [pc, #52]	; (80026b0 <osDelay+0x58>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2b02      	cmp	r3, #2
 800267e:	d109      	bne.n	8002694 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002680:	f3ef 8311 	mrs	r3, BASEPRI
 8002684:	60bb      	str	r3, [r7, #8]
  return(result);
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <osDelay+0x3c>
    stat = osErrorISR;
 800268c:	f06f 0305 	mvn.w	r3, #5
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	e007      	b.n	80026a4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <osDelay+0x4c>
      vTaskDelay(ticks);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 ff52 	bl	8003548 <vTaskDelay>
    }
  }

  return (stat);
 80026a4:	697b      	ldr	r3, [r7, #20]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	2000002c 	.word	0x2000002c

080026b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4a06      	ldr	r2, [pc, #24]	; (80026dc <vApplicationGetIdleTaskMemory+0x28>)
 80026c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	4a05      	ldr	r2, [pc, #20]	; (80026e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80026ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2280      	movs	r2, #128	; 0x80
 80026d0:	601a      	str	r2, [r3, #0]
}
 80026d2:	bf00      	nop
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr
 80026dc:	20000030 	.word	0x20000030
 80026e0:	2000008c 	.word	0x2000008c

080026e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4a07      	ldr	r2, [pc, #28]	; (8002710 <vApplicationGetTimerTaskMemory+0x2c>)
 80026f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	4a06      	ldr	r2, [pc, #24]	; (8002714 <vApplicationGetTimerTaskMemory+0x30>)
 80026fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002702:	601a      	str	r2, [r3, #0]
}
 8002704:	bf00      	nop
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	bc80      	pop	{r7}
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	2000028c 	.word	0x2000028c
 8002714:	200002e8 	.word	0x200002e8

08002718 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f103 0208 	add.w	r2, r3, #8
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f04f 32ff 	mov.w	r2, #4294967295
 8002730:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f103 0208 	add.w	r2, r3, #8
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f103 0208 	add.w	r2, r3, #8
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002756:	b480      	push	{r7}
 8002758:	b083      	sub	sp, #12
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr

0800276e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800276e:	b480      	push	{r7}
 8002770:	b085      	sub	sp, #20
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	1c5a      	adds	r2, r3, #1
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	601a      	str	r2, [r3, #0]
}
 80027aa:	bf00      	nop
 80027ac:	3714      	adds	r7, #20
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ca:	d103      	bne.n	80027d4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	e00c      	b.n	80027ee <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3308      	adds	r3, #8
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	e002      	b.n	80027e2 <vListInsert+0x2e>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d2f6      	bcs.n	80027dc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	1c5a      	adds	r2, r3, #1
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	601a      	str	r2, [r3, #0]
}
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6892      	ldr	r2, [r2, #8]
 800283a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6852      	ldr	r2, [r2, #4]
 8002844:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	429a      	cmp	r2, r3
 800284e:	d103      	bne.n	8002858 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	1e5a      	subs	r2, r3, #1
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
}
 800286c:	4618      	mov	r0, r3
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr
	...

08002878 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d109      	bne.n	80028a0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800288c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002890:	f383 8811 	msr	BASEPRI, r3
 8002894:	f3bf 8f6f 	isb	sy
 8002898:	f3bf 8f4f 	dsb	sy
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	e7fe      	b.n	800289e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80028a0:	f001 ff9a 	bl	80047d8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ac:	68f9      	ldr	r1, [r7, #12]
 80028ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80028b0:	fb01 f303 	mul.w	r3, r1, r3
 80028b4:	441a      	add	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d0:	3b01      	subs	r3, #1
 80028d2:	68f9      	ldr	r1, [r7, #12]
 80028d4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80028d6:	fb01 f303 	mul.w	r3, r1, r3
 80028da:	441a      	add	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	22ff      	movs	r2, #255	; 0xff
 80028e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	22ff      	movs	r2, #255	; 0xff
 80028ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d114      	bne.n	8002920 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d01a      	beq.n	8002934 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	3310      	adds	r3, #16
 8002902:	4618      	mov	r0, r3
 8002904:	f001 f8d8 	bl	8003ab8 <xTaskRemoveFromEventList>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d012      	beq.n	8002934 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800290e:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <xQueueGenericReset+0xcc>)
 8002910:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	f3bf 8f4f 	dsb	sy
 800291a:	f3bf 8f6f 	isb	sy
 800291e:	e009      	b.n	8002934 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	3310      	adds	r3, #16
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff fef7 	bl	8002718 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	3324      	adds	r3, #36	; 0x24
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fef2 	bl	8002718 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002934:	f001 ff7e 	bl	8004834 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002938:	2301      	movs	r3, #1
}
 800293a:	4618      	mov	r0, r3
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	e000ed04 	.word	0xe000ed04

08002948 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002948:	b580      	push	{r7, lr}
 800294a:	b08e      	sub	sp, #56	; 0x38
 800294c:	af02      	add	r7, sp, #8
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
 8002954:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d109      	bne.n	8002970 <xQueueGenericCreateStatic+0x28>
 800295c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002960:	f383 8811 	msr	BASEPRI, r3
 8002964:	f3bf 8f6f 	isb	sy
 8002968:	f3bf 8f4f 	dsb	sy
 800296c:	62bb      	str	r3, [r7, #40]	; 0x28
 800296e:	e7fe      	b.n	800296e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d109      	bne.n	800298a <xQueueGenericCreateStatic+0x42>
 8002976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800297a:	f383 8811 	msr	BASEPRI, r3
 800297e:	f3bf 8f6f 	isb	sy
 8002982:	f3bf 8f4f 	dsb	sy
 8002986:	627b      	str	r3, [r7, #36]	; 0x24
 8002988:	e7fe      	b.n	8002988 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d002      	beq.n	8002996 <xQueueGenericCreateStatic+0x4e>
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <xQueueGenericCreateStatic+0x52>
 8002996:	2301      	movs	r3, #1
 8002998:	e000      	b.n	800299c <xQueueGenericCreateStatic+0x54>
 800299a:	2300      	movs	r3, #0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d109      	bne.n	80029b4 <xQueueGenericCreateStatic+0x6c>
 80029a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a4:	f383 8811 	msr	BASEPRI, r3
 80029a8:	f3bf 8f6f 	isb	sy
 80029ac:	f3bf 8f4f 	dsb	sy
 80029b0:	623b      	str	r3, [r7, #32]
 80029b2:	e7fe      	b.n	80029b2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d102      	bne.n	80029c0 <xQueueGenericCreateStatic+0x78>
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <xQueueGenericCreateStatic+0x7c>
 80029c0:	2301      	movs	r3, #1
 80029c2:	e000      	b.n	80029c6 <xQueueGenericCreateStatic+0x7e>
 80029c4:	2300      	movs	r3, #0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d109      	bne.n	80029de <xQueueGenericCreateStatic+0x96>
 80029ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ce:	f383 8811 	msr	BASEPRI, r3
 80029d2:	f3bf 8f6f 	isb	sy
 80029d6:	f3bf 8f4f 	dsb	sy
 80029da:	61fb      	str	r3, [r7, #28]
 80029dc:	e7fe      	b.n	80029dc <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80029de:	2350      	movs	r3, #80	; 0x50
 80029e0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	2b50      	cmp	r3, #80	; 0x50
 80029e6:	d009      	beq.n	80029fc <xQueueGenericCreateStatic+0xb4>
 80029e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ec:	f383 8811 	msr	BASEPRI, r3
 80029f0:	f3bf 8f6f 	isb	sy
 80029f4:	f3bf 8f4f 	dsb	sy
 80029f8:	61bb      	str	r3, [r7, #24]
 80029fa:	e7fe      	b.n	80029fa <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00d      	beq.n	8002a22 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a0e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	4613      	mov	r3, r2
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	68b9      	ldr	r1, [r7, #8]
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f000 f805 	bl	8002a2c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3730      	adds	r7, #48	; 0x30
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
 8002a38:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d103      	bne.n	8002a48 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	e002      	b.n	8002a4e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	69b8      	ldr	r0, [r7, #24]
 8002a5e:	f7ff ff0b 	bl	8002878 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	78fa      	ldrb	r2, [r7, #3]
 8002a66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a6a:	bf00      	nop
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08e      	sub	sp, #56	; 0x38
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
 8002a80:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a82:	2300      	movs	r3, #0
 8002a84:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d109      	bne.n	8002aa4 <xQueueGenericSend+0x30>
 8002a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a94:	f383 8811 	msr	BASEPRI, r3
 8002a98:	f3bf 8f6f 	isb	sy
 8002a9c:	f3bf 8f4f 	dsb	sy
 8002aa0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa2:	e7fe      	b.n	8002aa2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d103      	bne.n	8002ab2 <xQueueGenericSend+0x3e>
 8002aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <xQueueGenericSend+0x42>
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e000      	b.n	8002ab8 <xQueueGenericSend+0x44>
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d109      	bne.n	8002ad0 <xQueueGenericSend+0x5c>
 8002abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ac0:	f383 8811 	msr	BASEPRI, r3
 8002ac4:	f3bf 8f6f 	isb	sy
 8002ac8:	f3bf 8f4f 	dsb	sy
 8002acc:	627b      	str	r3, [r7, #36]	; 0x24
 8002ace:	e7fe      	b.n	8002ace <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d103      	bne.n	8002ade <xQueueGenericSend+0x6a>
 8002ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d101      	bne.n	8002ae2 <xQueueGenericSend+0x6e>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <xQueueGenericSend+0x70>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d109      	bne.n	8002afc <xQueueGenericSend+0x88>
 8002ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aec:	f383 8811 	msr	BASEPRI, r3
 8002af0:	f3bf 8f6f 	isb	sy
 8002af4:	f3bf 8f4f 	dsb	sy
 8002af8:	623b      	str	r3, [r7, #32]
 8002afa:	e7fe      	b.n	8002afa <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002afc:	f001 f996 	bl	8003e2c <xTaskGetSchedulerState>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d102      	bne.n	8002b0c <xQueueGenericSend+0x98>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d101      	bne.n	8002b10 <xQueueGenericSend+0x9c>
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e000      	b.n	8002b12 <xQueueGenericSend+0x9e>
 8002b10:	2300      	movs	r3, #0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d109      	bne.n	8002b2a <xQueueGenericSend+0xb6>
 8002b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b1a:	f383 8811 	msr	BASEPRI, r3
 8002b1e:	f3bf 8f6f 	isb	sy
 8002b22:	f3bf 8f4f 	dsb	sy
 8002b26:	61fb      	str	r3, [r7, #28]
 8002b28:	e7fe      	b.n	8002b28 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002b2a:	f001 fe55 	bl	80047d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d302      	bcc.n	8002b40 <xQueueGenericSend+0xcc>
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d129      	bne.n	8002b94 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	68b9      	ldr	r1, [r7, #8]
 8002b44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b46:	f000 f9ff 	bl	8002f48 <prvCopyDataToQueue>
 8002b4a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d010      	beq.n	8002b76 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b56:	3324      	adds	r3, #36	; 0x24
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 ffad 	bl	8003ab8 <xTaskRemoveFromEventList>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d013      	beq.n	8002b8c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b64:	4b3f      	ldr	r3, [pc, #252]	; (8002c64 <xQueueGenericSend+0x1f0>)
 8002b66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	f3bf 8f4f 	dsb	sy
 8002b70:	f3bf 8f6f 	isb	sy
 8002b74:	e00a      	b.n	8002b8c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b7c:	4b39      	ldr	r3, [pc, #228]	; (8002c64 <xQueueGenericSend+0x1f0>)
 8002b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	f3bf 8f4f 	dsb	sy
 8002b88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002b8c:	f001 fe52 	bl	8004834 <vPortExitCritical>
				return pdPASS;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e063      	b.n	8002c5c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d103      	bne.n	8002ba2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002b9a:	f001 fe4b 	bl	8004834 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e05c      	b.n	8002c5c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d106      	bne.n	8002bb6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ba8:	f107 0314 	add.w	r3, r7, #20
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 ffe5 	bl	8003b7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002bb6:	f001 fe3d 	bl	8004834 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002bba:	f000 fd5d 	bl	8003678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002bbe:	f001 fe0b 	bl	80047d8 <vPortEnterCritical>
 8002bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002bc8:	b25b      	sxtb	r3, r3
 8002bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bce:	d103      	bne.n	8002bd8 <xQueueGenericSend+0x164>
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bde:	b25b      	sxtb	r3, r3
 8002be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be4:	d103      	bne.n	8002bee <xQueueGenericSend+0x17a>
 8002be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bee:	f001 fe21 	bl	8004834 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002bf2:	1d3a      	adds	r2, r7, #4
 8002bf4:	f107 0314 	add.w	r3, r7, #20
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 ffd4 	bl	8003ba8 <xTaskCheckForTimeOut>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d124      	bne.n	8002c50 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002c06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c08:	f000 fa96 	bl	8003138 <prvIsQueueFull>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d018      	beq.n	8002c44 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c14:	3310      	adds	r3, #16
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	4611      	mov	r1, r2
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f000 fefe 	bl	8003a1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002c20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c22:	f000 fa21 	bl	8003068 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002c26:	f000 fd35 	bl	8003694 <xTaskResumeAll>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f47f af7c 	bne.w	8002b2a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8002c32:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <xQueueGenericSend+0x1f0>)
 8002c34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	f3bf 8f4f 	dsb	sy
 8002c3e:	f3bf 8f6f 	isb	sy
 8002c42:	e772      	b.n	8002b2a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c46:	f000 fa0f 	bl	8003068 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c4a:	f000 fd23 	bl	8003694 <xTaskResumeAll>
 8002c4e:	e76c      	b.n	8002b2a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c52:	f000 fa09 	bl	8003068 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c56:	f000 fd1d 	bl	8003694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c5a:	2300      	movs	r3, #0
		}
	}
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3738      	adds	r7, #56	; 0x38
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	e000ed04 	.word	0xe000ed04

08002c68 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08e      	sub	sp, #56	; 0x38
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
 8002c74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d109      	bne.n	8002c94 <xQueueGenericSendFromISR+0x2c>
 8002c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c84:	f383 8811 	msr	BASEPRI, r3
 8002c88:	f3bf 8f6f 	isb	sy
 8002c8c:	f3bf 8f4f 	dsb	sy
 8002c90:	627b      	str	r3, [r7, #36]	; 0x24
 8002c92:	e7fe      	b.n	8002c92 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d103      	bne.n	8002ca2 <xQueueGenericSendFromISR+0x3a>
 8002c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <xQueueGenericSendFromISR+0x3e>
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e000      	b.n	8002ca8 <xQueueGenericSendFromISR+0x40>
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d109      	bne.n	8002cc0 <xQueueGenericSendFromISR+0x58>
 8002cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	f3bf 8f6f 	isb	sy
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	623b      	str	r3, [r7, #32]
 8002cbe:	e7fe      	b.n	8002cbe <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d103      	bne.n	8002cce <xQueueGenericSendFromISR+0x66>
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d101      	bne.n	8002cd2 <xQueueGenericSendFromISR+0x6a>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e000      	b.n	8002cd4 <xQueueGenericSendFromISR+0x6c>
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d109      	bne.n	8002cec <xQueueGenericSendFromISR+0x84>
 8002cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cdc:	f383 8811 	msr	BASEPRI, r3
 8002ce0:	f3bf 8f6f 	isb	sy
 8002ce4:	f3bf 8f4f 	dsb	sy
 8002ce8:	61fb      	str	r3, [r7, #28]
 8002cea:	e7fe      	b.n	8002cea <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002cec:	f001 fe2e 	bl	800494c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002cf0:	f3ef 8211 	mrs	r2, BASEPRI
 8002cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf8:	f383 8811 	msr	BASEPRI, r3
 8002cfc:	f3bf 8f6f 	isb	sy
 8002d00:	f3bf 8f4f 	dsb	sy
 8002d04:	61ba      	str	r2, [r7, #24]
 8002d06:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002d08:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d302      	bcc.n	8002d1e <xQueueGenericSendFromISR+0xb6>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d12c      	bne.n	8002d78 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	68b9      	ldr	r1, [r7, #8]
 8002d2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d2e:	f000 f90b 	bl	8002f48 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d32:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3a:	d112      	bne.n	8002d62 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d016      	beq.n	8002d72 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d46:	3324      	adds	r3, #36	; 0x24
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f000 feb5 	bl	8003ab8 <xTaskRemoveFromEventList>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00e      	beq.n	8002d72 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00b      	beq.n	8002d72 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	e007      	b.n	8002d72 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002d66:	3301      	adds	r3, #1
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	b25a      	sxtb	r2, r3
 8002d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002d72:	2301      	movs	r3, #1
 8002d74:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002d76:	e001      	b.n	8002d7c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	637b      	str	r3, [r7, #52]	; 0x34
 8002d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d7e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3738      	adds	r7, #56	; 0x38
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08c      	sub	sp, #48	; 0x30
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d109      	bne.n	8002dbe <xQueueReceive+0x2e>
	__asm volatile
 8002daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dae:	f383 8811 	msr	BASEPRI, r3
 8002db2:	f3bf 8f6f 	isb	sy
 8002db6:	f3bf 8f4f 	dsb	sy
 8002dba:	623b      	str	r3, [r7, #32]
 8002dbc:	e7fe      	b.n	8002dbc <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d103      	bne.n	8002dcc <xQueueReceive+0x3c>
 8002dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <xQueueReceive+0x40>
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e000      	b.n	8002dd2 <xQueueReceive+0x42>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d109      	bne.n	8002dea <xQueueReceive+0x5a>
 8002dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dda:	f383 8811 	msr	BASEPRI, r3
 8002dde:	f3bf 8f6f 	isb	sy
 8002de2:	f3bf 8f4f 	dsb	sy
 8002de6:	61fb      	str	r3, [r7, #28]
 8002de8:	e7fe      	b.n	8002de8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002dea:	f001 f81f 	bl	8003e2c <xTaskGetSchedulerState>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d102      	bne.n	8002dfa <xQueueReceive+0x6a>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <xQueueReceive+0x6e>
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e000      	b.n	8002e00 <xQueueReceive+0x70>
 8002dfe:	2300      	movs	r3, #0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d109      	bne.n	8002e18 <xQueueReceive+0x88>
 8002e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e08:	f383 8811 	msr	BASEPRI, r3
 8002e0c:	f3bf 8f6f 	isb	sy
 8002e10:	f3bf 8f4f 	dsb	sy
 8002e14:	61bb      	str	r3, [r7, #24]
 8002e16:	e7fe      	b.n	8002e16 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e18:	f001 fcde 	bl	80047d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d01f      	beq.n	8002e68 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e28:	68b9      	ldr	r1, [r7, #8]
 8002e2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002e2c:	f000 f8f6 	bl	800301c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e32:	1e5a      	subs	r2, r3, #1
 8002e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e36:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00f      	beq.n	8002e60 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e42:	3310      	adds	r3, #16
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 fe37 	bl	8003ab8 <xTaskRemoveFromEventList>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d007      	beq.n	8002e60 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e50:	4b3c      	ldr	r3, [pc, #240]	; (8002f44 <xQueueReceive+0x1b4>)
 8002e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	f3bf 8f4f 	dsb	sy
 8002e5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e60:	f001 fce8 	bl	8004834 <vPortExitCritical>
				return pdPASS;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e069      	b.n	8002f3c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d103      	bne.n	8002e76 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e6e:	f001 fce1 	bl	8004834 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e72:	2300      	movs	r3, #0
 8002e74:	e062      	b.n	8002f3c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d106      	bne.n	8002e8a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e7c:	f107 0310 	add.w	r3, r7, #16
 8002e80:	4618      	mov	r0, r3
 8002e82:	f000 fe7b 	bl	8003b7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e86:	2301      	movs	r3, #1
 8002e88:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e8a:	f001 fcd3 	bl	8004834 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e8e:	f000 fbf3 	bl	8003678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e92:	f001 fca1 	bl	80047d8 <vPortEnterCritical>
 8002e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e9c:	b25b      	sxtb	r3, r3
 8002e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea2:	d103      	bne.n	8002eac <xQueueReceive+0x11c>
 8002ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002eb2:	b25b      	sxtb	r3, r3
 8002eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb8:	d103      	bne.n	8002ec2 <xQueueReceive+0x132>
 8002eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ec2:	f001 fcb7 	bl	8004834 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ec6:	1d3a      	adds	r2, r7, #4
 8002ec8:	f107 0310 	add.w	r3, r7, #16
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 fe6a 	bl	8003ba8 <xTaskCheckForTimeOut>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d123      	bne.n	8002f22 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002eda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002edc:	f000 f916 	bl	800310c <prvIsQueueEmpty>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d017      	beq.n	8002f16 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee8:	3324      	adds	r3, #36	; 0x24
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	4611      	mov	r1, r2
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f000 fd94 	bl	8003a1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002ef4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ef6:	f000 f8b7 	bl	8003068 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002efa:	f000 fbcb 	bl	8003694 <xTaskResumeAll>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d189      	bne.n	8002e18 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002f04:	4b0f      	ldr	r3, [pc, #60]	; (8002f44 <xQueueReceive+0x1b4>)
 8002f06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	f3bf 8f6f 	isb	sy
 8002f14:	e780      	b.n	8002e18 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f18:	f000 f8a6 	bl	8003068 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f1c:	f000 fbba 	bl	8003694 <xTaskResumeAll>
 8002f20:	e77a      	b.n	8002e18 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002f22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f24:	f000 f8a0 	bl	8003068 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f28:	f000 fbb4 	bl	8003694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f2e:	f000 f8ed 	bl	800310c <prvIsQueueEmpty>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f43f af6f 	beq.w	8002e18 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3730      	adds	r7, #48	; 0x30
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	e000ed04 	.word	0xe000ed04

08002f48 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10d      	bne.n	8002f82 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d14d      	bne.n	800300a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 ff78 	bl	8003e68 <xTaskPriorityDisinherit>
 8002f78:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	e043      	b.n	800300a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d119      	bne.n	8002fbc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6898      	ldr	r0, [r3, #8]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f90:	461a      	mov	r2, r3
 8002f92:	68b9      	ldr	r1, [r7, #8]
 8002f94:	f001 ff0e 	bl	8004db4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa0:	441a      	add	r2, r3
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d32b      	bcc.n	800300a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	609a      	str	r2, [r3, #8]
 8002fba:	e026      	b.n	800300a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	68d8      	ldr	r0, [r3, #12]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	68b9      	ldr	r1, [r7, #8]
 8002fc8:	f001 fef4 	bl	8004db4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	425b      	negs	r3, r3
 8002fd6:	441a      	add	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d207      	bcs.n	8002ff8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	425b      	negs	r3, r3
 8002ff2:	441a      	add	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d105      	bne.n	800300a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d002      	beq.n	800300a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	3b01      	subs	r3, #1
 8003008:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1c5a      	adds	r2, r3, #1
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003012:	697b      	ldr	r3, [r7, #20]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	2b00      	cmp	r3, #0
 800302c:	d018      	beq.n	8003060 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	68da      	ldr	r2, [r3, #12]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	441a      	add	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68da      	ldr	r2, [r3, #12]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	429a      	cmp	r2, r3
 8003046:	d303      	bcc.n	8003050 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68d9      	ldr	r1, [r3, #12]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	461a      	mov	r2, r3
 800305a:	6838      	ldr	r0, [r7, #0]
 800305c:	f001 feaa 	bl	8004db4 <memcpy>
	}
}
 8003060:	bf00      	nop
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003070:	f001 fbb2 	bl	80047d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800307a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800307c:	e011      	b.n	80030a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003082:	2b00      	cmp	r3, #0
 8003084:	d012      	beq.n	80030ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3324      	adds	r3, #36	; 0x24
 800308a:	4618      	mov	r0, r3
 800308c:	f000 fd14 	bl	8003ab8 <xTaskRemoveFromEventList>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003096:	f000 fde7 	bl	8003c68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	3b01      	subs	r3, #1
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80030a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	dce9      	bgt.n	800307e <prvUnlockQueue+0x16>
 80030aa:	e000      	b.n	80030ae <prvUnlockQueue+0x46>
					break;
 80030ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	22ff      	movs	r2, #255	; 0xff
 80030b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80030b6:	f001 fbbd 	bl	8004834 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80030ba:	f001 fb8d 	bl	80047d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030c6:	e011      	b.n	80030ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d012      	beq.n	80030f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3310      	adds	r3, #16
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 fcef 	bl	8003ab8 <xTaskRemoveFromEventList>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80030e0:	f000 fdc2 	bl	8003c68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80030e4:	7bbb      	ldrb	r3, [r7, #14]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	dce9      	bgt.n	80030c8 <prvUnlockQueue+0x60>
 80030f4:	e000      	b.n	80030f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80030f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	22ff      	movs	r2, #255	; 0xff
 80030fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003100:	f001 fb98 	bl	8004834 <vPortExitCritical>
}
 8003104:	bf00      	nop
 8003106:	3710      	adds	r7, #16
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003114:	f001 fb60 	bl	80047d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800311c:	2b00      	cmp	r3, #0
 800311e:	d102      	bne.n	8003126 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003120:	2301      	movs	r3, #1
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	e001      	b.n	800312a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003126:	2300      	movs	r3, #0
 8003128:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800312a:	f001 fb83 	bl	8004834 <vPortExitCritical>

	return xReturn;
 800312e:	68fb      	ldr	r3, [r7, #12]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3710      	adds	r7, #16
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003140:	f001 fb4a 	bl	80047d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800314c:	429a      	cmp	r2, r3
 800314e:	d102      	bne.n	8003156 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003150:	2301      	movs	r3, #1
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	e001      	b.n	800315a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003156:	2300      	movs	r3, #0
 8003158:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800315a:	f001 fb6b 	bl	8004834 <vPortExitCritical>

	return xReturn;
 800315e:	68fb      	ldr	r3, [r7, #12]
}
 8003160:	4618      	mov	r0, r3
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003172:	2300      	movs	r3, #0
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	e014      	b.n	80031a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003178:	4a0e      	ldr	r2, [pc, #56]	; (80031b4 <vQueueAddToRegistry+0x4c>)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10b      	bne.n	800319c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003184:	490b      	ldr	r1, [pc, #44]	; (80031b4 <vQueueAddToRegistry+0x4c>)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800318e:	4a09      	ldr	r2, [pc, #36]	; (80031b4 <vQueueAddToRegistry+0x4c>)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	4413      	add	r3, r2
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800319a:	e005      	b.n	80031a8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3301      	adds	r3, #1
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2b07      	cmp	r3, #7
 80031a6:	d9e7      	bls.n	8003178 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80031a8:	bf00      	nop
 80031aa:	3714      	adds	r7, #20
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	200019c0 	.word	0x200019c0

080031b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80031c8:	f001 fb06 	bl	80047d8 <vPortEnterCritical>
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031d2:	b25b      	sxtb	r3, r3
 80031d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d8:	d103      	bne.n	80031e2 <vQueueWaitForMessageRestricted+0x2a>
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031e8:	b25b      	sxtb	r3, r3
 80031ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ee:	d103      	bne.n	80031f8 <vQueueWaitForMessageRestricted+0x40>
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031f8:	f001 fb1c 	bl	8004834 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003200:	2b00      	cmp	r3, #0
 8003202:	d106      	bne.n	8003212 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	3324      	adds	r3, #36	; 0x24
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	68b9      	ldr	r1, [r7, #8]
 800320c:	4618      	mov	r0, r3
 800320e:	f000 fc29 	bl	8003a64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003212:	6978      	ldr	r0, [r7, #20]
 8003214:	f7ff ff28 	bl	8003068 <prvUnlockQueue>
	}
 8003218:	bf00      	nop
 800321a:	3718      	adds	r7, #24
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003220:	b580      	push	{r7, lr}
 8003222:	b08e      	sub	sp, #56	; 0x38
 8003224:	af04      	add	r7, sp, #16
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
 800322c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800322e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003230:	2b00      	cmp	r3, #0
 8003232:	d109      	bne.n	8003248 <xTaskCreateStatic+0x28>
 8003234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003238:	f383 8811 	msr	BASEPRI, r3
 800323c:	f3bf 8f6f 	isb	sy
 8003240:	f3bf 8f4f 	dsb	sy
 8003244:	623b      	str	r3, [r7, #32]
 8003246:	e7fe      	b.n	8003246 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800324a:	2b00      	cmp	r3, #0
 800324c:	d109      	bne.n	8003262 <xTaskCreateStatic+0x42>
 800324e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003252:	f383 8811 	msr	BASEPRI, r3
 8003256:	f3bf 8f6f 	isb	sy
 800325a:	f3bf 8f4f 	dsb	sy
 800325e:	61fb      	str	r3, [r7, #28]
 8003260:	e7fe      	b.n	8003260 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003262:	235c      	movs	r3, #92	; 0x5c
 8003264:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	2b5c      	cmp	r3, #92	; 0x5c
 800326a:	d009      	beq.n	8003280 <xTaskCreateStatic+0x60>
 800326c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003270:	f383 8811 	msr	BASEPRI, r3
 8003274:	f3bf 8f6f 	isb	sy
 8003278:	f3bf 8f4f 	dsb	sy
 800327c:	61bb      	str	r3, [r7, #24]
 800327e:	e7fe      	b.n	800327e <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003282:	2b00      	cmp	r3, #0
 8003284:	d01e      	beq.n	80032c4 <xTaskCreateStatic+0xa4>
 8003286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003288:	2b00      	cmp	r3, #0
 800328a:	d01b      	beq.n	80032c4 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800328c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800328e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003292:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003294:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	2202      	movs	r2, #2
 800329a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800329e:	2300      	movs	r3, #0
 80032a0:	9303      	str	r3, [sp, #12]
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	9302      	str	r3, [sp, #8]
 80032a6:	f107 0314 	add.w	r3, r7, #20
 80032aa:	9301      	str	r3, [sp, #4]
 80032ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68b9      	ldr	r1, [r7, #8]
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f850 	bl	800335c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80032bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80032be:	f000 f8d3 	bl	8003468 <prvAddNewTaskToReadyList>
 80032c2:	e001      	b.n	80032c8 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80032c4:	2300      	movs	r3, #0
 80032c6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80032c8:	697b      	ldr	r3, [r7, #20]
	}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3728      	adds	r7, #40	; 0x28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b08c      	sub	sp, #48	; 0x30
 80032d6:	af04      	add	r7, sp, #16
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	603b      	str	r3, [r7, #0]
 80032de:	4613      	mov	r3, r2
 80032e0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	4618      	mov	r0, r3
 80032e8:	f001 fb6c 	bl	80049c4 <pvPortMalloc>
 80032ec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00e      	beq.n	8003312 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80032f4:	205c      	movs	r0, #92	; 0x5c
 80032f6:	f001 fb65 	bl	80049c4 <pvPortMalloc>
 80032fa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	631a      	str	r2, [r3, #48]	; 0x30
 8003308:	e005      	b.n	8003316 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800330a:	6978      	ldr	r0, [r7, #20]
 800330c:	f001 fc1c 	bl	8004b48 <vPortFree>
 8003310:	e001      	b.n	8003316 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d017      	beq.n	800334c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003324:	88fa      	ldrh	r2, [r7, #6]
 8003326:	2300      	movs	r3, #0
 8003328:	9303      	str	r3, [sp, #12]
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	9302      	str	r3, [sp, #8]
 800332e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003330:	9301      	str	r3, [sp, #4]
 8003332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68b9      	ldr	r1, [r7, #8]
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f80e 	bl	800335c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003340:	69f8      	ldr	r0, [r7, #28]
 8003342:	f000 f891 	bl	8003468 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003346:	2301      	movs	r3, #1
 8003348:	61bb      	str	r3, [r7, #24]
 800334a:	e002      	b.n	8003352 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800334c:	f04f 33ff 	mov.w	r3, #4294967295
 8003350:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003352:	69bb      	ldr	r3, [r7, #24]
	}
 8003354:	4618      	mov	r0, r3
 8003356:	3720      	adds	r7, #32
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b088      	sub	sp, #32
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
 8003368:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800336a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800336c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	461a      	mov	r2, r3
 8003374:	21a5      	movs	r1, #165	; 0xa5
 8003376:	f001 fd28 	bl	8004dca <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800337a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800337c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003384:	3b01      	subs	r3, #1
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	f023 0307 	bic.w	r3, r3, #7
 8003392:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	2b00      	cmp	r3, #0
 800339c:	d009      	beq.n	80033b2 <prvInitialiseNewTask+0x56>
 800339e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a2:	f383 8811 	msr	BASEPRI, r3
 80033a6:	f3bf 8f6f 	isb	sy
 80033aa:	f3bf 8f4f 	dsb	sy
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	e7fe      	b.n	80033b0 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
 80033b6:	e012      	b.n	80033de <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	4413      	add	r3, r2
 80033be:	7819      	ldrb	r1, [r3, #0]
 80033c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	4413      	add	r3, r2
 80033c6:	3334      	adds	r3, #52	; 0x34
 80033c8:	460a      	mov	r2, r1
 80033ca:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	4413      	add	r3, r2
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d006      	beq.n	80033e6 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	3301      	adds	r3, #1
 80033dc:	61fb      	str	r3, [r7, #28]
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	2b0f      	cmp	r3, #15
 80033e2:	d9e9      	bls.n	80033b8 <prvInitialiseNewTask+0x5c>
 80033e4:	e000      	b.n	80033e8 <prvInitialiseNewTask+0x8c>
		{
			break;
 80033e6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80033e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80033f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f2:	2b37      	cmp	r3, #55	; 0x37
 80033f4:	d901      	bls.n	80033fa <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80033f6:	2337      	movs	r3, #55	; 0x37
 80033f8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80033fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033fe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003402:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003404:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003408:	2200      	movs	r2, #0
 800340a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800340c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340e:	3304      	adds	r3, #4
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff f9a0 	bl	8002756 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003418:	3318      	adds	r3, #24
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff f99b 	bl	8002756 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003422:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003424:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003428:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800342c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003432:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003434:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003438:	2200      	movs	r2, #0
 800343a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800343c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003444:	683a      	ldr	r2, [r7, #0]
 8003446:	68f9      	ldr	r1, [r7, #12]
 8003448:	69b8      	ldr	r0, [r7, #24]
 800344a:	f001 f8d7 	bl	80045fc <pxPortInitialiseStack>
 800344e:	4602      	mov	r2, r0
 8003450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003452:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003456:	2b00      	cmp	r3, #0
 8003458:	d002      	beq.n	8003460 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800345a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800345c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800345e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003460:	bf00      	nop
 8003462:	3720      	adds	r7, #32
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003470:	f001 f9b2 	bl	80047d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003474:	4b2d      	ldr	r3, [pc, #180]	; (800352c <prvAddNewTaskToReadyList+0xc4>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	3301      	adds	r3, #1
 800347a:	4a2c      	ldr	r2, [pc, #176]	; (800352c <prvAddNewTaskToReadyList+0xc4>)
 800347c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800347e:	4b2c      	ldr	r3, [pc, #176]	; (8003530 <prvAddNewTaskToReadyList+0xc8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d109      	bne.n	800349a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003486:	4a2a      	ldr	r2, [pc, #168]	; (8003530 <prvAddNewTaskToReadyList+0xc8>)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800348c:	4b27      	ldr	r3, [pc, #156]	; (800352c <prvAddNewTaskToReadyList+0xc4>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d110      	bne.n	80034b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003494:	f000 fc0c 	bl	8003cb0 <prvInitialiseTaskLists>
 8003498:	e00d      	b.n	80034b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800349a:	4b26      	ldr	r3, [pc, #152]	; (8003534 <prvAddNewTaskToReadyList+0xcc>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d109      	bne.n	80034b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80034a2:	4b23      	ldr	r3, [pc, #140]	; (8003530 <prvAddNewTaskToReadyList+0xc8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d802      	bhi.n	80034b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80034b0:	4a1f      	ldr	r2, [pc, #124]	; (8003530 <prvAddNewTaskToReadyList+0xc8>)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80034b6:	4b20      	ldr	r3, [pc, #128]	; (8003538 <prvAddNewTaskToReadyList+0xd0>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	3301      	adds	r3, #1
 80034bc:	4a1e      	ldr	r2, [pc, #120]	; (8003538 <prvAddNewTaskToReadyList+0xd0>)
 80034be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80034c0:	4b1d      	ldr	r3, [pc, #116]	; (8003538 <prvAddNewTaskToReadyList+0xd0>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034cc:	4b1b      	ldr	r3, [pc, #108]	; (800353c <prvAddNewTaskToReadyList+0xd4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d903      	bls.n	80034dc <prvAddNewTaskToReadyList+0x74>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d8:	4a18      	ldr	r2, [pc, #96]	; (800353c <prvAddNewTaskToReadyList+0xd4>)
 80034da:	6013      	str	r3, [r2, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4a15      	ldr	r2, [pc, #84]	; (8003540 <prvAddNewTaskToReadyList+0xd8>)
 80034ea:	441a      	add	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3304      	adds	r3, #4
 80034f0:	4619      	mov	r1, r3
 80034f2:	4610      	mov	r0, r2
 80034f4:	f7ff f93b 	bl	800276e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80034f8:	f001 f99c 	bl	8004834 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80034fc:	4b0d      	ldr	r3, [pc, #52]	; (8003534 <prvAddNewTaskToReadyList+0xcc>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00e      	beq.n	8003522 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003504:	4b0a      	ldr	r3, [pc, #40]	; (8003530 <prvAddNewTaskToReadyList+0xc8>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350e:	429a      	cmp	r2, r3
 8003510:	d207      	bcs.n	8003522 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003512:	4b0c      	ldr	r3, [pc, #48]	; (8003544 <prvAddNewTaskToReadyList+0xdc>)
 8003514:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	f3bf 8f4f 	dsb	sy
 800351e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003522:	bf00      	nop
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	20000bbc 	.word	0x20000bbc
 8003530:	200006e8 	.word	0x200006e8
 8003534:	20000bc8 	.word	0x20000bc8
 8003538:	20000bd8 	.word	0x20000bd8
 800353c:	20000bc4 	.word	0x20000bc4
 8003540:	200006ec 	.word	0x200006ec
 8003544:	e000ed04 	.word	0xe000ed04

08003548 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003550:	2300      	movs	r3, #0
 8003552:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d016      	beq.n	8003588 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800355a:	4b13      	ldr	r3, [pc, #76]	; (80035a8 <vTaskDelay+0x60>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d009      	beq.n	8003576 <vTaskDelay+0x2e>
 8003562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003566:	f383 8811 	msr	BASEPRI, r3
 800356a:	f3bf 8f6f 	isb	sy
 800356e:	f3bf 8f4f 	dsb	sy
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	e7fe      	b.n	8003574 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003576:	f000 f87f 	bl	8003678 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800357a:	2100      	movs	r1, #0
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 fcdf 	bl	8003f40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003582:	f000 f887 	bl	8003694 <xTaskResumeAll>
 8003586:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d107      	bne.n	800359e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800358e:	4b07      	ldr	r3, [pc, #28]	; (80035ac <vTaskDelay+0x64>)
 8003590:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	f3bf 8f4f 	dsb	sy
 800359a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800359e:	bf00      	nop
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20000be4 	.word	0x20000be4
 80035ac:	e000ed04 	.word	0xe000ed04

080035b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08a      	sub	sp, #40	; 0x28
 80035b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80035b6:	2300      	movs	r3, #0
 80035b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80035be:	463a      	mov	r2, r7
 80035c0:	1d39      	adds	r1, r7, #4
 80035c2:	f107 0308 	add.w	r3, r7, #8
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff f874 	bl	80026b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80035cc:	6839      	ldr	r1, [r7, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	9202      	str	r2, [sp, #8]
 80035d4:	9301      	str	r3, [sp, #4]
 80035d6:	2300      	movs	r3, #0
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	2300      	movs	r3, #0
 80035dc:	460a      	mov	r2, r1
 80035de:	4920      	ldr	r1, [pc, #128]	; (8003660 <vTaskStartScheduler+0xb0>)
 80035e0:	4820      	ldr	r0, [pc, #128]	; (8003664 <vTaskStartScheduler+0xb4>)
 80035e2:	f7ff fe1d 	bl	8003220 <xTaskCreateStatic>
 80035e6:	4602      	mov	r2, r0
 80035e8:	4b1f      	ldr	r3, [pc, #124]	; (8003668 <vTaskStartScheduler+0xb8>)
 80035ea:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80035ec:	4b1e      	ldr	r3, [pc, #120]	; (8003668 <vTaskStartScheduler+0xb8>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d002      	beq.n	80035fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80035f4:	2301      	movs	r3, #1
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	e001      	b.n	80035fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80035fa:	2300      	movs	r3, #0
 80035fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d102      	bne.n	800360a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003604:	f000 fcf0 	bl	8003fe8 <xTimerCreateTimerTask>
 8003608:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d115      	bne.n	800363c <vTaskStartScheduler+0x8c>
 8003610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003614:	f383 8811 	msr	BASEPRI, r3
 8003618:	f3bf 8f6f 	isb	sy
 800361c:	f3bf 8f4f 	dsb	sy
 8003620:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003622:	4b12      	ldr	r3, [pc, #72]	; (800366c <vTaskStartScheduler+0xbc>)
 8003624:	f04f 32ff 	mov.w	r2, #4294967295
 8003628:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800362a:	4b11      	ldr	r3, [pc, #68]	; (8003670 <vTaskStartScheduler+0xc0>)
 800362c:	2201      	movs	r2, #1
 800362e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003630:	4b10      	ldr	r3, [pc, #64]	; (8003674 <vTaskStartScheduler+0xc4>)
 8003632:	2200      	movs	r2, #0
 8003634:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003636:	f001 f85f 	bl	80046f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800363a:	e00d      	b.n	8003658 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003642:	d109      	bne.n	8003658 <vTaskStartScheduler+0xa8>
 8003644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003648:	f383 8811 	msr	BASEPRI, r3
 800364c:	f3bf 8f6f 	isb	sy
 8003650:	f3bf 8f4f 	dsb	sy
 8003654:	60fb      	str	r3, [r7, #12]
 8003656:	e7fe      	b.n	8003656 <vTaskStartScheduler+0xa6>
}
 8003658:	bf00      	nop
 800365a:	3718      	adds	r7, #24
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	08004e28 	.word	0x08004e28
 8003664:	08003c81 	.word	0x08003c81
 8003668:	20000be0 	.word	0x20000be0
 800366c:	20000bdc 	.word	0x20000bdc
 8003670:	20000bc8 	.word	0x20000bc8
 8003674:	20000bc0 	.word	0x20000bc0

08003678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800367c:	4b04      	ldr	r3, [pc, #16]	; (8003690 <vTaskSuspendAll+0x18>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	3301      	adds	r3, #1
 8003682:	4a03      	ldr	r2, [pc, #12]	; (8003690 <vTaskSuspendAll+0x18>)
 8003684:	6013      	str	r3, [r2, #0]
}
 8003686:	bf00      	nop
 8003688:	46bd      	mov	sp, r7
 800368a:	bc80      	pop	{r7}
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	20000be4 	.word	0x20000be4

08003694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800369a:	2300      	movs	r3, #0
 800369c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800369e:	2300      	movs	r3, #0
 80036a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80036a2:	4b41      	ldr	r3, [pc, #260]	; (80037a8 <xTaskResumeAll+0x114>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d109      	bne.n	80036be <xTaskResumeAll+0x2a>
 80036aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ae:	f383 8811 	msr	BASEPRI, r3
 80036b2:	f3bf 8f6f 	isb	sy
 80036b6:	f3bf 8f4f 	dsb	sy
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	e7fe      	b.n	80036bc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80036be:	f001 f88b 	bl	80047d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80036c2:	4b39      	ldr	r3, [pc, #228]	; (80037a8 <xTaskResumeAll+0x114>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	4a37      	ldr	r2, [pc, #220]	; (80037a8 <xTaskResumeAll+0x114>)
 80036ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036cc:	4b36      	ldr	r3, [pc, #216]	; (80037a8 <xTaskResumeAll+0x114>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d162      	bne.n	800379a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80036d4:	4b35      	ldr	r3, [pc, #212]	; (80037ac <xTaskResumeAll+0x118>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d05e      	beq.n	800379a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036dc:	e02f      	b.n	800373e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80036de:	4b34      	ldr	r3, [pc, #208]	; (80037b0 <xTaskResumeAll+0x11c>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	3318      	adds	r3, #24
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff f89a 	bl	8002824 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	3304      	adds	r3, #4
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7ff f895 	bl	8002824 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036fe:	4b2d      	ldr	r3, [pc, #180]	; (80037b4 <xTaskResumeAll+0x120>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d903      	bls.n	800370e <xTaskResumeAll+0x7a>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370a:	4a2a      	ldr	r2, [pc, #168]	; (80037b4 <xTaskResumeAll+0x120>)
 800370c:	6013      	str	r3, [r2, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003712:	4613      	mov	r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	4413      	add	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	4a27      	ldr	r2, [pc, #156]	; (80037b8 <xTaskResumeAll+0x124>)
 800371c:	441a      	add	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	3304      	adds	r3, #4
 8003722:	4619      	mov	r1, r3
 8003724:	4610      	mov	r0, r2
 8003726:	f7ff f822 	bl	800276e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372e:	4b23      	ldr	r3, [pc, #140]	; (80037bc <xTaskResumeAll+0x128>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003734:	429a      	cmp	r2, r3
 8003736:	d302      	bcc.n	800373e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003738:	4b21      	ldr	r3, [pc, #132]	; (80037c0 <xTaskResumeAll+0x12c>)
 800373a:	2201      	movs	r2, #1
 800373c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800373e:	4b1c      	ldr	r3, [pc, #112]	; (80037b0 <xTaskResumeAll+0x11c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d1cb      	bne.n	80036de <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800374c:	f000 fb4a 	bl	8003de4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003750:	4b1c      	ldr	r3, [pc, #112]	; (80037c4 <xTaskResumeAll+0x130>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d010      	beq.n	800377e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800375c:	f000 f844 	bl	80037e8 <xTaskIncrementTick>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d002      	beq.n	800376c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003766:	4b16      	ldr	r3, [pc, #88]	; (80037c0 <xTaskResumeAll+0x12c>)
 8003768:	2201      	movs	r2, #1
 800376a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	3b01      	subs	r3, #1
 8003770:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1f1      	bne.n	800375c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003778:	4b12      	ldr	r3, [pc, #72]	; (80037c4 <xTaskResumeAll+0x130>)
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800377e:	4b10      	ldr	r3, [pc, #64]	; (80037c0 <xTaskResumeAll+0x12c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d009      	beq.n	800379a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003786:	2301      	movs	r3, #1
 8003788:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800378a:	4b0f      	ldr	r3, [pc, #60]	; (80037c8 <xTaskResumeAll+0x134>)
 800378c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800379a:	f001 f84b 	bl	8004834 <vPortExitCritical>

	return xAlreadyYielded;
 800379e:	68bb      	ldr	r3, [r7, #8]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	20000be4 	.word	0x20000be4
 80037ac:	20000bbc 	.word	0x20000bbc
 80037b0:	20000b7c 	.word	0x20000b7c
 80037b4:	20000bc4 	.word	0x20000bc4
 80037b8:	200006ec 	.word	0x200006ec
 80037bc:	200006e8 	.word	0x200006e8
 80037c0:	20000bd0 	.word	0x20000bd0
 80037c4:	20000bcc 	.word	0x20000bcc
 80037c8:	e000ed04 	.word	0xe000ed04

080037cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80037d2:	4b04      	ldr	r3, [pc, #16]	; (80037e4 <xTaskGetTickCount+0x18>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80037d8:	687b      	ldr	r3, [r7, #4]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr
 80037e4:	20000bc0 	.word	0x20000bc0

080037e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037f2:	4b51      	ldr	r3, [pc, #324]	; (8003938 <xTaskIncrementTick+0x150>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	f040 808d 	bne.w	8003916 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80037fc:	4b4f      	ldr	r3, [pc, #316]	; (800393c <xTaskIncrementTick+0x154>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	3301      	adds	r3, #1
 8003802:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003804:	4a4d      	ldr	r2, [pc, #308]	; (800393c <xTaskIncrementTick+0x154>)
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d11f      	bne.n	8003850 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003810:	4b4b      	ldr	r3, [pc, #300]	; (8003940 <xTaskIncrementTick+0x158>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d009      	beq.n	800382e <xTaskIncrementTick+0x46>
 800381a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800381e:	f383 8811 	msr	BASEPRI, r3
 8003822:	f3bf 8f6f 	isb	sy
 8003826:	f3bf 8f4f 	dsb	sy
 800382a:	603b      	str	r3, [r7, #0]
 800382c:	e7fe      	b.n	800382c <xTaskIncrementTick+0x44>
 800382e:	4b44      	ldr	r3, [pc, #272]	; (8003940 <xTaskIncrementTick+0x158>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	60fb      	str	r3, [r7, #12]
 8003834:	4b43      	ldr	r3, [pc, #268]	; (8003944 <xTaskIncrementTick+0x15c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a41      	ldr	r2, [pc, #260]	; (8003940 <xTaskIncrementTick+0x158>)
 800383a:	6013      	str	r3, [r2, #0]
 800383c:	4a41      	ldr	r2, [pc, #260]	; (8003944 <xTaskIncrementTick+0x15c>)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6013      	str	r3, [r2, #0]
 8003842:	4b41      	ldr	r3, [pc, #260]	; (8003948 <xTaskIncrementTick+0x160>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	3301      	adds	r3, #1
 8003848:	4a3f      	ldr	r2, [pc, #252]	; (8003948 <xTaskIncrementTick+0x160>)
 800384a:	6013      	str	r3, [r2, #0]
 800384c:	f000 faca 	bl	8003de4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003850:	4b3e      	ldr	r3, [pc, #248]	; (800394c <xTaskIncrementTick+0x164>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	429a      	cmp	r2, r3
 8003858:	d34e      	bcc.n	80038f8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800385a:	4b39      	ldr	r3, [pc, #228]	; (8003940 <xTaskIncrementTick+0x158>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d101      	bne.n	8003868 <xTaskIncrementTick+0x80>
 8003864:	2301      	movs	r3, #1
 8003866:	e000      	b.n	800386a <xTaskIncrementTick+0x82>
 8003868:	2300      	movs	r3, #0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d004      	beq.n	8003878 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800386e:	4b37      	ldr	r3, [pc, #220]	; (800394c <xTaskIncrementTick+0x164>)
 8003870:	f04f 32ff 	mov.w	r2, #4294967295
 8003874:	601a      	str	r2, [r3, #0]
					break;
 8003876:	e03f      	b.n	80038f8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003878:	4b31      	ldr	r3, [pc, #196]	; (8003940 <xTaskIncrementTick+0x158>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	429a      	cmp	r2, r3
 800388e:	d203      	bcs.n	8003898 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003890:	4a2e      	ldr	r2, [pc, #184]	; (800394c <xTaskIncrementTick+0x164>)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6013      	str	r3, [r2, #0]
						break;
 8003896:	e02f      	b.n	80038f8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	3304      	adds	r3, #4
 800389c:	4618      	mov	r0, r3
 800389e:	f7fe ffc1 	bl	8002824 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d004      	beq.n	80038b4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	3318      	adds	r3, #24
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7fe ffb8 	bl	8002824 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038b8:	4b25      	ldr	r3, [pc, #148]	; (8003950 <xTaskIncrementTick+0x168>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d903      	bls.n	80038c8 <xTaskIncrementTick+0xe0>
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c4:	4a22      	ldr	r2, [pc, #136]	; (8003950 <xTaskIncrementTick+0x168>)
 80038c6:	6013      	str	r3, [r2, #0]
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038cc:	4613      	mov	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	4413      	add	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4a1f      	ldr	r2, [pc, #124]	; (8003954 <xTaskIncrementTick+0x16c>)
 80038d6:	441a      	add	r2, r3
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	3304      	adds	r3, #4
 80038dc:	4619      	mov	r1, r3
 80038de:	4610      	mov	r0, r2
 80038e0:	f7fe ff45 	bl	800276e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e8:	4b1b      	ldr	r3, [pc, #108]	; (8003958 <xTaskIncrementTick+0x170>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d3b3      	bcc.n	800385a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80038f2:	2301      	movs	r3, #1
 80038f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038f6:	e7b0      	b.n	800385a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80038f8:	4b17      	ldr	r3, [pc, #92]	; (8003958 <xTaskIncrementTick+0x170>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038fe:	4915      	ldr	r1, [pc, #84]	; (8003954 <xTaskIncrementTick+0x16c>)
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d907      	bls.n	8003920 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8003910:	2301      	movs	r3, #1
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	e004      	b.n	8003920 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003916:	4b11      	ldr	r3, [pc, #68]	; (800395c <xTaskIncrementTick+0x174>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	3301      	adds	r3, #1
 800391c:	4a0f      	ldr	r2, [pc, #60]	; (800395c <xTaskIncrementTick+0x174>)
 800391e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003920:	4b0f      	ldr	r3, [pc, #60]	; (8003960 <xTaskIncrementTick+0x178>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8003928:	2301      	movs	r3, #1
 800392a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800392c:	697b      	ldr	r3, [r7, #20]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20000be4 	.word	0x20000be4
 800393c:	20000bc0 	.word	0x20000bc0
 8003940:	20000b74 	.word	0x20000b74
 8003944:	20000b78 	.word	0x20000b78
 8003948:	20000bd4 	.word	0x20000bd4
 800394c:	20000bdc 	.word	0x20000bdc
 8003950:	20000bc4 	.word	0x20000bc4
 8003954:	200006ec 	.word	0x200006ec
 8003958:	200006e8 	.word	0x200006e8
 800395c:	20000bcc 	.word	0x20000bcc
 8003960:	20000bd0 	.word	0x20000bd0

08003964 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800396a:	4b27      	ldr	r3, [pc, #156]	; (8003a08 <vTaskSwitchContext+0xa4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d003      	beq.n	800397a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003972:	4b26      	ldr	r3, [pc, #152]	; (8003a0c <vTaskSwitchContext+0xa8>)
 8003974:	2201      	movs	r2, #1
 8003976:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003978:	e040      	b.n	80039fc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800397a:	4b24      	ldr	r3, [pc, #144]	; (8003a0c <vTaskSwitchContext+0xa8>)
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003980:	4b23      	ldr	r3, [pc, #140]	; (8003a10 <vTaskSwitchContext+0xac>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	60fb      	str	r3, [r7, #12]
 8003986:	e00f      	b.n	80039a8 <vTaskSwitchContext+0x44>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d109      	bne.n	80039a2 <vTaskSwitchContext+0x3e>
 800398e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003992:	f383 8811 	msr	BASEPRI, r3
 8003996:	f3bf 8f6f 	isb	sy
 800399a:	f3bf 8f4f 	dsb	sy
 800399e:	607b      	str	r3, [r7, #4]
 80039a0:	e7fe      	b.n	80039a0 <vTaskSwitchContext+0x3c>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	3b01      	subs	r3, #1
 80039a6:	60fb      	str	r3, [r7, #12]
 80039a8:	491a      	ldr	r1, [pc, #104]	; (8003a14 <vTaskSwitchContext+0xb0>)
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	440b      	add	r3, r1
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d0e5      	beq.n	8003988 <vTaskSwitchContext+0x24>
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4a13      	ldr	r2, [pc, #76]	; (8003a14 <vTaskSwitchContext+0xb0>)
 80039c8:	4413      	add	r3, r2
 80039ca:	60bb      	str	r3, [r7, #8]
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	605a      	str	r2, [r3, #4]
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	3308      	adds	r3, #8
 80039de:	429a      	cmp	r2, r3
 80039e0:	d104      	bne.n	80039ec <vTaskSwitchContext+0x88>
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	605a      	str	r2, [r3, #4]
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	4a09      	ldr	r2, [pc, #36]	; (8003a18 <vTaskSwitchContext+0xb4>)
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	4a06      	ldr	r2, [pc, #24]	; (8003a10 <vTaskSwitchContext+0xac>)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6013      	str	r3, [r2, #0]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	20000be4 	.word	0x20000be4
 8003a0c:	20000bd0 	.word	0x20000bd0
 8003a10:	20000bc4 	.word	0x20000bc4
 8003a14:	200006ec 	.word	0x200006ec
 8003a18:	200006e8 	.word	0x200006e8

08003a1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d109      	bne.n	8003a40 <vTaskPlaceOnEventList+0x24>
 8003a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a30:	f383 8811 	msr	BASEPRI, r3
 8003a34:	f3bf 8f6f 	isb	sy
 8003a38:	f3bf 8f4f 	dsb	sy
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	e7fe      	b.n	8003a3e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a40:	4b07      	ldr	r3, [pc, #28]	; (8003a60 <vTaskPlaceOnEventList+0x44>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	3318      	adds	r3, #24
 8003a46:	4619      	mov	r1, r3
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f7fe feb3 	bl	80027b4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003a4e:	2101      	movs	r1, #1
 8003a50:	6838      	ldr	r0, [r7, #0]
 8003a52:	f000 fa75 	bl	8003f40 <prvAddCurrentTaskToDelayedList>
}
 8003a56:	bf00      	nop
 8003a58:	3710      	adds	r7, #16
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	200006e8 	.word	0x200006e8

08003a64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d109      	bne.n	8003a8a <vTaskPlaceOnEventListRestricted+0x26>
 8003a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a7a:	f383 8811 	msr	BASEPRI, r3
 8003a7e:	f3bf 8f6f 	isb	sy
 8003a82:	f3bf 8f4f 	dsb	sy
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	e7fe      	b.n	8003a88 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a8a:	4b0a      	ldr	r3, [pc, #40]	; (8003ab4 <vTaskPlaceOnEventListRestricted+0x50>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	3318      	adds	r3, #24
 8003a90:	4619      	mov	r1, r3
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f7fe fe6b 	bl	800276e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d002      	beq.n	8003aa4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	68b8      	ldr	r0, [r7, #8]
 8003aa8:	f000 fa4a 	bl	8003f40 <prvAddCurrentTaskToDelayedList>
	}
 8003aac:	bf00      	nop
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	200006e8 	.word	0x200006e8

08003ab8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d109      	bne.n	8003ae2 <xTaskRemoveFromEventList+0x2a>
 8003ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ad2:	f383 8811 	msr	BASEPRI, r3
 8003ad6:	f3bf 8f6f 	isb	sy
 8003ada:	f3bf 8f4f 	dsb	sy
 8003ade:	60fb      	str	r3, [r7, #12]
 8003ae0:	e7fe      	b.n	8003ae0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	3318      	adds	r3, #24
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fe fe9c 	bl	8002824 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003aec:	4b1d      	ldr	r3, [pc, #116]	; (8003b64 <xTaskRemoveFromEventList+0xac>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d11d      	bne.n	8003b30 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	3304      	adds	r3, #4
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fe fe93 	bl	8002824 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b02:	4b19      	ldr	r3, [pc, #100]	; (8003b68 <xTaskRemoveFromEventList+0xb0>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d903      	bls.n	8003b12 <xTaskRemoveFromEventList+0x5a>
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0e:	4a16      	ldr	r2, [pc, #88]	; (8003b68 <xTaskRemoveFromEventList+0xb0>)
 8003b10:	6013      	str	r3, [r2, #0]
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b16:	4613      	mov	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4413      	add	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4a13      	ldr	r2, [pc, #76]	; (8003b6c <xTaskRemoveFromEventList+0xb4>)
 8003b20:	441a      	add	r2, r3
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	3304      	adds	r3, #4
 8003b26:	4619      	mov	r1, r3
 8003b28:	4610      	mov	r0, r2
 8003b2a:	f7fe fe20 	bl	800276e <vListInsertEnd>
 8003b2e:	e005      	b.n	8003b3c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	3318      	adds	r3, #24
 8003b34:	4619      	mov	r1, r3
 8003b36:	480e      	ldr	r0, [pc, #56]	; (8003b70 <xTaskRemoveFromEventList+0xb8>)
 8003b38:	f7fe fe19 	bl	800276e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b40:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <xTaskRemoveFromEventList+0xbc>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d905      	bls.n	8003b56 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003b4e:	4b0a      	ldr	r3, [pc, #40]	; (8003b78 <xTaskRemoveFromEventList+0xc0>)
 8003b50:	2201      	movs	r2, #1
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	e001      	b.n	8003b5a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003b56:	2300      	movs	r3, #0
 8003b58:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003b5a:	697b      	ldr	r3, [r7, #20]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	20000be4 	.word	0x20000be4
 8003b68:	20000bc4 	.word	0x20000bc4
 8003b6c:	200006ec 	.word	0x200006ec
 8003b70:	20000b7c 	.word	0x20000b7c
 8003b74:	200006e8 	.word	0x200006e8
 8003b78:	20000bd0 	.word	0x20000bd0

08003b7c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003b84:	4b06      	ldr	r3, [pc, #24]	; (8003ba0 <vTaskInternalSetTimeOutState+0x24>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003b8c:	4b05      	ldr	r3, [pc, #20]	; (8003ba4 <vTaskInternalSetTimeOutState+0x28>)
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	605a      	str	r2, [r3, #4]
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bc80      	pop	{r7}
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	20000bd4 	.word	0x20000bd4
 8003ba4:	20000bc0 	.word	0x20000bc0

08003ba8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b088      	sub	sp, #32
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d109      	bne.n	8003bcc <xTaskCheckForTimeOut+0x24>
 8003bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bbc:	f383 8811 	msr	BASEPRI, r3
 8003bc0:	f3bf 8f6f 	isb	sy
 8003bc4:	f3bf 8f4f 	dsb	sy
 8003bc8:	613b      	str	r3, [r7, #16]
 8003bca:	e7fe      	b.n	8003bca <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d109      	bne.n	8003be6 <xTaskCheckForTimeOut+0x3e>
 8003bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bd6:	f383 8811 	msr	BASEPRI, r3
 8003bda:	f3bf 8f6f 	isb	sy
 8003bde:	f3bf 8f4f 	dsb	sy
 8003be2:	60fb      	str	r3, [r7, #12]
 8003be4:	e7fe      	b.n	8003be4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8003be6:	f000 fdf7 	bl	80047d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003bea:	4b1d      	ldr	r3, [pc, #116]	; (8003c60 <xTaskCheckForTimeOut+0xb8>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c02:	d102      	bne.n	8003c0a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c04:	2300      	movs	r3, #0
 8003c06:	61fb      	str	r3, [r7, #28]
 8003c08:	e023      	b.n	8003c52 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	4b15      	ldr	r3, [pc, #84]	; (8003c64 <xTaskCheckForTimeOut+0xbc>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d007      	beq.n	8003c26 <xTaskCheckForTimeOut+0x7e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d302      	bcc.n	8003c26 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003c20:	2301      	movs	r3, #1
 8003c22:	61fb      	str	r3, [r7, #28]
 8003c24:	e015      	b.n	8003c52 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d20b      	bcs.n	8003c48 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	1ad2      	subs	r2, r2, r3
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7ff ff9d 	bl	8003b7c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003c42:	2300      	movs	r3, #0
 8003c44:	61fb      	str	r3, [r7, #28]
 8003c46:	e004      	b.n	8003c52 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003c52:	f000 fdef 	bl	8004834 <vPortExitCritical>

	return xReturn;
 8003c56:	69fb      	ldr	r3, [r7, #28]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3720      	adds	r7, #32
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20000bc0 	.word	0x20000bc0
 8003c64:	20000bd4 	.word	0x20000bd4

08003c68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003c68:	b480      	push	{r7}
 8003c6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003c6c:	4b03      	ldr	r3, [pc, #12]	; (8003c7c <vTaskMissedYield+0x14>)
 8003c6e:	2201      	movs	r2, #1
 8003c70:	601a      	str	r2, [r3, #0]
}
 8003c72:	bf00      	nop
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bc80      	pop	{r7}
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	20000bd0 	.word	0x20000bd0

08003c80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003c88:	f000 f852 	bl	8003d30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003c8c:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <prvIdleTask+0x28>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d9f9      	bls.n	8003c88 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003c94:	4b05      	ldr	r3, [pc, #20]	; (8003cac <prvIdleTask+0x2c>)
 8003c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	f3bf 8f4f 	dsb	sy
 8003ca0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ca4:	e7f0      	b.n	8003c88 <prvIdleTask+0x8>
 8003ca6:	bf00      	nop
 8003ca8:	200006ec 	.word	0x200006ec
 8003cac:	e000ed04 	.word	0xe000ed04

08003cb0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	607b      	str	r3, [r7, #4]
 8003cba:	e00c      	b.n	8003cd6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	4413      	add	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4a12      	ldr	r2, [pc, #72]	; (8003d10 <prvInitialiseTaskLists+0x60>)
 8003cc8:	4413      	add	r3, r2
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fe fd24 	bl	8002718 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	607b      	str	r3, [r7, #4]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2b37      	cmp	r3, #55	; 0x37
 8003cda:	d9ef      	bls.n	8003cbc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003cdc:	480d      	ldr	r0, [pc, #52]	; (8003d14 <prvInitialiseTaskLists+0x64>)
 8003cde:	f7fe fd1b 	bl	8002718 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003ce2:	480d      	ldr	r0, [pc, #52]	; (8003d18 <prvInitialiseTaskLists+0x68>)
 8003ce4:	f7fe fd18 	bl	8002718 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ce8:	480c      	ldr	r0, [pc, #48]	; (8003d1c <prvInitialiseTaskLists+0x6c>)
 8003cea:	f7fe fd15 	bl	8002718 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003cee:	480c      	ldr	r0, [pc, #48]	; (8003d20 <prvInitialiseTaskLists+0x70>)
 8003cf0:	f7fe fd12 	bl	8002718 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003cf4:	480b      	ldr	r0, [pc, #44]	; (8003d24 <prvInitialiseTaskLists+0x74>)
 8003cf6:	f7fe fd0f 	bl	8002718 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003cfa:	4b0b      	ldr	r3, [pc, #44]	; (8003d28 <prvInitialiseTaskLists+0x78>)
 8003cfc:	4a05      	ldr	r2, [pc, #20]	; (8003d14 <prvInitialiseTaskLists+0x64>)
 8003cfe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d00:	4b0a      	ldr	r3, [pc, #40]	; (8003d2c <prvInitialiseTaskLists+0x7c>)
 8003d02:	4a05      	ldr	r2, [pc, #20]	; (8003d18 <prvInitialiseTaskLists+0x68>)
 8003d04:	601a      	str	r2, [r3, #0]
}
 8003d06:	bf00      	nop
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	200006ec 	.word	0x200006ec
 8003d14:	20000b4c 	.word	0x20000b4c
 8003d18:	20000b60 	.word	0x20000b60
 8003d1c:	20000b7c 	.word	0x20000b7c
 8003d20:	20000b90 	.word	0x20000b90
 8003d24:	20000ba8 	.word	0x20000ba8
 8003d28:	20000b74 	.word	0x20000b74
 8003d2c:	20000b78 	.word	0x20000b78

08003d30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d36:	e019      	b.n	8003d6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003d38:	f000 fd4e 	bl	80047d8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003d3c:	4b0f      	ldr	r3, [pc, #60]	; (8003d7c <prvCheckTasksWaitingTermination+0x4c>)
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	3304      	adds	r3, #4
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7fe fd6b 	bl	8002824 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003d4e:	4b0c      	ldr	r3, [pc, #48]	; (8003d80 <prvCheckTasksWaitingTermination+0x50>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	3b01      	subs	r3, #1
 8003d54:	4a0a      	ldr	r2, [pc, #40]	; (8003d80 <prvCheckTasksWaitingTermination+0x50>)
 8003d56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003d58:	4b0a      	ldr	r3, [pc, #40]	; (8003d84 <prvCheckTasksWaitingTermination+0x54>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	4a09      	ldr	r2, [pc, #36]	; (8003d84 <prvCheckTasksWaitingTermination+0x54>)
 8003d60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003d62:	f000 fd67 	bl	8004834 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 f80e 	bl	8003d88 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d6c:	4b05      	ldr	r3, [pc, #20]	; (8003d84 <prvCheckTasksWaitingTermination+0x54>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1e1      	bne.n	8003d38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	20000b90 	.word	0x20000b90
 8003d80:	20000bbc 	.word	0x20000bbc
 8003d84:	20000ba4 	.word	0x20000ba4

08003d88 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d108      	bne.n	8003dac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 fed2 	bl	8004b48 <vPortFree>
				vPortFree( pxTCB );
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f000 fecf 	bl	8004b48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003daa:	e017      	b.n	8003ddc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d103      	bne.n	8003dbe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 fec6 	bl	8004b48 <vPortFree>
	}
 8003dbc:	e00e      	b.n	8003ddc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d009      	beq.n	8003ddc <prvDeleteTCB+0x54>
 8003dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dcc:	f383 8811 	msr	BASEPRI, r3
 8003dd0:	f3bf 8f6f 	isb	sy
 8003dd4:	f3bf 8f4f 	dsb	sy
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	e7fe      	b.n	8003dda <prvDeleteTCB+0x52>
	}
 8003ddc:	bf00      	nop
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003dea:	4b0e      	ldr	r3, [pc, #56]	; (8003e24 <prvResetNextTaskUnblockTime+0x40>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <prvResetNextTaskUnblockTime+0x14>
 8003df4:	2301      	movs	r3, #1
 8003df6:	e000      	b.n	8003dfa <prvResetNextTaskUnblockTime+0x16>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d004      	beq.n	8003e08 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003dfe:	4b0a      	ldr	r3, [pc, #40]	; (8003e28 <prvResetNextTaskUnblockTime+0x44>)
 8003e00:	f04f 32ff 	mov.w	r2, #4294967295
 8003e04:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e06:	e008      	b.n	8003e1a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003e08:	4b06      	ldr	r3, [pc, #24]	; (8003e24 <prvResetNextTaskUnblockTime+0x40>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	4a04      	ldr	r2, [pc, #16]	; (8003e28 <prvResetNextTaskUnblockTime+0x44>)
 8003e18:	6013      	str	r3, [r2, #0]
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr
 8003e24:	20000b74 	.word	0x20000b74
 8003e28:	20000bdc 	.word	0x20000bdc

08003e2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003e32:	4b0b      	ldr	r3, [pc, #44]	; (8003e60 <xTaskGetSchedulerState+0x34>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d102      	bne.n	8003e40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	607b      	str	r3, [r7, #4]
 8003e3e:	e008      	b.n	8003e52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e40:	4b08      	ldr	r3, [pc, #32]	; (8003e64 <xTaskGetSchedulerState+0x38>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d102      	bne.n	8003e4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003e48:	2302      	movs	r3, #2
 8003e4a:	607b      	str	r3, [r7, #4]
 8003e4c:	e001      	b.n	8003e52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003e52:	687b      	ldr	r3, [r7, #4]
	}
 8003e54:	4618      	mov	r0, r3
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bc80      	pop	{r7}
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	20000bc8 	.word	0x20000bc8
 8003e64:	20000be4 	.word	0x20000be4

08003e68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d054      	beq.n	8003f28 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003e7e:	4b2d      	ldr	r3, [pc, #180]	; (8003f34 <xTaskPriorityDisinherit+0xcc>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d009      	beq.n	8003e9c <xTaskPriorityDisinherit+0x34>
 8003e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e8c:	f383 8811 	msr	BASEPRI, r3
 8003e90:	f3bf 8f6f 	isb	sy
 8003e94:	f3bf 8f4f 	dsb	sy
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	e7fe      	b.n	8003e9a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d109      	bne.n	8003eb8 <xTaskPriorityDisinherit+0x50>
 8003ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	e7fe      	b.n	8003eb6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ebc:	1e5a      	subs	r2, r3, #1
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d02c      	beq.n	8003f28 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d128      	bne.n	8003f28 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	3304      	adds	r3, #4
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7fe fca2 	bl	8002824 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eec:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef8:	4b0f      	ldr	r3, [pc, #60]	; (8003f38 <xTaskPriorityDisinherit+0xd0>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d903      	bls.n	8003f08 <xTaskPriorityDisinherit+0xa0>
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	4a0c      	ldr	r2, [pc, #48]	; (8003f38 <xTaskPriorityDisinherit+0xd0>)
 8003f06:	6013      	str	r3, [r2, #0]
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4413      	add	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4a09      	ldr	r2, [pc, #36]	; (8003f3c <xTaskPriorityDisinherit+0xd4>)
 8003f16:	441a      	add	r2, r3
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	3304      	adds	r3, #4
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	4610      	mov	r0, r2
 8003f20:	f7fe fc25 	bl	800276e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003f24:	2301      	movs	r3, #1
 8003f26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003f28:	697b      	ldr	r3, [r7, #20]
	}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3718      	adds	r7, #24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	200006e8 	.word	0x200006e8
 8003f38:	20000bc4 	.word	0x20000bc4
 8003f3c:	200006ec 	.word	0x200006ec

08003f40 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003f4a:	4b21      	ldr	r3, [pc, #132]	; (8003fd0 <prvAddCurrentTaskToDelayedList+0x90>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f50:	4b20      	ldr	r3, [pc, #128]	; (8003fd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3304      	adds	r3, #4
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7fe fc64 	bl	8002824 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f62:	d10a      	bne.n	8003f7a <prvAddCurrentTaskToDelayedList+0x3a>
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d007      	beq.n	8003f7a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f6a:	4b1a      	ldr	r3, [pc, #104]	; (8003fd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3304      	adds	r3, #4
 8003f70:	4619      	mov	r1, r3
 8003f72:	4819      	ldr	r0, [pc, #100]	; (8003fd8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003f74:	f7fe fbfb 	bl	800276e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003f78:	e026      	b.n	8003fc8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4413      	add	r3, r2
 8003f80:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003f82:	4b14      	ldr	r3, [pc, #80]	; (8003fd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d209      	bcs.n	8003fa6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f92:	4b12      	ldr	r3, [pc, #72]	; (8003fdc <prvAddCurrentTaskToDelayedList+0x9c>)
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	4b0f      	ldr	r3, [pc, #60]	; (8003fd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	f7fe fc08 	bl	80027b4 <vListInsert>
}
 8003fa4:	e010      	b.n	8003fc8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fa6:	4b0e      	ldr	r3, [pc, #56]	; (8003fe0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	4b0a      	ldr	r3, [pc, #40]	; (8003fd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	f7fe fbfe 	bl	80027b4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003fb8:	4b0a      	ldr	r3, [pc, #40]	; (8003fe4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d202      	bcs.n	8003fc8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003fc2:	4a08      	ldr	r2, [pc, #32]	; (8003fe4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	6013      	str	r3, [r2, #0]
}
 8003fc8:	bf00      	nop
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	20000bc0 	.word	0x20000bc0
 8003fd4:	200006e8 	.word	0x200006e8
 8003fd8:	20000ba8 	.word	0x20000ba8
 8003fdc:	20000b78 	.word	0x20000b78
 8003fe0:	20000b74 	.word	0x20000b74
 8003fe4:	20000bdc 	.word	0x20000bdc

08003fe8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b08a      	sub	sp, #40	; 0x28
 8003fec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003ff2:	f000 fac3 	bl	800457c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003ff6:	4b1c      	ldr	r3, [pc, #112]	; (8004068 <xTimerCreateTimerTask+0x80>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d021      	beq.n	8004042 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003ffe:	2300      	movs	r3, #0
 8004000:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004002:	2300      	movs	r3, #0
 8004004:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004006:	1d3a      	adds	r2, r7, #4
 8004008:	f107 0108 	add.w	r1, r7, #8
 800400c:	f107 030c 	add.w	r3, r7, #12
 8004010:	4618      	mov	r0, r3
 8004012:	f7fe fb67 	bl	80026e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004016:	6879      	ldr	r1, [r7, #4]
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	9202      	str	r2, [sp, #8]
 800401e:	9301      	str	r3, [sp, #4]
 8004020:	2302      	movs	r3, #2
 8004022:	9300      	str	r3, [sp, #0]
 8004024:	2300      	movs	r3, #0
 8004026:	460a      	mov	r2, r1
 8004028:	4910      	ldr	r1, [pc, #64]	; (800406c <xTimerCreateTimerTask+0x84>)
 800402a:	4811      	ldr	r0, [pc, #68]	; (8004070 <xTimerCreateTimerTask+0x88>)
 800402c:	f7ff f8f8 	bl	8003220 <xTaskCreateStatic>
 8004030:	4602      	mov	r2, r0
 8004032:	4b10      	ldr	r3, [pc, #64]	; (8004074 <xTimerCreateTimerTask+0x8c>)
 8004034:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004036:	4b0f      	ldr	r3, [pc, #60]	; (8004074 <xTimerCreateTimerTask+0x8c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800403e:	2301      	movs	r3, #1
 8004040:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d109      	bne.n	800405c <xTimerCreateTimerTask+0x74>
 8004048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800404c:	f383 8811 	msr	BASEPRI, r3
 8004050:	f3bf 8f6f 	isb	sy
 8004054:	f3bf 8f4f 	dsb	sy
 8004058:	613b      	str	r3, [r7, #16]
 800405a:	e7fe      	b.n	800405a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800405c:	697b      	ldr	r3, [r7, #20]
}
 800405e:	4618      	mov	r0, r3
 8004060:	3718      	adds	r7, #24
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	20000c18 	.word	0x20000c18
 800406c:	08004e30 	.word	0x08004e30
 8004070:	08004191 	.word	0x08004191
 8004074:	20000c1c 	.word	0x20000c1c

08004078 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b08a      	sub	sp, #40	; 0x28
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
 8004084:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004086:	2300      	movs	r3, #0
 8004088:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d109      	bne.n	80040a4 <xTimerGenericCommand+0x2c>
 8004090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004094:	f383 8811 	msr	BASEPRI, r3
 8004098:	f3bf 8f6f 	isb	sy
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	623b      	str	r3, [r7, #32]
 80040a2:	e7fe      	b.n	80040a2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80040a4:	4b19      	ldr	r3, [pc, #100]	; (800410c <xTimerGenericCommand+0x94>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d02a      	beq.n	8004102 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	2b05      	cmp	r3, #5
 80040bc:	dc18      	bgt.n	80040f0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80040be:	f7ff feb5 	bl	8003e2c <xTaskGetSchedulerState>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d109      	bne.n	80040dc <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80040c8:	4b10      	ldr	r3, [pc, #64]	; (800410c <xTimerGenericCommand+0x94>)
 80040ca:	6818      	ldr	r0, [r3, #0]
 80040cc:	f107 0110 	add.w	r1, r7, #16
 80040d0:	2300      	movs	r3, #0
 80040d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040d4:	f7fe fcce 	bl	8002a74 <xQueueGenericSend>
 80040d8:	6278      	str	r0, [r7, #36]	; 0x24
 80040da:	e012      	b.n	8004102 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80040dc:	4b0b      	ldr	r3, [pc, #44]	; (800410c <xTimerGenericCommand+0x94>)
 80040de:	6818      	ldr	r0, [r3, #0]
 80040e0:	f107 0110 	add.w	r1, r7, #16
 80040e4:	2300      	movs	r3, #0
 80040e6:	2200      	movs	r2, #0
 80040e8:	f7fe fcc4 	bl	8002a74 <xQueueGenericSend>
 80040ec:	6278      	str	r0, [r7, #36]	; 0x24
 80040ee:	e008      	b.n	8004102 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80040f0:	4b06      	ldr	r3, [pc, #24]	; (800410c <xTimerGenericCommand+0x94>)
 80040f2:	6818      	ldr	r0, [r3, #0]
 80040f4:	f107 0110 	add.w	r1, r7, #16
 80040f8:	2300      	movs	r3, #0
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	f7fe fdb4 	bl	8002c68 <xQueueGenericSendFromISR>
 8004100:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004104:	4618      	mov	r0, r3
 8004106:	3728      	adds	r7, #40	; 0x28
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	20000c18 	.word	0x20000c18

08004110 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b088      	sub	sp, #32
 8004114:	af02      	add	r7, sp, #8
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800411a:	4b1c      	ldr	r3, [pc, #112]	; (800418c <prvProcessExpiredTimer+0x7c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	3304      	adds	r3, #4
 8004128:	4618      	mov	r0, r3
 800412a:	f7fe fb7b 	bl	8002824 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d121      	bne.n	800417a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	699a      	ldr	r2, [r3, #24]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	18d1      	adds	r1, r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	6978      	ldr	r0, [r7, #20]
 8004144:	f000 f8c8 	bl	80042d8 <prvInsertTimerInActiveList>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d015      	beq.n	800417a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800414e:	2300      	movs	r3, #0
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	2300      	movs	r3, #0
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	2100      	movs	r1, #0
 8004158:	6978      	ldr	r0, [r7, #20]
 800415a:	f7ff ff8d 	bl	8004078 <xTimerGenericCommand>
 800415e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d109      	bne.n	800417a <prvProcessExpiredTimer+0x6a>
 8004166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800416a:	f383 8811 	msr	BASEPRI, r3
 800416e:	f3bf 8f6f 	isb	sy
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	e7fe      	b.n	8004178 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417e:	6978      	ldr	r0, [r7, #20]
 8004180:	4798      	blx	r3
}
 8004182:	bf00      	nop
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	20000c10 	.word	0x20000c10

08004190 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004198:	f107 0308 	add.w	r3, r7, #8
 800419c:	4618      	mov	r0, r3
 800419e:	f000 f857 	bl	8004250 <prvGetNextExpireTime>
 80041a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4619      	mov	r1, r3
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f000 f803 	bl	80041b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80041ae:	f000 f8d5 	bl	800435c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041b2:	e7f1      	b.n	8004198 <prvTimerTask+0x8>

080041b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80041be:	f7ff fa5b 	bl	8003678 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80041c2:	f107 0308 	add.w	r3, r7, #8
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 f866 	bl	8004298 <prvSampleTimeNow>
 80041cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d130      	bne.n	8004236 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10a      	bne.n	80041f0 <prvProcessTimerOrBlockTask+0x3c>
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d806      	bhi.n	80041f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80041e2:	f7ff fa57 	bl	8003694 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80041e6:	68f9      	ldr	r1, [r7, #12]
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f7ff ff91 	bl	8004110 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80041ee:	e024      	b.n	800423a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d008      	beq.n	8004208 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80041f6:	4b13      	ldr	r3, [pc, #76]	; (8004244 <prvProcessTimerOrBlockTask+0x90>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	bf0c      	ite	eq
 8004200:	2301      	moveq	r3, #1
 8004202:	2300      	movne	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004208:	4b0f      	ldr	r3, [pc, #60]	; (8004248 <prvProcessTimerOrBlockTask+0x94>)
 800420a:	6818      	ldr	r0, [r3, #0]
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	683a      	ldr	r2, [r7, #0]
 8004214:	4619      	mov	r1, r3
 8004216:	f7fe ffcf 	bl	80031b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800421a:	f7ff fa3b 	bl	8003694 <xTaskResumeAll>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10a      	bne.n	800423a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004224:	4b09      	ldr	r3, [pc, #36]	; (800424c <prvProcessTimerOrBlockTask+0x98>)
 8004226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	f3bf 8f4f 	dsb	sy
 8004230:	f3bf 8f6f 	isb	sy
}
 8004234:	e001      	b.n	800423a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004236:	f7ff fa2d 	bl	8003694 <xTaskResumeAll>
}
 800423a:	bf00      	nop
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	20000c14 	.word	0x20000c14
 8004248:	20000c18 	.word	0x20000c18
 800424c:	e000ed04 	.word	0xe000ed04

08004250 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004258:	4b0e      	ldr	r3, [pc, #56]	; (8004294 <prvGetNextExpireTime+0x44>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	bf0c      	ite	eq
 8004262:	2301      	moveq	r3, #1
 8004264:	2300      	movne	r3, #0
 8004266:	b2db      	uxtb	r3, r3
 8004268:	461a      	mov	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d105      	bne.n	8004282 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004276:	4b07      	ldr	r3, [pc, #28]	; (8004294 <prvGetNextExpireTime+0x44>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	e001      	b.n	8004286 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004282:	2300      	movs	r3, #0
 8004284:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004286:	68fb      	ldr	r3, [r7, #12]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	bc80      	pop	{r7}
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	20000c10 	.word	0x20000c10

08004298 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80042a0:	f7ff fa94 	bl	80037cc <xTaskGetTickCount>
 80042a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80042a6:	4b0b      	ldr	r3, [pc, #44]	; (80042d4 <prvSampleTimeNow+0x3c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d205      	bcs.n	80042bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80042b0:	f000 f904 	bl	80044bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	e002      	b.n	80042c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80042c2:	4a04      	ldr	r2, [pc, #16]	; (80042d4 <prvSampleTimeNow+0x3c>)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80042c8:	68fb      	ldr	r3, [r7, #12]
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	20000c20 	.word	0x20000c20

080042d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
 80042e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80042e6:	2300      	movs	r3, #0
 80042e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80042f6:	68ba      	ldr	r2, [r7, #8]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d812      	bhi.n	8004324 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	1ad2      	subs	r2, r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	429a      	cmp	r2, r3
 800430a:	d302      	bcc.n	8004312 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800430c:	2301      	movs	r3, #1
 800430e:	617b      	str	r3, [r7, #20]
 8004310:	e01b      	b.n	800434a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004312:	4b10      	ldr	r3, [pc, #64]	; (8004354 <prvInsertTimerInActiveList+0x7c>)
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	3304      	adds	r3, #4
 800431a:	4619      	mov	r1, r3
 800431c:	4610      	mov	r0, r2
 800431e:	f7fe fa49 	bl	80027b4 <vListInsert>
 8004322:	e012      	b.n	800434a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	429a      	cmp	r2, r3
 800432a:	d206      	bcs.n	800433a <prvInsertTimerInActiveList+0x62>
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	429a      	cmp	r2, r3
 8004332:	d302      	bcc.n	800433a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004334:	2301      	movs	r3, #1
 8004336:	617b      	str	r3, [r7, #20]
 8004338:	e007      	b.n	800434a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800433a:	4b07      	ldr	r3, [pc, #28]	; (8004358 <prvInsertTimerInActiveList+0x80>)
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	3304      	adds	r3, #4
 8004342:	4619      	mov	r1, r3
 8004344:	4610      	mov	r0, r2
 8004346:	f7fe fa35 	bl	80027b4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800434a:	697b      	ldr	r3, [r7, #20]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3718      	adds	r7, #24
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	20000c14 	.word	0x20000c14
 8004358:	20000c10 	.word	0x20000c10

0800435c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b08e      	sub	sp, #56	; 0x38
 8004360:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004362:	e099      	b.n	8004498 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	da17      	bge.n	800439a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800436a:	1d3b      	adds	r3, r7, #4
 800436c:	3304      	adds	r3, #4
 800436e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004372:	2b00      	cmp	r3, #0
 8004374:	d109      	bne.n	800438a <prvProcessReceivedCommands+0x2e>
 8004376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437a:	f383 8811 	msr	BASEPRI, r3
 800437e:	f3bf 8f6f 	isb	sy
 8004382:	f3bf 8f4f 	dsb	sy
 8004386:	61fb      	str	r3, [r7, #28]
 8004388:	e7fe      	b.n	8004388 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800438a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004390:	6850      	ldr	r0, [r2, #4]
 8004392:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004394:	6892      	ldr	r2, [r2, #8]
 8004396:	4611      	mov	r1, r2
 8004398:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b00      	cmp	r3, #0
 800439e:	db7a      	blt.n	8004496 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80043a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d004      	beq.n	80043b6 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80043ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ae:	3304      	adds	r3, #4
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fe fa37 	bl	8002824 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80043b6:	463b      	mov	r3, r7
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff6d 	bl	8004298 <prvSampleTimeNow>
 80043be:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b09      	cmp	r3, #9
 80043c4:	d868      	bhi.n	8004498 <prvProcessReceivedCommands+0x13c>
 80043c6:	a201      	add	r2, pc, #4	; (adr r2, 80043cc <prvProcessReceivedCommands+0x70>)
 80043c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043cc:	080043f5 	.word	0x080043f5
 80043d0:	080043f5 	.word	0x080043f5
 80043d4:	080043f5 	.word	0x080043f5
 80043d8:	08004499 	.word	0x08004499
 80043dc:	0800444f 	.word	0x0800444f
 80043e0:	08004485 	.word	0x08004485
 80043e4:	080043f5 	.word	0x080043f5
 80043e8:	080043f5 	.word	0x080043f5
 80043ec:	08004499 	.word	0x08004499
 80043f0:	0800444f 	.word	0x0800444f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	18d1      	adds	r1, r2, r3
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004400:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004402:	f7ff ff69 	bl	80042d8 <prvInsertTimerInActiveList>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d045      	beq.n	8004498 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800440c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004412:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004416:	69db      	ldr	r3, [r3, #28]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d13d      	bne.n	8004498 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	441a      	add	r2, r3
 8004424:	2300      	movs	r3, #0
 8004426:	9300      	str	r3, [sp, #0]
 8004428:	2300      	movs	r3, #0
 800442a:	2100      	movs	r1, #0
 800442c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800442e:	f7ff fe23 	bl	8004078 <xTimerGenericCommand>
 8004432:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004434:	6a3b      	ldr	r3, [r7, #32]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d12e      	bne.n	8004498 <prvProcessReceivedCommands+0x13c>
 800443a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443e:	f383 8811 	msr	BASEPRI, r3
 8004442:	f3bf 8f6f 	isb	sy
 8004446:	f3bf 8f4f 	dsb	sy
 800444a:	61bb      	str	r3, [r7, #24]
 800444c:	e7fe      	b.n	800444c <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004452:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d109      	bne.n	8004470 <prvProcessReceivedCommands+0x114>
 800445c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004460:	f383 8811 	msr	BASEPRI, r3
 8004464:	f3bf 8f6f 	isb	sy
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	617b      	str	r3, [r7, #20]
 800446e:	e7fe      	b.n	800446e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004472:	699a      	ldr	r2, [r3, #24]
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	18d1      	adds	r1, r2, r3
 8004478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800447c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800447e:	f7ff ff2b 	bl	80042d8 <prvInsertTimerInActiveList>
					break;
 8004482:	e009      	b.n	8004498 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004486:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800448a:	2b00      	cmp	r3, #0
 800448c:	d104      	bne.n	8004498 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 800448e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004490:	f000 fb5a 	bl	8004b48 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004494:	e000      	b.n	8004498 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004496:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004498:	4b07      	ldr	r3, [pc, #28]	; (80044b8 <prvProcessReceivedCommands+0x15c>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	1d39      	adds	r1, r7, #4
 800449e:	2200      	movs	r2, #0
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7fe fc75 	bl	8002d90 <xQueueReceive>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f47f af5b 	bne.w	8004364 <prvProcessReceivedCommands+0x8>
	}
}
 80044ae:	bf00      	nop
 80044b0:	3730      	adds	r7, #48	; 0x30
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	20000c18 	.word	0x20000c18

080044bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b088      	sub	sp, #32
 80044c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80044c2:	e044      	b.n	800454e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80044c4:	4b2b      	ldr	r3, [pc, #172]	; (8004574 <prvSwitchTimerLists+0xb8>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80044ce:	4b29      	ldr	r3, [pc, #164]	; (8004574 <prvSwitchTimerLists+0xb8>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	3304      	adds	r3, #4
 80044dc:	4618      	mov	r0, r3
 80044de:	f7fe f9a1 	bl	8002824 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e6:	68f8      	ldr	r0, [r7, #12]
 80044e8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d12d      	bne.n	800454e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	4413      	add	r3, r2
 80044fa:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80044fc:	68ba      	ldr	r2, [r7, #8]
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	429a      	cmp	r2, r3
 8004502:	d90e      	bls.n	8004522 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004510:	4b18      	ldr	r3, [pc, #96]	; (8004574 <prvSwitchTimerLists+0xb8>)
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3304      	adds	r3, #4
 8004518:	4619      	mov	r1, r3
 800451a:	4610      	mov	r0, r2
 800451c:	f7fe f94a 	bl	80027b4 <vListInsert>
 8004520:	e015      	b.n	800454e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004522:	2300      	movs	r3, #0
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	2300      	movs	r3, #0
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	2100      	movs	r1, #0
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f7ff fda3 	bl	8004078 <xTimerGenericCommand>
 8004532:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d109      	bne.n	800454e <prvSwitchTimerLists+0x92>
 800453a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800453e:	f383 8811 	msr	BASEPRI, r3
 8004542:	f3bf 8f6f 	isb	sy
 8004546:	f3bf 8f4f 	dsb	sy
 800454a:	603b      	str	r3, [r7, #0]
 800454c:	e7fe      	b.n	800454c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800454e:	4b09      	ldr	r3, [pc, #36]	; (8004574 <prvSwitchTimerLists+0xb8>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1b5      	bne.n	80044c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004558:	4b06      	ldr	r3, [pc, #24]	; (8004574 <prvSwitchTimerLists+0xb8>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800455e:	4b06      	ldr	r3, [pc, #24]	; (8004578 <prvSwitchTimerLists+0xbc>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a04      	ldr	r2, [pc, #16]	; (8004574 <prvSwitchTimerLists+0xb8>)
 8004564:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004566:	4a04      	ldr	r2, [pc, #16]	; (8004578 <prvSwitchTimerLists+0xbc>)
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	6013      	str	r3, [r2, #0]
}
 800456c:	bf00      	nop
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	20000c10 	.word	0x20000c10
 8004578:	20000c14 	.word	0x20000c14

0800457c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004582:	f000 f929 	bl	80047d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004586:	4b15      	ldr	r3, [pc, #84]	; (80045dc <prvCheckForValidListAndQueue+0x60>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d120      	bne.n	80045d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800458e:	4814      	ldr	r0, [pc, #80]	; (80045e0 <prvCheckForValidListAndQueue+0x64>)
 8004590:	f7fe f8c2 	bl	8002718 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004594:	4813      	ldr	r0, [pc, #76]	; (80045e4 <prvCheckForValidListAndQueue+0x68>)
 8004596:	f7fe f8bf 	bl	8002718 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800459a:	4b13      	ldr	r3, [pc, #76]	; (80045e8 <prvCheckForValidListAndQueue+0x6c>)
 800459c:	4a10      	ldr	r2, [pc, #64]	; (80045e0 <prvCheckForValidListAndQueue+0x64>)
 800459e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80045a0:	4b12      	ldr	r3, [pc, #72]	; (80045ec <prvCheckForValidListAndQueue+0x70>)
 80045a2:	4a10      	ldr	r2, [pc, #64]	; (80045e4 <prvCheckForValidListAndQueue+0x68>)
 80045a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80045a6:	2300      	movs	r3, #0
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	4b11      	ldr	r3, [pc, #68]	; (80045f0 <prvCheckForValidListAndQueue+0x74>)
 80045ac:	4a11      	ldr	r2, [pc, #68]	; (80045f4 <prvCheckForValidListAndQueue+0x78>)
 80045ae:	2110      	movs	r1, #16
 80045b0:	200a      	movs	r0, #10
 80045b2:	f7fe f9c9 	bl	8002948 <xQueueGenericCreateStatic>
 80045b6:	4602      	mov	r2, r0
 80045b8:	4b08      	ldr	r3, [pc, #32]	; (80045dc <prvCheckForValidListAndQueue+0x60>)
 80045ba:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80045bc:	4b07      	ldr	r3, [pc, #28]	; (80045dc <prvCheckForValidListAndQueue+0x60>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80045c4:	4b05      	ldr	r3, [pc, #20]	; (80045dc <prvCheckForValidListAndQueue+0x60>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	490b      	ldr	r1, [pc, #44]	; (80045f8 <prvCheckForValidListAndQueue+0x7c>)
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fe fdcc 	bl	8003168 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80045d0:	f000 f930 	bl	8004834 <vPortExitCritical>
}
 80045d4:	bf00      	nop
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	20000c18 	.word	0x20000c18
 80045e0:	20000be8 	.word	0x20000be8
 80045e4:	20000bfc 	.word	0x20000bfc
 80045e8:	20000c10 	.word	0x20000c10
 80045ec:	20000c14 	.word	0x20000c14
 80045f0:	20000cc4 	.word	0x20000cc4
 80045f4:	20000c24 	.word	0x20000c24
 80045f8:	08004e38 	.word	0x08004e38

080045fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	3b04      	subs	r3, #4
 800460c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004614:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	3b04      	subs	r3, #4
 800461a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f023 0201 	bic.w	r2, r3, #1
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	3b04      	subs	r3, #4
 800462a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800462c:	4a08      	ldr	r2, [pc, #32]	; (8004650 <pxPortInitialiseStack+0x54>)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	3b14      	subs	r3, #20
 8004636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	3b20      	subs	r3, #32
 8004642:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004644:	68fb      	ldr	r3, [r7, #12]
}
 8004646:	4618      	mov	r0, r3
 8004648:	3714      	adds	r7, #20
 800464a:	46bd      	mov	sp, r7
 800464c:	bc80      	pop	{r7}
 800464e:	4770      	bx	lr
 8004650:	08004655 	.word	0x08004655

08004654 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800465a:	2300      	movs	r3, #0
 800465c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800465e:	4b10      	ldr	r3, [pc, #64]	; (80046a0 <prvTaskExitError+0x4c>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004666:	d009      	beq.n	800467c <prvTaskExitError+0x28>
 8004668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466c:	f383 8811 	msr	BASEPRI, r3
 8004670:	f3bf 8f6f 	isb	sy
 8004674:	f3bf 8f4f 	dsb	sy
 8004678:	60fb      	str	r3, [r7, #12]
 800467a:	e7fe      	b.n	800467a <prvTaskExitError+0x26>
 800467c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004680:	f383 8811 	msr	BASEPRI, r3
 8004684:	f3bf 8f6f 	isb	sy
 8004688:	f3bf 8f4f 	dsb	sy
 800468c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800468e:	bf00      	nop
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d0fc      	beq.n	8004690 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004696:	bf00      	nop
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr
 80046a0:	2000000c 	.word	0x2000000c
	...

080046b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80046b0:	4b07      	ldr	r3, [pc, #28]	; (80046d0 <pxCurrentTCBConst2>)
 80046b2:	6819      	ldr	r1, [r3, #0]
 80046b4:	6808      	ldr	r0, [r1, #0]
 80046b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80046ba:	f380 8809 	msr	PSP, r0
 80046be:	f3bf 8f6f 	isb	sy
 80046c2:	f04f 0000 	mov.w	r0, #0
 80046c6:	f380 8811 	msr	BASEPRI, r0
 80046ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80046ce:	4770      	bx	lr

080046d0 <pxCurrentTCBConst2>:
 80046d0:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80046d4:	bf00      	nop
 80046d6:	bf00      	nop

080046d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80046d8:	4806      	ldr	r0, [pc, #24]	; (80046f4 <prvPortStartFirstTask+0x1c>)
 80046da:	6800      	ldr	r0, [r0, #0]
 80046dc:	6800      	ldr	r0, [r0, #0]
 80046de:	f380 8808 	msr	MSP, r0
 80046e2:	b662      	cpsie	i
 80046e4:	b661      	cpsie	f
 80046e6:	f3bf 8f4f 	dsb	sy
 80046ea:	f3bf 8f6f 	isb	sy
 80046ee:	df00      	svc	0
 80046f0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80046f2:	bf00      	nop
 80046f4:	e000ed08 	.word	0xe000ed08

080046f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80046fe:	4b31      	ldr	r3, [pc, #196]	; (80047c4 <xPortStartScheduler+0xcc>)
 8004700:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	b2db      	uxtb	r3, r3
 8004708:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	22ff      	movs	r2, #255	; 0xff
 800470e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	b2db      	uxtb	r3, r3
 8004716:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004718:	78fb      	ldrb	r3, [r7, #3]
 800471a:	b2db      	uxtb	r3, r3
 800471c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004720:	b2da      	uxtb	r2, r3
 8004722:	4b29      	ldr	r3, [pc, #164]	; (80047c8 <xPortStartScheduler+0xd0>)
 8004724:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004726:	4b29      	ldr	r3, [pc, #164]	; (80047cc <xPortStartScheduler+0xd4>)
 8004728:	2207      	movs	r2, #7
 800472a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800472c:	e009      	b.n	8004742 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800472e:	4b27      	ldr	r3, [pc, #156]	; (80047cc <xPortStartScheduler+0xd4>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3b01      	subs	r3, #1
 8004734:	4a25      	ldr	r2, [pc, #148]	; (80047cc <xPortStartScheduler+0xd4>)
 8004736:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004738:	78fb      	ldrb	r3, [r7, #3]
 800473a:	b2db      	uxtb	r3, r3
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	b2db      	uxtb	r3, r3
 8004740:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004742:	78fb      	ldrb	r3, [r7, #3]
 8004744:	b2db      	uxtb	r3, r3
 8004746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800474a:	2b80      	cmp	r3, #128	; 0x80
 800474c:	d0ef      	beq.n	800472e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800474e:	4b1f      	ldr	r3, [pc, #124]	; (80047cc <xPortStartScheduler+0xd4>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f1c3 0307 	rsb	r3, r3, #7
 8004756:	2b04      	cmp	r3, #4
 8004758:	d009      	beq.n	800476e <xPortStartScheduler+0x76>
 800475a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475e:	f383 8811 	msr	BASEPRI, r3
 8004762:	f3bf 8f6f 	isb	sy
 8004766:	f3bf 8f4f 	dsb	sy
 800476a:	60bb      	str	r3, [r7, #8]
 800476c:	e7fe      	b.n	800476c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800476e:	4b17      	ldr	r3, [pc, #92]	; (80047cc <xPortStartScheduler+0xd4>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	021b      	lsls	r3, r3, #8
 8004774:	4a15      	ldr	r2, [pc, #84]	; (80047cc <xPortStartScheduler+0xd4>)
 8004776:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004778:	4b14      	ldr	r3, [pc, #80]	; (80047cc <xPortStartScheduler+0xd4>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004780:	4a12      	ldr	r2, [pc, #72]	; (80047cc <xPortStartScheduler+0xd4>)
 8004782:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	b2da      	uxtb	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800478c:	4b10      	ldr	r3, [pc, #64]	; (80047d0 <xPortStartScheduler+0xd8>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a0f      	ldr	r2, [pc, #60]	; (80047d0 <xPortStartScheduler+0xd8>)
 8004792:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004796:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004798:	4b0d      	ldr	r3, [pc, #52]	; (80047d0 <xPortStartScheduler+0xd8>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a0c      	ldr	r2, [pc, #48]	; (80047d0 <xPortStartScheduler+0xd8>)
 800479e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80047a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80047a4:	f000 f8b0 	bl	8004908 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80047a8:	4b0a      	ldr	r3, [pc, #40]	; (80047d4 <xPortStartScheduler+0xdc>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80047ae:	f7ff ff93 	bl	80046d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80047b2:	f7ff f8d7 	bl	8003964 <vTaskSwitchContext>
	prvTaskExitError();
 80047b6:	f7ff ff4d 	bl	8004654 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	e000e400 	.word	0xe000e400
 80047c8:	20000d14 	.word	0x20000d14
 80047cc:	20000d18 	.word	0x20000d18
 80047d0:	e000ed20 	.word	0xe000ed20
 80047d4:	2000000c 	.word	0x2000000c

080047d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80047f0:	4b0e      	ldr	r3, [pc, #56]	; (800482c <vPortEnterCritical+0x54>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	3301      	adds	r3, #1
 80047f6:	4a0d      	ldr	r2, [pc, #52]	; (800482c <vPortEnterCritical+0x54>)
 80047f8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80047fa:	4b0c      	ldr	r3, [pc, #48]	; (800482c <vPortEnterCritical+0x54>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d10e      	bne.n	8004820 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004802:	4b0b      	ldr	r3, [pc, #44]	; (8004830 <vPortEnterCritical+0x58>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d009      	beq.n	8004820 <vPortEnterCritical+0x48>
 800480c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	603b      	str	r3, [r7, #0]
 800481e:	e7fe      	b.n	800481e <vPortEnterCritical+0x46>
	}
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	bc80      	pop	{r7}
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	2000000c 	.word	0x2000000c
 8004830:	e000ed04 	.word	0xe000ed04

08004834 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800483a:	4b10      	ldr	r3, [pc, #64]	; (800487c <vPortExitCritical+0x48>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d109      	bne.n	8004856 <vPortExitCritical+0x22>
 8004842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004846:	f383 8811 	msr	BASEPRI, r3
 800484a:	f3bf 8f6f 	isb	sy
 800484e:	f3bf 8f4f 	dsb	sy
 8004852:	607b      	str	r3, [r7, #4]
 8004854:	e7fe      	b.n	8004854 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004856:	4b09      	ldr	r3, [pc, #36]	; (800487c <vPortExitCritical+0x48>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3b01      	subs	r3, #1
 800485c:	4a07      	ldr	r2, [pc, #28]	; (800487c <vPortExitCritical+0x48>)
 800485e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004860:	4b06      	ldr	r3, [pc, #24]	; (800487c <vPortExitCritical+0x48>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d104      	bne.n	8004872 <vPortExitCritical+0x3e>
 8004868:	2300      	movs	r3, #0
 800486a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	bc80      	pop	{r7}
 800487a:	4770      	bx	lr
 800487c:	2000000c 	.word	0x2000000c

08004880 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004880:	f3ef 8009 	mrs	r0, PSP
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	4b0d      	ldr	r3, [pc, #52]	; (80048c0 <pxCurrentTCBConst>)
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004890:	6010      	str	r0, [r2, #0]
 8004892:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004896:	f04f 0050 	mov.w	r0, #80	; 0x50
 800489a:	f380 8811 	msr	BASEPRI, r0
 800489e:	f7ff f861 	bl	8003964 <vTaskSwitchContext>
 80048a2:	f04f 0000 	mov.w	r0, #0
 80048a6:	f380 8811 	msr	BASEPRI, r0
 80048aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80048ae:	6819      	ldr	r1, [r3, #0]
 80048b0:	6808      	ldr	r0, [r1, #0]
 80048b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80048b6:	f380 8809 	msr	PSP, r0
 80048ba:	f3bf 8f6f 	isb	sy
 80048be:	4770      	bx	lr

080048c0 <pxCurrentTCBConst>:
 80048c0:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80048c4:	bf00      	nop
 80048c6:	bf00      	nop

080048c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
	__asm volatile
 80048ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d2:	f383 8811 	msr	BASEPRI, r3
 80048d6:	f3bf 8f6f 	isb	sy
 80048da:	f3bf 8f4f 	dsb	sy
 80048de:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80048e0:	f7fe ff82 	bl	80037e8 <xTaskIncrementTick>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80048ea:	4b06      	ldr	r3, [pc, #24]	; (8004904 <SysTick_Handler+0x3c>)
 80048ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048f0:	601a      	str	r2, [r3, #0]
 80048f2:	2300      	movs	r3, #0
 80048f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80048fc:	bf00      	nop
 80048fe:	3708      	adds	r7, #8
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	e000ed04 	.word	0xe000ed04

08004908 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004908:	b480      	push	{r7}
 800490a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800490c:	4b0a      	ldr	r3, [pc, #40]	; (8004938 <vPortSetupTimerInterrupt+0x30>)
 800490e:	2200      	movs	r2, #0
 8004910:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004912:	4b0a      	ldr	r3, [pc, #40]	; (800493c <vPortSetupTimerInterrupt+0x34>)
 8004914:	2200      	movs	r2, #0
 8004916:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004918:	4b09      	ldr	r3, [pc, #36]	; (8004940 <vPortSetupTimerInterrupt+0x38>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a09      	ldr	r2, [pc, #36]	; (8004944 <vPortSetupTimerInterrupt+0x3c>)
 800491e:	fba2 2303 	umull	r2, r3, r2, r3
 8004922:	099b      	lsrs	r3, r3, #6
 8004924:	4a08      	ldr	r2, [pc, #32]	; (8004948 <vPortSetupTimerInterrupt+0x40>)
 8004926:	3b01      	subs	r3, #1
 8004928:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800492a:	4b03      	ldr	r3, [pc, #12]	; (8004938 <vPortSetupTimerInterrupt+0x30>)
 800492c:	2207      	movs	r2, #7
 800492e:	601a      	str	r2, [r3, #0]
}
 8004930:	bf00      	nop
 8004932:	46bd      	mov	sp, r7
 8004934:	bc80      	pop	{r7}
 8004936:	4770      	bx	lr
 8004938:	e000e010 	.word	0xe000e010
 800493c:	e000e018 	.word	0xe000e018
 8004940:	20000000 	.word	0x20000000
 8004944:	10624dd3 	.word	0x10624dd3
 8004948:	e000e014 	.word	0xe000e014

0800494c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004952:	f3ef 8305 	mrs	r3, IPSR
 8004956:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2b0f      	cmp	r3, #15
 800495c:	d913      	bls.n	8004986 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800495e:	4a15      	ldr	r2, [pc, #84]	; (80049b4 <vPortValidateInterruptPriority+0x68>)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	4413      	add	r3, r2
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004968:	4b13      	ldr	r3, [pc, #76]	; (80049b8 <vPortValidateInterruptPriority+0x6c>)
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	7afa      	ldrb	r2, [r7, #11]
 800496e:	429a      	cmp	r2, r3
 8004970:	d209      	bcs.n	8004986 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004976:	f383 8811 	msr	BASEPRI, r3
 800497a:	f3bf 8f6f 	isb	sy
 800497e:	f3bf 8f4f 	dsb	sy
 8004982:	607b      	str	r3, [r7, #4]
 8004984:	e7fe      	b.n	8004984 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004986:	4b0d      	ldr	r3, [pc, #52]	; (80049bc <vPortValidateInterruptPriority+0x70>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800498e:	4b0c      	ldr	r3, [pc, #48]	; (80049c0 <vPortValidateInterruptPriority+0x74>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	429a      	cmp	r2, r3
 8004994:	d909      	bls.n	80049aa <vPortValidateInterruptPriority+0x5e>
 8004996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800499a:	f383 8811 	msr	BASEPRI, r3
 800499e:	f3bf 8f6f 	isb	sy
 80049a2:	f3bf 8f4f 	dsb	sy
 80049a6:	603b      	str	r3, [r7, #0]
 80049a8:	e7fe      	b.n	80049a8 <vPortValidateInterruptPriority+0x5c>
	}
 80049aa:	bf00      	nop
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr
 80049b4:	e000e3f0 	.word	0xe000e3f0
 80049b8:	20000d14 	.word	0x20000d14
 80049bc:	e000ed0c 	.word	0xe000ed0c
 80049c0:	20000d18 	.word	0x20000d18

080049c4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b08a      	sub	sp, #40	; 0x28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80049cc:	2300      	movs	r3, #0
 80049ce:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80049d0:	f7fe fe52 	bl	8003678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80049d4:	4b57      	ldr	r3, [pc, #348]	; (8004b34 <pvPortMalloc+0x170>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80049dc:	f000 f90c 	bl	8004bf8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80049e0:	4b55      	ldr	r3, [pc, #340]	; (8004b38 <pvPortMalloc+0x174>)
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4013      	ands	r3, r2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f040 808c 	bne.w	8004b06 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d01c      	beq.n	8004a2e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80049f4:	2208      	movs	r2, #8
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4413      	add	r3, r2
 80049fa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f003 0307 	and.w	r3, r3, #7
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d013      	beq.n	8004a2e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f023 0307 	bic.w	r3, r3, #7
 8004a0c:	3308      	adds	r3, #8
 8004a0e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f003 0307 	and.w	r3, r3, #7
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d009      	beq.n	8004a2e <pvPortMalloc+0x6a>
 8004a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1e:	f383 8811 	msr	BASEPRI, r3
 8004a22:	f3bf 8f6f 	isb	sy
 8004a26:	f3bf 8f4f 	dsb	sy
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	e7fe      	b.n	8004a2c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d068      	beq.n	8004b06 <pvPortMalloc+0x142>
 8004a34:	4b41      	ldr	r3, [pc, #260]	; (8004b3c <pvPortMalloc+0x178>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d863      	bhi.n	8004b06 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004a3e:	4b40      	ldr	r3, [pc, #256]	; (8004b40 <pvPortMalloc+0x17c>)
 8004a40:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004a42:	4b3f      	ldr	r3, [pc, #252]	; (8004b40 <pvPortMalloc+0x17c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a48:	e004      	b.n	8004a54 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d903      	bls.n	8004a66 <pvPortMalloc+0xa2>
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f1      	bne.n	8004a4a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004a66:	4b33      	ldr	r3, [pc, #204]	; (8004b34 <pvPortMalloc+0x170>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d04a      	beq.n	8004b06 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2208      	movs	r2, #8
 8004a76:	4413      	add	r3, r2
 8004a78:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	6a3b      	ldr	r3, [r7, #32]
 8004a80:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	1ad2      	subs	r2, r2, r3
 8004a8a:	2308      	movs	r3, #8
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d91e      	bls.n	8004ad0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4413      	add	r3, r2
 8004a98:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d009      	beq.n	8004ab8 <pvPortMalloc+0xf4>
 8004aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa8:	f383 8811 	msr	BASEPRI, r3
 8004aac:	f3bf 8f6f 	isb	sy
 8004ab0:	f3bf 8f4f 	dsb	sy
 8004ab4:	613b      	str	r3, [r7, #16]
 8004ab6:	e7fe      	b.n	8004ab6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	1ad2      	subs	r2, r2, r3
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004aca:	69b8      	ldr	r0, [r7, #24]
 8004acc:	f000 f8f6 	bl	8004cbc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004ad0:	4b1a      	ldr	r3, [pc, #104]	; (8004b3c <pvPortMalloc+0x178>)
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	4a18      	ldr	r2, [pc, #96]	; (8004b3c <pvPortMalloc+0x178>)
 8004adc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004ade:	4b17      	ldr	r3, [pc, #92]	; (8004b3c <pvPortMalloc+0x178>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4b18      	ldr	r3, [pc, #96]	; (8004b44 <pvPortMalloc+0x180>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d203      	bcs.n	8004af2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004aea:	4b14      	ldr	r3, [pc, #80]	; (8004b3c <pvPortMalloc+0x178>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a15      	ldr	r2, [pc, #84]	; (8004b44 <pvPortMalloc+0x180>)
 8004af0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	4b10      	ldr	r3, [pc, #64]	; (8004b38 <pvPortMalloc+0x174>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	431a      	orrs	r2, r3
 8004afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b02:	2200      	movs	r2, #0
 8004b04:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b06:	f7fe fdc5 	bl	8003694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	f003 0307 	and.w	r3, r3, #7
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d009      	beq.n	8004b28 <pvPortMalloc+0x164>
 8004b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b18:	f383 8811 	msr	BASEPRI, r3
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	60fb      	str	r3, [r7, #12]
 8004b26:	e7fe      	b.n	8004b26 <pvPortMalloc+0x162>
	return pvReturn;
 8004b28:	69fb      	ldr	r3, [r7, #28]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3728      	adds	r7, #40	; 0x28
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	20001924 	.word	0x20001924
 8004b38:	20001930 	.word	0x20001930
 8004b3c:	20001928 	.word	0x20001928
 8004b40:	2000191c 	.word	0x2000191c
 8004b44:	2000192c 	.word	0x2000192c

08004b48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d046      	beq.n	8004be8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004b5a:	2308      	movs	r3, #8
 8004b5c:	425b      	negs	r3, r3
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	4413      	add	r3, r2
 8004b62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	4b20      	ldr	r3, [pc, #128]	; (8004bf0 <vPortFree+0xa8>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4013      	ands	r3, r2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <vPortFree+0x42>
 8004b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7a:	f383 8811 	msr	BASEPRI, r3
 8004b7e:	f3bf 8f6f 	isb	sy
 8004b82:	f3bf 8f4f 	dsb	sy
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	e7fe      	b.n	8004b88 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d009      	beq.n	8004ba6 <vPortFree+0x5e>
 8004b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b96:	f383 8811 	msr	BASEPRI, r3
 8004b9a:	f3bf 8f6f 	isb	sy
 8004b9e:	f3bf 8f4f 	dsb	sy
 8004ba2:	60bb      	str	r3, [r7, #8]
 8004ba4:	e7fe      	b.n	8004ba4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	685a      	ldr	r2, [r3, #4]
 8004baa:	4b11      	ldr	r3, [pc, #68]	; (8004bf0 <vPortFree+0xa8>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d019      	beq.n	8004be8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d115      	bne.n	8004be8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	685a      	ldr	r2, [r3, #4]
 8004bc0:	4b0b      	ldr	r3, [pc, #44]	; (8004bf0 <vPortFree+0xa8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	43db      	mvns	r3, r3
 8004bc6:	401a      	ands	r2, r3
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004bcc:	f7fe fd54 	bl	8003678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	4b07      	ldr	r3, [pc, #28]	; (8004bf4 <vPortFree+0xac>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4413      	add	r3, r2
 8004bda:	4a06      	ldr	r2, [pc, #24]	; (8004bf4 <vPortFree+0xac>)
 8004bdc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004bde:	6938      	ldr	r0, [r7, #16]
 8004be0:	f000 f86c 	bl	8004cbc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004be4:	f7fe fd56 	bl	8003694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004be8:	bf00      	nop
 8004bea:	3718      	adds	r7, #24
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	20001930 	.word	0x20001930
 8004bf4:	20001928 	.word	0x20001928

08004bf8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004bfe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c02:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004c04:	4b27      	ldr	r3, [pc, #156]	; (8004ca4 <prvHeapInit+0xac>)
 8004c06:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f003 0307 	and.w	r3, r3, #7
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00c      	beq.n	8004c2c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	3307      	adds	r3, #7
 8004c16:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f023 0307 	bic.w	r3, r3, #7
 8004c1e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	4a1f      	ldr	r2, [pc, #124]	; (8004ca4 <prvHeapInit+0xac>)
 8004c28:	4413      	add	r3, r2
 8004c2a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004c30:	4a1d      	ldr	r2, [pc, #116]	; (8004ca8 <prvHeapInit+0xb0>)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004c36:	4b1c      	ldr	r3, [pc, #112]	; (8004ca8 <prvHeapInit+0xb0>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	4413      	add	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004c44:	2208      	movs	r2, #8
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	1a9b      	subs	r3, r3, r2
 8004c4a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f023 0307 	bic.w	r3, r3, #7
 8004c52:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4a15      	ldr	r2, [pc, #84]	; (8004cac <prvHeapInit+0xb4>)
 8004c58:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004c5a:	4b14      	ldr	r3, [pc, #80]	; (8004cac <prvHeapInit+0xb4>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004c62:	4b12      	ldr	r3, [pc, #72]	; (8004cac <prvHeapInit+0xb4>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2200      	movs	r2, #0
 8004c68:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	1ad2      	subs	r2, r2, r3
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004c78:	4b0c      	ldr	r3, [pc, #48]	; (8004cac <prvHeapInit+0xb4>)
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	4a0a      	ldr	r2, [pc, #40]	; (8004cb0 <prvHeapInit+0xb8>)
 8004c86:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	4a09      	ldr	r2, [pc, #36]	; (8004cb4 <prvHeapInit+0xbc>)
 8004c8e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004c90:	4b09      	ldr	r3, [pc, #36]	; (8004cb8 <prvHeapInit+0xc0>)
 8004c92:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004c96:	601a      	str	r2, [r3, #0]
}
 8004c98:	bf00      	nop
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	20000d1c 	.word	0x20000d1c
 8004ca8:	2000191c 	.word	0x2000191c
 8004cac:	20001924 	.word	0x20001924
 8004cb0:	2000192c 	.word	0x2000192c
 8004cb4:	20001928 	.word	0x20001928
 8004cb8:	20001930 	.word	0x20001930

08004cbc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004cc4:	4b27      	ldr	r3, [pc, #156]	; (8004d64 <prvInsertBlockIntoFreeList+0xa8>)
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	e002      	b.n	8004cd0 <prvInsertBlockIntoFreeList+0x14>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d8f7      	bhi.n	8004cca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d108      	bne.n	8004cfe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	441a      	add	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	441a      	add	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d118      	bne.n	8004d44 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	4b14      	ldr	r3, [pc, #80]	; (8004d68 <prvInsertBlockIntoFreeList+0xac>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d00d      	beq.n	8004d3a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685a      	ldr	r2, [r3, #4]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	441a      	add	r2, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	601a      	str	r2, [r3, #0]
 8004d38:	e008      	b.n	8004d4c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004d3a:	4b0b      	ldr	r3, [pc, #44]	; (8004d68 <prvInsertBlockIntoFreeList+0xac>)
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	e003      	b.n	8004d4c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d002      	beq.n	8004d5a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d5a:	bf00      	nop
 8004d5c:	3714      	adds	r7, #20
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr
 8004d64:	2000191c 	.word	0x2000191c
 8004d68:	20001924 	.word	0x20001924

08004d6c <__libc_init_array>:
 8004d6c:	b570      	push	{r4, r5, r6, lr}
 8004d6e:	2500      	movs	r5, #0
 8004d70:	4e0c      	ldr	r6, [pc, #48]	; (8004da4 <__libc_init_array+0x38>)
 8004d72:	4c0d      	ldr	r4, [pc, #52]	; (8004da8 <__libc_init_array+0x3c>)
 8004d74:	1ba4      	subs	r4, r4, r6
 8004d76:	10a4      	asrs	r4, r4, #2
 8004d78:	42a5      	cmp	r5, r4
 8004d7a:	d109      	bne.n	8004d90 <__libc_init_array+0x24>
 8004d7c:	f000 f82e 	bl	8004ddc <_init>
 8004d80:	2500      	movs	r5, #0
 8004d82:	4e0a      	ldr	r6, [pc, #40]	; (8004dac <__libc_init_array+0x40>)
 8004d84:	4c0a      	ldr	r4, [pc, #40]	; (8004db0 <__libc_init_array+0x44>)
 8004d86:	1ba4      	subs	r4, r4, r6
 8004d88:	10a4      	asrs	r4, r4, #2
 8004d8a:	42a5      	cmp	r5, r4
 8004d8c:	d105      	bne.n	8004d9a <__libc_init_array+0x2e>
 8004d8e:	bd70      	pop	{r4, r5, r6, pc}
 8004d90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d94:	4798      	blx	r3
 8004d96:	3501      	adds	r5, #1
 8004d98:	e7ee      	b.n	8004d78 <__libc_init_array+0xc>
 8004d9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d9e:	4798      	blx	r3
 8004da0:	3501      	adds	r5, #1
 8004da2:	e7f2      	b.n	8004d8a <__libc_init_array+0x1e>
 8004da4:	08004e58 	.word	0x08004e58
 8004da8:	08004e58 	.word	0x08004e58
 8004dac:	08004e58 	.word	0x08004e58
 8004db0:	08004e5c 	.word	0x08004e5c

08004db4 <memcpy>:
 8004db4:	b510      	push	{r4, lr}
 8004db6:	1e43      	subs	r3, r0, #1
 8004db8:	440a      	add	r2, r1
 8004dba:	4291      	cmp	r1, r2
 8004dbc:	d100      	bne.n	8004dc0 <memcpy+0xc>
 8004dbe:	bd10      	pop	{r4, pc}
 8004dc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dc8:	e7f7      	b.n	8004dba <memcpy+0x6>

08004dca <memset>:
 8004dca:	4603      	mov	r3, r0
 8004dcc:	4402      	add	r2, r0
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d100      	bne.n	8004dd4 <memset+0xa>
 8004dd2:	4770      	bx	lr
 8004dd4:	f803 1b01 	strb.w	r1, [r3], #1
 8004dd8:	e7f9      	b.n	8004dce <memset+0x4>
	...

08004ddc <_init>:
 8004ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dde:	bf00      	nop
 8004de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004de2:	bc08      	pop	{r3}
 8004de4:	469e      	mov	lr, r3
 8004de6:	4770      	bx	lr

08004de8 <_fini>:
 8004de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dea:	bf00      	nop
 8004dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dee:	bc08      	pop	{r3}
 8004df0:	469e      	mov	lr, r3
 8004df2:	4770      	bx	lr
