

================================================================
== Vitis HLS Report for 'TOP'
================================================================
* Date:           Fri Jun 17 13:16:21 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  27.335 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max  |   Type   |
    +---------+---------+----------+----------+------+-------+----------+
    |    13134|    14054|  0.525 ms|  0.562 ms|  7558|  13958|  dataflow|
    +---------+---------+----------+----------+------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+-----------+-----------+------+-------+---------+
        |                  |               |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
        +------------------+---------------+---------+---------+-----------+-----------+------+-------+---------+
        |entry_proc_U0     |entry_proc     |        0|        0|       0 ns|       0 ns|     0|      0|       no|
        |AES_En_De27_U0    |AES_En_De27    |       93|    10369|   3.720 us|   0.415 ms|    93|  10369|       no|
        |Rayleigh_1_U0     |Rayleigh_1     |      711|      711|  28.440 us|  28.440 us|   711|    711|       no|
        |Modulation_U0     |Modulation     |       67|       67|   2.680 us|   2.680 us|    67|     67|       no|
        |split_U0          |split          |       18|       18|   0.720 us|   0.720 us|    18|     18|       no|
        |split_1_U0        |split_1        |       18|       18|   0.720 us|   0.720 us|    18|     18|       no|
        |QRD_U0            |QRD            |     3350|     9452|   0.134 ms|   0.378 ms|  3350|   9452|       no|
        |channel_mult_U0   |channel_mult   |      163|      163|   6.520 us|   6.520 us|   163|    163|       no|
        |AWGN_1_U0         |AWGN_1         |      810|      810|  32.400 us|  32.400 us|   810|    810|       no|
        |matrix_mult_U0    |matrix_mult    |      212|      212|   8.480 us|   8.480 us|   212|    212|       no|
        |KBEST_U0          |KBEST          |     7557|    13957|   0.302 ms|   0.558 ms|  7557|  13957|       no|
        |DeModulation_U0   |DeModulation   |      130|      130|   5.200 us|   5.200 us|   130|    130|       no|
        |AES_En_De_128_U0  |AES_En_De_128  |       93|    12514|   3.720 us|   0.501 ms|    93|  12514|       no|
        +------------------+---------------+---------+---------+-----------+-----------+------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        2|     -|    1799|    1108|    -|
|Instance         |       28|   456|   77266|  186180|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       30|   456|   79068|  187333|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    18|      14|      68|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+-----+-------+--------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +------------------+---------------+---------+-----+-------+--------+-----+
    |AES_En_De27_U0    |AES_En_De27    |        4|    0|   3002|    9159|    0|
    |AES_En_De_128_U0  |AES_En_De_128  |        4|    0|   6684|   17514|    0|
    |AWGN_1_U0         |AWGN_1         |        6|  144|  10397|   18507|    0|
    |DeModulation_U0   |DeModulation   |        0|    0|    130|     305|    0|
    |KBEST_U0          |KBEST          |        1|    2|   5337|    7847|    0|
    |Modulation_U0     |Modulation     |        0|    0|     22|     204|    0|
    |QRD_U0            |QRD            |        0|   37|  35354|  108461|    0|
    |Rayleigh_1_U0     |Rayleigh_1     |        6|  145|  12606|   22558|    0|
    |channel_mult_U0   |channel_mult   |        0|   64|   2910|     414|    0|
    |entry_proc_U0     |entry_proc     |        0|    0|      3|      29|    0|
    |matrix_mult_U0    |matrix_mult    |        7|   64|    804|     987|    0|
    |split_U0          |split          |        0|    0|      9|     102|    0|
    |split_1_U0        |split_1        |        0|    0|      8|      93|    0|
    +------------------+---------------+---------+-----+-------+--------+-----+
    |Total             |               |       28|  456|  77266|  186180|    0|
    +------------------+---------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+-----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |AES_EN_out_U   |        0|   99|   0|    -|     2|    8|       16|
    |H_imag_U       |        0|   99|   0|    -|     2|   16|       32|
    |H_imag_spl0_U  |        0|   99|   0|    -|     2|   16|       32|
    |H_imag_spl1_U  |        0|   99|   0|    -|     2|   16|       32|
    |H_real_U       |        0|   99|   0|    -|     2|   16|       32|
    |H_real_spl0_U  |        0|   99|   0|    -|     2|   16|       32|
    |H_real_spl1_U  |        0|   99|   0|    -|     2|   16|       32|
    |KB_out_U       |        0|   99|   0|    -|     2|   16|       32|
    |MULQ_out_U     |        0|   99|   0|    -|     2|   16|       32|
    |Q_U            |        0|   99|   0|    -|     4|   16|       64|
    |R_U            |        0|   99|   0|    -|     4|   16|       64|
    |SNR_c_U        |        0|   99|   0|    -|     5|   16|       80|
    |channel_out_U  |        0|   99|   0|    -|     2|   16|       32|
    |demod_out_U    |        0|   99|   0|    -|     2|    8|       16|
    |noise_out_U    |        0|   99|   0|    -|     2|   16|       32|
    |xi_U           |        1|  157|   0|    -|   128|   16|     2048|
    |xr_U           |        1|  157|   0|    -|   128|   16|     2048|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |Total          |        2| 1799|   0|    0|   293|  256|     4656|
    +---------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |AES_En_De27_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Rayleigh_1_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |Rayleigh_1_U0_start_full_n       |       and|   0|  0|   2|           1|           1|
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_sync_AES_En_De27_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Rayleigh_1_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  18|           9|           9|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_AES_En_De27_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Rayleigh_1_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready   |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  27|          6|    3|          6|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_AES_En_De27_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Rayleigh_1_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready   |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  3|   0|    3|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|           TOP|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|           TOP|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|           TOP|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           TOP|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           TOP|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           TOP|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           TOP|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           TOP|  return value|
|in_data_dout       |   in|    8|     ap_fifo|       in_data|       pointer|
|in_data_empty_n    |   in|    1|     ap_fifo|       in_data|       pointer|
|in_data_read       |  out|    1|     ap_fifo|       in_data|       pointer|
|out_data_din       |  out|    8|     ap_fifo|      out_data|       pointer|
|out_data_full_n    |   in|    1|     ap_fifo|      out_data|       pointer|
|out_data_write     |  out|    1|     ap_fifo|      out_data|       pointer|
|SNR                |   in|   16|     ap_none|           SNR|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%SNR_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %SNR"   --->   Operation 17 'read' 'SNR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%SNR_c = alloca i64 1"   --->   Operation 18 'alloca' 'SNR_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 19 [1/1] (1.86ns)   --->   "%call_ln0 = call void @entry_proc, i16 %SNR_read, i16 %SNR_c"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln154 = call void @AES_En_De27, i8 %in_data, i8 %key_V31, i8 %S29, i32 %Rcon, i8 %S, i8 %AES_EN_out" [src/MIMO.cpp:154]   --->   Operation 20 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln156 = call void @Rayleigh.1, i16 %H_real, i16 %H_imag" [src/MIMO.cpp:156]   --->   Operation 21 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln154 = call void @AES_En_De27, i8 %in_data, i8 %key_V31, i8 %S29, i32 %Rcon, i8 %S, i8 %AES_EN_out" [src/MIMO.cpp:154]   --->   Operation 22 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln156 = call void @Rayleigh.1, i16 %H_real, i16 %H_imag" [src/MIMO.cpp:156]   --->   Operation 23 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln155 = call void @Modulation, i8 %AES_EN_out, i16 %xi, i16 %xr" [src/MIMO.cpp:155]   --->   Operation 24 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln157 = call void @split, i16 %H_real, i16 %H_real_spl0, i16 %H_real_spl1" [src/MIMO.cpp:157]   --->   Operation 25 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln158 = call void @split.1, i16 %H_imag, i16 %H_imag_spl0, i16 %H_imag_spl1" [src/MIMO.cpp:158]   --->   Operation 26 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln155 = call void @Modulation, i8 %AES_EN_out, i16 %xi, i16 %xr" [src/MIMO.cpp:155]   --->   Operation 27 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln157 = call void @split, i16 %H_real, i16 %H_real_spl0, i16 %H_real_spl1" [src/MIMO.cpp:157]   --->   Operation 28 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln158 = call void @split.1, i16 %H_imag, i16 %H_imag_spl0, i16 %H_imag_spl1" [src/MIMO.cpp:158]   --->   Operation 29 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln159 = call void @QRD, i16 %H_real_spl1, i16 %H_imag_spl1, i8 %cordic_phase_V30, i8 %cordic_phase_V, i16 %R, i16 %Q" [src/MIMO.cpp:159]   --->   Operation 30 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln160 = call void @channel_mult, i16 %H_real_spl0, i16 %H_imag_spl0, i16 %xr, i16 %xi, i16 %channel_out" [src/MIMO.cpp:160]   --->   Operation 31 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln159 = call void @QRD, i16 %H_real_spl1, i16 %H_imag_spl1, i8 %cordic_phase_V30, i8 %cordic_phase_V, i16 %R, i16 %Q" [src/MIMO.cpp:159]   --->   Operation 32 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln160 = call void @channel_mult, i16 %H_real_spl0, i16 %H_imag_spl0, i16 %xr, i16 %xi, i16 %channel_out" [src/MIMO.cpp:160]   --->   Operation 33 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln161 = call void @AWGN.1, i16 %SNR_c, i16 %channel_out, i16 %noise_out" [src/MIMO.cpp:161]   --->   Operation 34 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln161 = call void @AWGN.1, i16 %SNR_c, i16 %channel_out, i16 %noise_out" [src/MIMO.cpp:161]   --->   Operation 35 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln162 = call void @matrix_mult, i16 %Q, i16 %noise_out, i16 %MULQ_out" [src/MIMO.cpp:162]   --->   Operation 36 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln162 = call void @matrix_mult, i16 %Q, i16 %noise_out, i16 %MULQ_out" [src/MIMO.cpp:162]   --->   Operation 37 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln163 = call void @KBEST, i16 %R, i16 %MULQ_out, i16 %KB_out" [src/MIMO.cpp:163]   --->   Operation 38 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln163 = call void @KBEST, i16 %R, i16 %MULQ_out, i16 %KB_out" [src/MIMO.cpp:163]   --->   Operation 39 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln164 = call void @DeModulation, i16 %KB_out, i8 %demod_out" [src/MIMO.cpp:164]   --->   Operation 40 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln164 = call void @DeModulation, i16 %KB_out, i8 %demod_out" [src/MIMO.cpp:164]   --->   Operation 41 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln165 = call void @AES_En_De.128, i8 %out_data, i8 %key_V, i8 %S29, i32 %Rcon, i8 %S2, i8 %demod_out" [src/MIMO.cpp:165]   --->   Operation 42 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @SNR_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i16 %SNR_c, i16 %SNR_c"   --->   Operation 43 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SNR_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_59"   --->   Operation 45 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%empty_381 = specchannel i32 @_ssdm_op_SpecChannel, void @AES_EN_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %AES_EN_out, i8 %AES_EN_out"   --->   Operation 46 'specchannel' 'empty_381' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%empty_382 = specchannel i32 @_ssdm_op_SpecChannel, void @H_imag_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %H_imag, i16 %H_imag"   --->   Operation 47 'specchannel' 'empty_382' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%empty_383 = specchannel i32 @_ssdm_op_SpecChannel, void @H_imag_spl0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %H_imag_spl0, i16 %H_imag_spl0"   --->   Operation 48 'specchannel' 'empty_383' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%empty_384 = specchannel i32 @_ssdm_op_SpecChannel, void @H_imag_spl1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %H_imag_spl1, i16 %H_imag_spl1"   --->   Operation 49 'specchannel' 'empty_384' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%empty_385 = specchannel i32 @_ssdm_op_SpecChannel, void @H_real_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %H_real, i16 %H_real"   --->   Operation 50 'specchannel' 'empty_385' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%empty_386 = specchannel i32 @_ssdm_op_SpecChannel, void @H_real_spl0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %H_real_spl0, i16 %H_real_spl0"   --->   Operation 51 'specchannel' 'empty_386' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%empty_387 = specchannel i32 @_ssdm_op_SpecChannel, void @H_real_spl1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %H_real_spl1, i16 %H_real_spl1"   --->   Operation 52 'specchannel' 'empty_387' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%empty_388 = specchannel i32 @_ssdm_op_SpecChannel, void @KB_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %KB_out, i16 %KB_out"   --->   Operation 53 'specchannel' 'empty_388' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%empty_389 = specchannel i32 @_ssdm_op_SpecChannel, void @MULQ_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %MULQ_out, i16 %MULQ_out"   --->   Operation 54 'specchannel' 'empty_389' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%empty_390 = specchannel i32 @_ssdm_op_SpecChannel, void @Q_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i16 %Q, i16 %Q"   --->   Operation 55 'specchannel' 'empty_390' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%empty_391 = specchannel i32 @_ssdm_op_SpecChannel, void @R_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i16 %R, i16 %R"   --->   Operation 56 'specchannel' 'empty_391' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%empty_392 = specchannel i32 @_ssdm_op_SpecChannel, void @channel_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %channel_out, i16 %channel_out"   --->   Operation 57 'specchannel' 'empty_392' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%empty_393 = specchannel i32 @_ssdm_op_SpecChannel, void @demod_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %demod_out, i8 %demod_out"   --->   Operation 58 'specchannel' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%empty_394 = specchannel i32 @_ssdm_op_SpecChannel, void @noise_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %noise_out, i16 %noise_out"   --->   Operation 59 'specchannel' 'empty_394' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%empty_395 = specchannel i32 @_ssdm_op_SpecChannel, void @xi_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i16 %xi, i16 %xi"   --->   Operation 60 'specchannel' 'empty_395' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%empty_396 = specchannel i32 @_ssdm_op_SpecChannel, void @xr_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i16 %xr, i16 %xr"   --->   Operation 61 'specchannel' 'empty_396' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_65"   --->   Operation 62 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SNR"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SNR, void @empty_61, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %AES_EN_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xr, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xi, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl0, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl0, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Q, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %channel_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %noise_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %MULQ_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln165 = call void @AES_En_De.128, i8 %out_data, i8 %key_V, i8 %S29, i32 %Rcon, i8 %S2, i8 %demod_out" [src/MIMO.cpp:165]   --->   Operation 85 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln170 = ret" [src/MIMO.cpp:170]   --->   Operation 86 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SNR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_V31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ S29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ S]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ AES_EN_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ H_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ H_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ H_real_spl0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ H_real_spl1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ H_imag_spl0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ H_imag_spl1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ cordic_phase_V30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ R]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ Q]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ channel_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ noise_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ MULQ_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ KB_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ demod_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ key_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ S2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
SNR_read                 (read                ) [ 00000000000000000]
SNR_c                    (alloca              ) [ 01111111111111111]
call_ln0                 (call                ) [ 00000000000000000]
call_ln154               (call                ) [ 00000000000000000]
call_ln156               (call                ) [ 00000000000000000]
call_ln155               (call                ) [ 00000000000000000]
call_ln157               (call                ) [ 00000000000000000]
call_ln158               (call                ) [ 00000000000000000]
call_ln159               (call                ) [ 00000000000000000]
call_ln160               (call                ) [ 00000000000000000]
call_ln161               (call                ) [ 00000000000000000]
call_ln162               (call                ) [ 00000000000000000]
call_ln163               (call                ) [ 00000000000000000]
call_ln164               (call                ) [ 00000000000000000]
empty                    (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000000000000]
empty_381                (specchannel         ) [ 00000000000000000]
empty_382                (specchannel         ) [ 00000000000000000]
empty_383                (specchannel         ) [ 00000000000000000]
empty_384                (specchannel         ) [ 00000000000000000]
empty_385                (specchannel         ) [ 00000000000000000]
empty_386                (specchannel         ) [ 00000000000000000]
empty_387                (specchannel         ) [ 00000000000000000]
empty_388                (specchannel         ) [ 00000000000000000]
empty_389                (specchannel         ) [ 00000000000000000]
empty_390                (specchannel         ) [ 00000000000000000]
empty_391                (specchannel         ) [ 00000000000000000]
empty_392                (specchannel         ) [ 00000000000000000]
empty_393                (specchannel         ) [ 00000000000000000]
empty_394                (specchannel         ) [ 00000000000000000]
empty_395                (specchannel         ) [ 00000000000000000]
empty_396                (specchannel         ) [ 00000000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
call_ln165               (call                ) [ 00000000000000000]
ret_ln170                (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SNR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SNR"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_V31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_V31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="S29">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Rcon">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="S">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AES_EN_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_EN_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xi">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xr">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="H_real">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_real"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="H_imag">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_imag"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="H_real_spl0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_real_spl0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="H_real_spl1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_real_spl1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="H_imag_spl0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_imag_spl0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="H_imag_spl1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_imag_spl1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cordic_phase_V30">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="R">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Q">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="channel_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channel_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="noise_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="noise_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="MULQ_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MULQ_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="KB_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KB_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="demod_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demod_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="key_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="S2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_En_De27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rayleigh.1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Modulation"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split.1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QRD"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channel_mult"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AWGN.1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mult"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KBEST"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DeModulation"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_En_De.128"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SNR_c_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_EN_out_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_imag_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_imag_spl0_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_imag_spl1_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_real_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_real_spl0_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_real_spl1_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KB_out_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MULQ_out_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="channel_out_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demod_out_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="noise_out_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xr_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="SNR_c_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SNR_c/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="SNR_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="SNR_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="call_ln0_entry_proc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="16" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_AES_En_De27_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="0" index="3" bw="8" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="8" slack="0"/>
<pin id="180" dir="0" index="6" bw="8" slack="0"/>
<pin id="181" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln154/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_Rayleigh_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="16" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_Modulation_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="0" index="3" bw="16" slack="0"/>
<pin id="202" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln155/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_split_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="0" index="3" bw="16" slack="0"/>
<pin id="212" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln157/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_split_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="0" index="3" bw="16" slack="0"/>
<pin id="222" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln158/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_QRD_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="0"/>
<pin id="231" dir="0" index="3" bw="8" slack="0"/>
<pin id="232" dir="0" index="4" bw="8" slack="0"/>
<pin id="233" dir="0" index="5" bw="16" slack="0"/>
<pin id="234" dir="0" index="6" bw="16" slack="0"/>
<pin id="235" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_channel_mult_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="0"/>
<pin id="247" dir="0" index="3" bw="16" slack="0"/>
<pin id="248" dir="0" index="4" bw="16" slack="0"/>
<pin id="249" dir="0" index="5" bw="16" slack="0"/>
<pin id="250" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_AWGN_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="6"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="0" index="3" bw="16" slack="0"/>
<pin id="262" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_matrix_mult_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="0"/>
<pin id="270" dir="0" index="3" bw="16" slack="0"/>
<pin id="271" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln162/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_KBEST_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="0" index="3" bw="16" slack="0"/>
<pin id="281" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_DeModulation_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln164/13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_AES_En_De_128_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="0" index="3" bw="8" slack="0"/>
<pin id="299" dir="0" index="4" bw="32" slack="0"/>
<pin id="300" dir="0" index="5" bw="8" slack="0"/>
<pin id="301" dir="0" index="6" bw="8" slack="0"/>
<pin id="302" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/15 "/>
</bind>
</comp>

<comp id="310" class="1005" name="SNR_c_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="SNR_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="56" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="173" pin=4"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="173" pin=5"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="173" pin=6"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="203"><net_src comp="64" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="227" pin=5"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="227" pin=6"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="243" pin=5"/></net>

<net id="263"><net_src comp="74" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="78" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="303"><net_src comp="82" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="2" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="8" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="294" pin=5"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="294" pin=6"/></net>

<net id="313"><net_src comp="156" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="257" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {15 16 }
	Port: AES_EN_out | {1 2 }
	Port: xi | {3 4 }
	Port: xr | {3 4 }
	Port: H_real | {1 2 }
	Port: H_imag | {1 2 }
	Port: H_real_spl0 | {3 4 }
	Port: H_real_spl1 | {3 4 }
	Port: H_imag_spl0 | {3 4 }
	Port: H_imag_spl1 | {3 4 }
	Port: R | {5 6 }
	Port: Q | {5 6 }
	Port: channel_out | {5 6 }
	Port: noise_out | {7 8 }
	Port: MULQ_out | {9 10 }
	Port: KB_out | {11 12 }
	Port: demod_out | {13 14 }
 - Input state : 
	Port: TOP : in_data | {1 2 }
	Port: TOP : SNR | {1 }
	Port: TOP : key_V31 | {1 2 }
	Port: TOP : S29 | {1 2 15 16 }
	Port: TOP : Rcon | {1 2 15 16 }
	Port: TOP : S | {1 2 }
	Port: TOP : AES_EN_out | {3 4 }
	Port: TOP : xi | {5 6 }
	Port: TOP : xr | {5 6 }
	Port: TOP : H_real | {3 4 }
	Port: TOP : H_imag | {3 4 }
	Port: TOP : H_real_spl0 | {5 6 }
	Port: TOP : H_real_spl1 | {5 6 }
	Port: TOP : H_imag_spl0 | {5 6 }
	Port: TOP : H_imag_spl1 | {5 6 }
	Port: TOP : cordic_phase_V30 | {5 6 }
	Port: TOP : cordic_phase_V | {5 6 }
	Port: TOP : R | {11 12 }
	Port: TOP : Q | {9 10 }
	Port: TOP : channel_out | {7 8 }
	Port: TOP : noise_out | {9 10 }
	Port: TOP : MULQ_out | {11 12 }
	Port: TOP : KB_out | {13 14 }
	Port: TOP : demod_out | {15 16 }
	Port: TOP : key_V | {15 16 }
	Port: TOP : S2 | {15 16 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          | call_ln0_entry_proc_fu_166 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   grp_AES_En_De27_fu_173   |    2    |    0    | 38.8932 |   3467  |   7523  |    0    |
|          |    grp_Rayleigh_1_fu_189   |    6    |   145   |  27.041 |  12961  |  21088  |    0    |
|          |    grp_Modulation_fu_197   |    0    |    0    |  0.854  |    14   |    21   |    0    |
|          |      grp_split_fu_207      |    0    |    0    |    0    |    5    |    21   |    0    |
|          |     grp_split_1_fu_217     |    0    |    0    |    0    |    5    |    21   |    0    |
|   call   |       grp_QRD_fu_227       |    0    |    37   | 97.6292 |  40595  |  98566  |    0    |
|          |   grp_channel_mult_fu_243  |    0    |    64   |  51.961 |   5446  |   1188  |    0    |
|          |      grp_AWGN_1_fu_257     |    6    |   144   |  8.407  |  10550  |  17616  |    0    |
|          |   grp_matrix_mult_fu_266   |    7    |    64   |  49.615 |   4003  |   1812  |    0    |
|          |      grp_KBEST_fu_276      |    1    |    2    |  19.558 |   8170  |   6217  |    0    |
|          |   grp_DeModulation_fu_286  |    0    |    0    |    0    |   118   |   160   |    0    |
|          |  grp_AES_En_De_128_fu_294  |    2    |    0    | 52.5056 |   7207  |  15537  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   read   |    SNR_read_read_fu_160    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    24   |   456   | 346.464 |  92541  |  169770 |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|      Rcon      |    0   |   32   |    5   |
|        S       |    1   |    0   |    0   |
|       S2       |    1   |    0   |    0   |
|       S29      |    1   |    0   |    0   |
| cordic_phase_V |    0   |    8   |    2   |
|cordic_phase_V30|    0   |    8   |    2   |
|      key_V     |    0   |    8   |    2   |
|     key_V31    |    0   |    8   |    2   |
+----------------+--------+--------+--------+
|      Total     |    3   |   64   |   13   |
+----------------+--------+--------+--------+

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|SNR_c_reg_310|   16   |
+-------------+--------+
|    Total    |   16   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   24   |   456  |   346  |  92541 | 169770 |    0   |
|   Memory  |    3   |    -   |    -   |   64   |   13   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   16   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   27   |   456  |   346  |  92621 | 169783 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
