package PackageHandler.Rx

import PackageHandler.Misc._
import chisel3._
import chisel3.util._

class RxBufferFIFO(val depth: Int = 2, val burst_size: Int = 32) extends Module with NetFunc {
  /*
    ATTENTION: in order to avoid using multiplier, we assume that the depth and the burst size must be power of 2
   */
  assume(isPow2(burst_size) & isPow2(depth))

  class BufferInfo extends Bundle {
    val used = Bool()  // this is high when we start writing
    val valid = Bool() // this is high when we finish writing (ready to read)
    val pre_valid = Bool() // when pkt_len is 64B, we need to use this to wait 1 beat
    val chksum_offload = Bool() // 1 to open chksum offload
    val pkt_type = UInt(2.W) // (0):ipv4 (1):tcp
    val qid = UInt(6.W)
    val len = UInt(16.W) // actual length of current packet; used to generate c2h header
    val ip_chksum = UInt(16.W) // cal result of ip chksum
    val tcp_chksum = UInt(16.W)// cal result of tcp chksum
    val burst = UInt(unsignedBitLength(burst_size).W) // how much unsent burst in this pkt now
  }

  val io = IO(new Bundle {
    val in  = new RxPipelineAxisIO()
    val out = Flipped(new QDMAAxisIO())

    val out_qid = Output(UInt(6.W))
    val out_tlen = Output(UInt(16.W))

    val reset_counter    = Input(Bool())
    val c2h_pack_counter = Output(UInt(32.W))
    val c2h_err_counter  = Output(UInt(32.W))
  })

  def index_inc(index: UInt): UInt ={
    (index + 1.U) & (depth-1).U // cycle in depth
  }

  val burst_unit_num = depth * burst_size

  val in_shake_hand = io.in.tvalid & io.in.tready
  val data_buf_reg = SyncReadMem(burst_unit_num,UInt(512.W))
  // if we want to use block RAM instead of registers, refer:
  // https://blog.csdn.net/qq_39507748/article/details/118080849
  val info_buf_reg = RegInit(VecInit.fill(depth)(0.U.asTypeOf(new BufferInfo)))
  /*
   * actually we can use unsignedBitLength(depth-1).W in wr/rd_index_reg to save register,
   * but somehow when we use burst_unit_num, timing is better
   */
  val wr_index_reg = RegInit(0.U(unsignedBitLength(burst_unit_num).W)) // can change width to unsignedBitLength(depth-1)
  val rd_index_reg = RegInit(0.U(unsignedBitLength(burst_unit_num).W)) // can change width to unsignedBitLength(depth-1)

  val wr_pos_reg   = RegInit(0.U(unsignedBitLength(burst_unit_num).W))
  val rd_pos_reg   = RegInit(0.U(unsignedBitLength(burst_unit_num).W))
  val rd_pos_next = WireDefault(0.U(unsignedBitLength(burst_unit_num).W)) // used for sync-mem

  val pre_valid_vec = Wire(Vec(depth,Bool()))
  for (i <- 0 until depth) pre_valid_vec(i) := info_buf_reg(i).pre_valid
  val buf_full = pre_valid_vec.reduceTree(_&_) // now buffer is full

  io.in.tready := !buf_full
  val pack_counter = RegInit(0.U(32.W))
  val err_counter = RegInit(0.U(32.W))
  val wrong_chksum_counter = RegInit(0.U(32.W))

  io.c2h_pack_counter := pack_counter
  io.c2h_err_counter := err_counter + wrong_chksum_counter

  val is_overflowed = RegInit(false.B)
  // ATTENTION: because we drop packet on CMAC's out fifo if tx is so fast,
  // the overflow handling function here is used only when the tx sends over-sized packets deliberately.

  // verify the checksum
  val mid_ip_chksum = Wire(UInt(32.W))
  mid_ip_chksum := chksum_cal(io.in.rx_info.ip_chksum)
  val mid_tcp_chksum = Wire(UInt(32.W))
  mid_tcp_chksum := chksum_cal(io.in.rx_info.tcp_chksum)

  val end_ip_chksum  = Wire(UInt(16.W))
  end_ip_chksum := ~chksum_cal(mid_ip_chksum)(15,0)
  val end_tcp_chksum = Wire(UInt(16.W))
  end_tcp_chksum := ~chksum_cal(mid_tcp_chksum)(15,0)
  // write part of ring buffer
  when (io.reset_counter){ // if the counter need to be reset, then reset the register
    pack_counter := 0.U
    err_counter := 0.U
  }
  .elsewhen (in_shake_hand) {
    when (io.in.tlast) { // count the total num of the rx packet (calculated by tlast)
      pack_counter := pack_counter + 1.U
    }
    when (info_buf_reg(wr_index_reg).burst === burst_size.U){ // overflow condition

      when (!io.in.tlast) {
        is_overflowed := true.B
        // if overflow in tlast beat, then we shouldn't set this register,
        // otherwise the next burst will be lost;
        // the overflow counter will +1 to save this information correctly.
      }
        .otherwise{
          wr_pos_reg := wr_index_reg << log2Ceil(burst_size).U
          // rewrite the same wr unit
        }
      err_counter := err_counter + 1.U // count overflow packet num
      info_buf_reg(wr_index_reg) := 0.U.asTypeOf(new BufferInfo)

    }.elsewhen (io.in.tlast && io.in.tuser) {
      // packet is invalid by CMAC
      err_counter := err_counter + 1.U
      wr_pos_reg := wr_index_reg << log2Ceil(burst_size).U
      info_buf_reg(wr_index_reg) := 0.U.asTypeOf(new BufferInfo)
    }.elsewhen(io.in.tvalid){
      // normal condition (overflow just not started in this beat)
      when (!is_overflowed){
        // normal transmission process
        when (!info_buf_reg(wr_index_reg).used) { //ready to receive this package; first burst
          info_buf_reg(wr_index_reg).used := true.B
          info_buf_reg(wr_index_reg).pkt_type := Cat((change_order_16(io.in.tdata(111,96)) === "h_0800".U) & (io.in.tdata(191,184) === 6.U), //TCP
                                                      change_order_16(io.in.tdata(111,96)) === "h_0800".U) // IPV4
          info_buf_reg(wr_index_reg).chksum_offload := io.in.extern_config.op(6)
        }
        data_buf_reg(wr_pos_reg) := io.in.tdata
        info_buf_reg(wr_index_reg).burst := info_buf_reg(wr_index_reg).burst + 1.U
        when (io.in.tlast) {
          info_buf_reg(wr_index_reg).pre_valid := true.B
          when (info_buf_reg(wr_index_reg).burst =/= 0.U) {
            info_buf_reg(wr_index_reg).valid := true.B
          }
          // we use the information given by tlast beat as packet's final information
          info_buf_reg(wr_index_reg).ip_chksum := end_ip_chksum
          info_buf_reg(wr_index_reg).tcp_chksum := end_tcp_chksum
          info_buf_reg(wr_index_reg).len := io.in.rx_info.tlen
          info_buf_reg(wr_index_reg).qid := io.in.rx_info.qid
          wr_index_reg := index_inc(wr_index_reg)
          wr_pos_reg := index_inc(wr_index_reg) << log2Ceil(burst_size).U
        }.otherwise{
          wr_pos_reg := wr_pos_reg + 1.U
        }
      }.elsewhen (io.in.tlast) {
        // the overflow packet has been thrown, start transmission again
          is_overflowed := false.B
          wr_pos_reg := wr_index_reg << log2Ceil(burst_size).U
      }
    }
  }

  // read part of ring buffer

  val out_shake_hand = io.out.tready & info_buf_reg(rd_index_reg).valid // we finished shake hand in current beat
// check if chksum is OK
  def chksum_pass: Bool = {
      !info_buf_reg(rd_index_reg).chksum_offload || // not offload
    ((!info_buf_reg(rd_index_reg).pkt_type(0) || info_buf_reg(rd_index_reg).ip_chksum  === 0.U) && // ip
     (!info_buf_reg(rd_index_reg).pkt_type(1) || info_buf_reg(rd_index_reg).tcp_chksum === 0.U)) // tcp
  }

  io.out_qid    := info_buf_reg(rd_index_reg).qid
  io.out_tlen   := info_buf_reg(rd_index_reg).len
  io.out.tuser  := 0.U // unused
  io.out.tlast  := info_buf_reg(rd_index_reg).valid & (info_buf_reg(rd_index_reg).burst === 1.U)

  // (throw the packets which have invalid checksum(tcp/ip) and count)
  io.out.tvalid := info_buf_reg(rd_index_reg).valid & chksum_pass
  wrong_chksum_counter := Mux(io.reset_counter,0.U,wrong_chksum_counter + (io.out.tready & io.out.tlast & !chksum_pass))

  // if we shake hand in current beat, then in next beat we would read next data;
  // otherwise in next beat we read current data
  io.out.tdata  := data_buf_reg(Mux(out_shake_hand, rd_pos_next, rd_pos_reg))

  when (out_shake_hand){
      // data_buf_reg(rd_pos_reg) := 0.U
      rd_pos_reg := rd_pos_next
      // the last beat
      when (info_buf_reg(rd_index_reg).burst === 1.U) {
        info_buf_reg(rd_index_reg) := 0.U.asTypeOf(new BufferInfo)
        rd_index_reg := index_inc(rd_index_reg)
      }.otherwise{
        info_buf_reg(rd_index_reg).burst := info_buf_reg(rd_index_reg).burst - 1.U
      }
  }

  // combination logic
  when (info_buf_reg(rd_index_reg).burst === 1.U) {
    rd_pos_next := index_inc(rd_index_reg) << log2Ceil(burst_size).U
  }.otherwise{
    rd_pos_next := rd_pos_reg + 1.U
  }

  // pre_valid -> valid
  for (i <- 0 until depth) {
    when(info_buf_reg(i).pre_valid && !info_buf_reg(i).valid){
      info_buf_reg(i).valid := true.B
    }
  }
}
