
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c808  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0006f13c  0800cad8  0800cad8  0000dad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0807bc14  0807bc14  0007cc14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0807bc18  0807bc18  0007cc18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000014  24000000  0807bc1c  0007d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000470  24000014  0807bc30  0007d014  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000484  0807bc30  0007d484  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0007d014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f2bf  00000000  00000000  0007d042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000038a4  00000000  00000000  0009c301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001848  00000000  00000000  0009fba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000012b5  00000000  00000000  000a13f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003760f  00000000  00000000  000a26a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001f4fc  00000000  00000000  000d9cb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00169664  00000000  00000000  000f91b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00262814  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000681c  00000000  00000000  00262858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000069  00000000  00000000  00269074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000014 	.word	0x24000014
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800cac0 	.word	0x0800cac0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000018 	.word	0x24000018
 800030c:	0800cac0 	.word	0x0800cac0

08000310 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	@ 0x28
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2224      	movs	r2, #36	@ 0x24
 800031a:	2100      	movs	r1, #0
 800031c:	4618      	mov	r0, r3
 800031e:	f00c fb95 	bl	800ca4c <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000322:	4b3e      	ldr	r3, [pc, #248]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000324:	4a3e      	ldr	r2, [pc, #248]	@ (8000420 <MX_ADC3_Init+0x110>)
 8000326:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000328:	4b3c      	ldr	r3, [pc, #240]	@ (800041c <MX_ADC3_Init+0x10c>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800032e:	4b3b      	ldr	r3, [pc, #236]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000330:	2208      	movs	r2, #8
 8000332:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000334:	4b39      	ldr	r3, [pc, #228]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800033a:	4b38      	ldr	r3, [pc, #224]	@ (800041c <MX_ADC3_Init+0x10c>)
 800033c:	2201      	movs	r2, #1
 800033e:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000340:	4b36      	ldr	r3, [pc, #216]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000342:	2208      	movs	r2, #8
 8000344:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000346:	4b35      	ldr	r3, [pc, #212]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000348:	2200      	movs	r2, #0
 800034a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800034c:	4b33      	ldr	r3, [pc, #204]	@ (800041c <MX_ADC3_Init+0x10c>)
 800034e:	2201      	movs	r2, #1
 8000350:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 8000352:	4b32      	ldr	r3, [pc, #200]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000354:	2203      	movs	r2, #3
 8000356:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000358:	4b30      	ldr	r3, [pc, #192]	@ (800041c <MX_ADC3_Init+0x10c>)
 800035a:	2200      	movs	r2, #0
 800035c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000360:	4b2e      	ldr	r3, [pc, #184]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000362:	2200      	movs	r2, #0
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000366:	4b2d      	ldr	r3, [pc, #180]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000368:	2200      	movs	r2, #0
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800036c:	4b2b      	ldr	r3, [pc, #172]	@ (800041c <MX_ADC3_Init+0x10c>)
 800036e:	2201      	movs	r2, #1
 8000370:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000374:	4b29      	ldr	r3, [pc, #164]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000376:	2200      	movs	r2, #0
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800037a:	4b28      	ldr	r3, [pc, #160]	@ (800041c <MX_ADC3_Init+0x10c>)
 800037c:	2203      	movs	r2, #3
 800037e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000380:	4b26      	ldr	r3, [pc, #152]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000382:	2200      	movs	r2, #0
 8000384:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000386:	4b25      	ldr	r3, [pc, #148]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000388:	2200      	movs	r2, #0
 800038a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800038c:	4b23      	ldr	r3, [pc, #140]	@ (800041c <MX_ADC3_Init+0x10c>)
 800038e:	2200      	movs	r2, #0
 8000390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000394:	4b21      	ldr	r3, [pc, #132]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000396:	2200      	movs	r2, #0
 8000398:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800039a:	4820      	ldr	r0, [pc, #128]	@ (800041c <MX_ADC3_Init+0x10c>)
 800039c:	f002 f87e 	bl	800249c <HAL_ADC_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 80003a6:	f001 f86f 	bl	8001488 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003aa:	2301      	movs	r3, #1
 80003ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ae:	2306      	movs	r3, #6
 80003b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 80003b2:	2305      	movs	r3, #5
 80003b4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003b6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80003ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003bc:	2304      	movs	r3, #4
 80003be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	4619      	mov	r1, r3
 80003cc:	4813      	ldr	r0, [pc, #76]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ce:	f002 fe03 	bl	8002fd8 <HAL_ADC_ConfigChannel>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 80003d8:	f001 f856 	bl	8001488 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_ADC3_Init+0x114>)
 80003de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003e0:	230c      	movs	r3, #12
 80003e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4619      	mov	r1, r3
 80003e8:	480c      	ldr	r0, [pc, #48]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ea:	f002 fdf5 	bl	8002fd8 <HAL_ADC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 80003f4:	f001 f848 	bl	8001488 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_ADC3_Init+0x118>)
 80003fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80003fc:	2312      	movs	r3, #18
 80003fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	4619      	mov	r1, r3
 8000404:	4805      	ldr	r0, [pc, #20]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000406:	f002 fde7 	bl	8002fd8 <HAL_ADC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 8000410:	f001 f83a 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000414:	bf00      	nop
 8000416:	3728      	adds	r7, #40	@ 0x28
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	24000030 	.word	0x24000030
 8000420:	58026000 	.word	0x58026000
 8000424:	19200040 	.word	0x19200040
 8000428:	1d500080 	.word	0x1d500080

0800042c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b0ba      	sub	sp, #232	@ 0xe8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000434:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
 8000442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000444:	f107 0318 	add.w	r3, r7, #24
 8000448:	22b8      	movs	r2, #184	@ 0xb8
 800044a:	2100      	movs	r1, #0
 800044c:	4618      	mov	r0, r3
 800044e:	f00c fafd 	bl	800ca4c <memset>
  if(adcHandle->Instance==ADC3)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a53      	ldr	r2, [pc, #332]	@ (80005a4 <HAL_ADC_MspInit+0x178>)
 8000458:	4293      	cmp	r3, r2
 800045a:	f040 809e 	bne.w	800059a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800045e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000462:	f04f 0300 	mov.w	r3, #0
 8000466:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800046a:	2304      	movs	r3, #4
 800046c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800046e:	230c      	movs	r3, #12
 8000470:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000472:	2302      	movs	r3, #2
 8000474:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000476:	2302      	movs	r3, #2
 8000478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800047a:	2302      	movs	r3, #2
 800047c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800047e:	23c0      	movs	r3, #192	@ 0xc0
 8000480:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000482:	2300      	movs	r3, #0
 8000484:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800048a:	2300      	movs	r3, #0
 800048c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000490:	f107 0318 	add.w	r3, r7, #24
 8000494:	4618      	mov	r0, r3
 8000496:	f009 f9bb 	bl	8009810 <HAL_RCCEx_PeriphCLKConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80004a0:	f000 fff2 	bl	8001488 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80004a4:	4b40      	ldr	r3, [pc, #256]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004aa:	4a3f      	ldr	r2, [pc, #252]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004b4:	4b3c      	ldr	r3, [pc, #240]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80004c2:	4b39      	ldr	r3, [pc, #228]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004c8:	4a37      	ldr	r2, [pc, #220]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ca:	f043 0320 	orr.w	r3, r3, #32
 80004ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004d2:	4b35      	ldr	r3, [pc, #212]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004d8:	f003 0320 	and.w	r3, r3, #32
 80004dc:	613b      	str	r3, [r7, #16]
 80004de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e0:	4b31      	ldr	r3, [pc, #196]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004e6:	4a30      	ldr	r2, [pc, #192]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004f0:	4b2d      	ldr	r3, [pc, #180]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004f6:	f003 0304 	and.w	r3, r3, #4
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80004fe:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000506:	2303      	movs	r3, #3
 8000508:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000512:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000516:	4619      	mov	r1, r3
 8000518:	4824      	ldr	r0, [pc, #144]	@ (80005ac <HAL_ADC_MspInit+0x180>)
 800051a:	f007 fd8b 	bl	8008034 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800051e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000522:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000526:	f001 fc2d 	bl	8001d84 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 800052a:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800052c:	4a21      	ldr	r2, [pc, #132]	@ (80005b4 <HAL_ADC_MspInit+0x188>)
 800052e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000530:	4b1f      	ldr	r3, [pc, #124]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000532:	2273      	movs	r2, #115	@ 0x73
 8000534:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000536:	4b1e      	ldr	r3, [pc, #120]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800053c:	4b1c      	ldr	r3, [pc, #112]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000548:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800054a:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800054c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000550:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000552:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000558:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800055a:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800055c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000560:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000562:	4b13      	ldr	r3, [pc, #76]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000564:	2200      	movs	r2, #0
 8000566:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000568:	4b11      	ldr	r3, [pc, #68]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800056a:	2200      	movs	r2, #0
 800056c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800056e:	4810      	ldr	r0, [pc, #64]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000570:	f003 ff7e 	bl	8004470 <HAL_DMA_Init>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800057a:	f000 ff85 	bl	8001488 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a0b      	ldr	r2, [pc, #44]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000582:	659a      	str	r2, [r3, #88]	@ 0x58
 8000584:	4a0a      	ldr	r2, [pc, #40]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	2105      	movs	r1, #5
 800058e:	207f      	movs	r0, #127	@ 0x7f
 8000590:	f003 fec1 	bl	8004316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000594:	207f      	movs	r0, #127	@ 0x7f
 8000596:	f003 fed8 	bl	800434a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800059a:	bf00      	nop
 800059c:	37e8      	adds	r7, #232	@ 0xe8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	58026000 	.word	0x58026000
 80005a8:	58024400 	.word	0x58024400
 80005ac:	58021400 	.word	0x58021400
 80005b0:	240000a0 	.word	0x240000a0
 80005b4:	40020010 	.word	0x40020010

080005b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	4b11      	ldr	r3, [pc, #68]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80005ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2105      	movs	r1, #5
 80005e0:	200b      	movs	r0, #11
 80005e2:	f003 fe98 	bl	8004316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80005e6:	200b      	movs	r0, #11
 80005e8:	f003 feaf 	bl	800434a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2100      	movs	r1, #0
 80005f0:	200c      	movs	r0, #12
 80005f2:	f003 fe90 	bl	8004316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005f6:	200c      	movs	r0, #12
 80005f8:	f003 fea7 	bl	800434a <HAL_NVIC_EnableIRQ>

}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	58024400 	.word	0x58024400

08000608 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800060c:	4b2f      	ldr	r3, [pc, #188]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800060e:	4a30      	ldr	r2, [pc, #192]	@ (80006d0 <MX_FDCAN1_Init+0xc8>)
 8000610:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000612:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000618:	4b2c      	ldr	r3, [pc, #176]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800061e:	4b2b      	ldr	r3, [pc, #172]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000620:	2201      	movs	r2, #1
 8000622:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000624:	4b29      	ldr	r3, [pc, #164]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000626:	2200      	movs	r2, #0
 8000628:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800062a:	4b28      	ldr	r3, [pc, #160]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800062c:	2200      	movs	r2, #0
 800062e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 8000630:	4b26      	ldr	r3, [pc, #152]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000636:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000638:	2202      	movs	r2, #2
 800063a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800063c:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800063e:	220d      	movs	r2, #13
 8000640:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000642:	4b22      	ldr	r3, [pc, #136]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000644:	2202      	movs	r2, #2
 8000646:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 12;
 8000648:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800064a:	220c      	movs	r2, #12
 800064c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800064e:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000650:	2201      	movs	r2, #1
 8000652:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000654:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000656:	220d      	movs	r2, #13
 8000658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800065a:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800065c:	2202      	movs	r2, #2
 800065e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 1280;
 8000660:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000662:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000666:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800066a:	2201      	movs	r2, #1
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 3;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000676:	2203      	movs	r2, #3
 8000678:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800067c:	2204      	movs	r2, #4
 800067e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 3;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000682:	2203      	movs	r2, #3
 8000684:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000686:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000688:	2204      	movs	r2, #4
 800068a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 3;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800068e:	2203      	movs	r2, #3
 8000690:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000694:	2204      	movs	r2, #4
 8000696:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 3;
 8000698:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800069a:	2203      	movs	r2, #3
 800069c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 3;
 800069e:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006a0:	2203      	movs	r2, #3
 80006a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 3;
 80006a4:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006a6:	2203      	movs	r2, #3
 80006a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80006aa:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006b2:	2204      	movs	r2, #4
 80006b4:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006b8:	f006 facc 	bl	8006c54 <HAL_FDCAN_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80006c2:	f000 fee1 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	24000118 	.word	0x24000118
 80006d0:	4000a000 	.word	0x4000a000

080006d4 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80006d8:	4b2f      	ldr	r3, [pc, #188]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006da:	4a30      	ldr	r2, [pc, #192]	@ (800079c <MX_FDCAN2_Init+0xc8>)
 80006dc:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006de:	4b2e      	ldr	r3, [pc, #184]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80006e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80006f0:	4b29      	ldr	r3, [pc, #164]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80006f6:	4b28      	ldr	r3, [pc, #160]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 80006fc:	4b26      	ldr	r3, [pc, #152]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006fe:	220c      	movs	r2, #12
 8000700:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 8000702:	4b25      	ldr	r3, [pc, #148]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000704:	2202      	movs	r2, #2
 8000706:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000708:	4b23      	ldr	r3, [pc, #140]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800070a:	220d      	movs	r2, #13
 800070c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800070e:	4b22      	ldr	r3, [pc, #136]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000710:	2202      	movs	r2, #2
 8000712:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 12;
 8000714:	4b20      	ldr	r3, [pc, #128]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000716:	220c      	movs	r2, #12
 8000718:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800071a:	4b1f      	ldr	r3, [pc, #124]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800071c:	2201      	movs	r2, #1
 800071e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000720:	4b1d      	ldr	r3, [pc, #116]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000722:	220d      	movs	r2, #13
 8000724:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000726:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000728:	2202      	movs	r2, #2
 800072a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1280;
 800072c:	4b1a      	ldr	r3, [pc, #104]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800072e:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000732:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000734:	4b18      	ldr	r3, [pc, #96]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000736:	2201      	movs	r2, #1
 8000738:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 800073a:	4b17      	ldr	r3, [pc, #92]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 3;
 8000740:	4b15      	ldr	r3, [pc, #84]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000742:	2203      	movs	r2, #3
 8000744:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000746:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000748:	2204      	movs	r2, #4
 800074a:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 3;
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800074e:	2203      	movs	r2, #3
 8000750:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000752:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000754:	2204      	movs	r2, #4
 8000756:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 8000758:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800075a:	2203      	movs	r2, #3
 800075c:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000760:	2204      	movs	r2, #4
 8000762:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 3;
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000766:	2203      	movs	r2, #3
 8000768:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 3;
 800076a:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800076c:	2203      	movs	r2, #3
 800076e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 3;
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000772:	2203      	movs	r2, #3
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000776:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000778:	2200      	movs	r2, #0
 800077a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800077e:	2204      	movs	r2, #4
 8000780:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000784:	f006 fa66 	bl	8006c54 <HAL_FDCAN_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800078e:	f000 fe7b 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	240001b8 	.word	0x240001b8
 800079c:	4000a400 	.word	0x4000a400

080007a0 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0ba      	sub	sp, #232	@ 0xe8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007b8:	f107 0318 	add.w	r3, r7, #24
 80007bc:	22b8      	movs	r2, #184	@ 0xb8
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f00c f943 	bl	800ca4c <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a73      	ldr	r2, [pc, #460]	@ (8000998 <HAL_FDCAN_MspInit+0x1f8>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d16d      	bne.n	80008ac <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80007d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007d4:	f04f 0300 	mov.w	r3, #0
 80007d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80007dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80007e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007e4:	f107 0318 	add.w	r3, r7, #24
 80007e8:	4618      	mov	r0, r3
 80007ea:	f009 f811 	bl	8009810 <HAL_RCCEx_PeriphCLKConfig>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80007f4:	f000 fe48 	bl	8001488 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80007f8:	4b68      	ldr	r3, [pc, #416]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a67      	ldr	r2, [pc, #412]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 8000800:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000802:	4b66      	ldr	r3, [pc, #408]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d10e      	bne.n	8000828 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800080a:	4b65      	ldr	r3, [pc, #404]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800080c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000810:	4a63      	ldr	r2, [pc, #396]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000816:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800081a:	4b61      	ldr	r3, [pc, #388]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800081c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000824:	617b      	str	r3, [r7, #20]
 8000826:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000828:	4b5d      	ldr	r3, [pc, #372]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800082a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082e:	4a5c      	ldr	r2, [pc, #368]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000830:	f043 0308 	orr.w	r3, r3, #8
 8000834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000838:	4b59      	ldr	r3, [pc, #356]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800083a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000846:	2301      	movs	r3, #1
 8000848:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084c:	2302      	movs	r3, #2
 800084e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000852:	2301      	movs	r3, #1
 8000854:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800085e:	2309      	movs	r3, #9
 8000860:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000864:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000868:	4619      	mov	r1, r3
 800086a:	484e      	ldr	r0, [pc, #312]	@ (80009a4 <HAL_FDCAN_MspInit+0x204>)
 800086c:	f007 fbe2 	bl	8008034 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000870:	2302      	movs	r3, #2
 8000872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000876:	2302      	movs	r3, #2
 8000878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000888:	2309      	movs	r3, #9
 800088a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800088e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000892:	4619      	mov	r1, r3
 8000894:	4843      	ldr	r0, [pc, #268]	@ (80009a4 <HAL_FDCAN_MspInit+0x204>)
 8000896:	f007 fbcd 	bl	8008034 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 2, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2102      	movs	r1, #2
 800089e:	2013      	movs	r0, #19
 80008a0:	f003 fd39 	bl	8004316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80008a4:	2013      	movs	r0, #19
 80008a6:	f003 fd50 	bl	800434a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80008aa:	e071      	b.n	8000990 <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a3d      	ldr	r2, [pc, #244]	@ (80009a8 <HAL_FDCAN_MspInit+0x208>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d16c      	bne.n	8000990 <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80008b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80008ba:	f04f 0300 	mov.w	r3, #0
 80008be:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80008c2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ca:	f107 0318 	add.w	r3, r7, #24
 80008ce:	4618      	mov	r0, r3
 80008d0:	f008 ff9e 	bl	8009810 <HAL_RCCEx_PeriphCLKConfig>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 80008da:	f000 fdd5 	bl	8001488 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80008de:	4b2f      	ldr	r3, [pc, #188]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	3301      	adds	r3, #1
 80008e4:	4a2d      	ldr	r2, [pc, #180]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008e6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80008e8:	4b2c      	ldr	r3, [pc, #176]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d10e      	bne.n	800090e <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80008f0:	4b2b      	ldr	r3, [pc, #172]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 80008f2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008f6:	4a2a      	ldr	r2, [pc, #168]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 80008f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008fc:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000900:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000902:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000914:	4a22      	ldr	r2, [pc, #136]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000916:	f043 0302 	orr.w	r3, r3, #2
 800091a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800091e:	4b20      	ldr	r3, [pc, #128]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000924:	f003 0302 	and.w	r3, r3, #2
 8000928:	60bb      	str	r3, [r7, #8]
 800092a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800092c:	2320      	movs	r3, #32
 800092e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000932:	2302      	movs	r3, #2
 8000934:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000938:	2301      	movs	r3, #1
 800093a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093e:	2300      	movs	r3, #0
 8000940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000944:	2309      	movs	r3, #9
 8000946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800094e:	4619      	mov	r1, r3
 8000950:	4816      	ldr	r0, [pc, #88]	@ (80009ac <HAL_FDCAN_MspInit+0x20c>)
 8000952:	f007 fb6f 	bl	8008034 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000956:	2340      	movs	r3, #64	@ 0x40
 8000958:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800096e:	2309      	movs	r3, #9
 8000970:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000974:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000978:	4619      	mov	r1, r3
 800097a:	480c      	ldr	r0, [pc, #48]	@ (80009ac <HAL_FDCAN_MspInit+0x20c>)
 800097c:	f007 fb5a 	bl	8008034 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 3, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2103      	movs	r1, #3
 8000984:	2014      	movs	r0, #20
 8000986:	f003 fcc6 	bl	8004316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800098a:	2014      	movs	r0, #20
 800098c:	f003 fcdd 	bl	800434a <HAL_NVIC_EnableIRQ>
}
 8000990:	bf00      	nop
 8000992:	37e8      	adds	r7, #232	@ 0xe8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	4000a000 	.word	0x4000a000
 800099c:	24000258 	.word	0x24000258
 80009a0:	58024400 	.word	0x58024400
 80009a4:	58020c00 	.word	0x58020c00
 80009a8:	4000a400 	.word	0x4000a400
 80009ac:	58020400 	.word	0x58020400

080009b0 <FDCAN1_Rx_Handler>:
uint8_t RxData1[8];
FDCAN_RxHeaderTypeDef RxHeader2;
uint8_t RxData2[8];

// Drive-Critical CAN
void FDCAN1_Rx_Handler(void) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
	uint16_t msg_id = RxHeader1.Identifier;
 80009b6:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <FDCAN1_Rx_Handler+0x24>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	80fb      	strh	r3, [r7, #6]

	switch(msg_id) {
 80009bc:	88fb      	ldrh	r3, [r7, #6]
 80009be:	f240 62b3 	movw	r2, #1715	@ 0x6b3
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d102      	bne.n	80009cc <FDCAN1_Rx_Handler+0x1c>
	case BMS_PRCHG_RX_ID:
		processPrechargeResponse();
 80009c6:	f000 ff47 	bl	8001858 <processPrechargeResponse>
		break;
 80009ca:	bf00      	nop
	}

	// case: Crash Switch/E-Stop = Inverter Voltage dropped below threshold (?)
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	2400025c 	.word	0x2400025c

080009d8 <FDCAN2_Rx_Handler>:

// DAQ CAN
void FDCAN2_Rx_Handler(void) {
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08c      	sub	sp, #48	@ 0x30
 80009ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ee:	f107 031c 	add.w	r3, r7, #28
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	605a      	str	r2, [r3, #4]
 80009f8:	609a      	str	r2, [r3, #8]
 80009fa:	60da      	str	r2, [r3, #12]
 80009fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009fe:	4b45      	ldr	r3, [pc, #276]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a04:	4a43      	ldr	r2, [pc, #268]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a06:	f043 0320 	orr.w	r3, r3, #32
 8000a0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a0e:	4b41      	ldr	r3, [pc, #260]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a14:	f003 0320 	and.w	r3, r3, #32
 8000a18:	61bb      	str	r3, [r7, #24]
 8000a1a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a22:	4a3c      	ldr	r2, [pc, #240]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a2c:	4b39      	ldr	r3, [pc, #228]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a36:	617b      	str	r3, [r7, #20]
 8000a38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	4b36      	ldr	r3, [pc, #216]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a40:	4a34      	ldr	r2, [pc, #208]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a42:	f043 0304 	orr.w	r3, r3, #4
 8000a46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a4a:	4b32      	ldr	r3, [pc, #200]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a50:	f003 0304 	and.w	r3, r3, #4
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a58:	4b2e      	ldr	r3, [pc, #184]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a60:	f043 0310 	orr.w	r3, r3, #16
 8000a64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a68:	4b2a      	ldr	r3, [pc, #168]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6e:	f003 0310 	and.w	r3, r3, #16
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	4b27      	ldr	r3, [pc, #156]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7c:	4a25      	ldr	r2, [pc, #148]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a7e:	f043 0302 	orr.w	r3, r3, #2
 8000a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a86:	4b23      	ldr	r3, [pc, #140]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8c:	f003 0302 	and.w	r3, r3, #2
 8000a90:	60bb      	str	r3, [r7, #8]
 8000a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a94:	4b1f      	ldr	r3, [pc, #124]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a9c:	f043 0308 	orr.w	r3, r3, #8
 8000aa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aaa:	f003 0308 	and.w	r3, r3, #8
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PRCHG_BTN_Pin RTD_BTN_Pin */
  GPIO_InitStruct.Pin = PRCHG_BTN_Pin|RTD_BTN_Pin;
 8000ab2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ab8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4813      	ldr	r0, [pc, #76]	@ (8000b18 <MX_GPIO_Init+0x130>)
 8000aca:	f007 fab3 	bl	8008034 <HAL_GPIO_Init>

  /*Configure GPIO pins : BMS_FAULT_Pin IMD_FAULT_Pin BSPD_FAULT_Pin */
  GPIO_InitStruct.Pin = BMS_FAULT_Pin|IMD_FAULT_Pin|BSPD_FAULT_Pin;
 8000ace:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <MX_GPIO_Init+0x134>)
 8000ae6:	f007 faa5 	bl	8008034 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	2101      	movs	r1, #1
 8000aee:	2017      	movs	r0, #23
 8000af0:	f003 fc11 	bl	8004316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000af4:	2017      	movs	r0, #23
 8000af6:	f003 fc28 	bl	800434a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2101      	movs	r1, #1
 8000afe:	2028      	movs	r0, #40	@ 0x28
 8000b00:	f003 fc09 	bl	8004316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b04:	2028      	movs	r0, #40	@ 0x28
 8000b06:	f003 fc20 	bl	800434a <HAL_NVIC_EnableIRQ>

}
 8000b0a:	bf00      	nop
 8000b0c:	3730      	adds	r7, #48	@ 0x30
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	58024400 	.word	0x58024400
 8000b18:	58021400 	.word	0x58021400
 8000b1c:	58021000 	.word	0x58021000

08000b20 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000b24:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b26:	4a16      	ldr	r2, [pc, #88]	@ (8000b80 <MX_I2S2_Init+0x60>)
 8000b28:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000b30:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b44:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000b48:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	621a      	str	r2, [r3, #32]
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b6a:	f007 fc3d 	bl	80083e8 <HAL_I2S_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_I2S2_Init+0x58>
  {
    Error_Handler();
 8000b74:	f000 fc88 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	240002bc 	.word	0x240002bc
 8000b80:	40003800 	.word	0x40003800

08000b84 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0ba      	sub	sp, #232	@ 0xe8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b9c:	f107 0318 	add.w	r3, r7, #24
 8000ba0:	22b8      	movs	r2, #184	@ 0xb8
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f00b ff51 	bl	800ca4c <memset>
  if(i2sHandle->Instance==SPI2)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a55      	ldr	r2, [pc, #340]	@ (8000d04 <HAL_I2S_MspInit+0x180>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	f040 80a3 	bne.w	8000cfc <HAL_I2S_MspInit+0x178>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000bb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc6:	f107 0318 	add.w	r3, r7, #24
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f008 fe20 	bl	8009810 <HAL_RCCEx_PeriphCLKConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <HAL_I2S_MspInit+0x56>
    {
      Error_Handler();
 8000bd6:	f000 fc57 	bl	8001488 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bda:	4b4b      	ldr	r3, [pc, #300]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000be0:	4a49      	ldr	r2, [pc, #292]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000be6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bea:	4b47      	ldr	r3, [pc, #284]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf8:	4b43      	ldr	r3, [pc, #268]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfe:	4a42      	ldr	r2, [pc, #264]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c00:	f043 0304 	orr.w	r3, r3, #4
 8000c04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c08:	4b3f      	ldr	r3, [pc, #252]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	f003 0304 	and.w	r3, r3, #4
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4b3c      	ldr	r3, [pc, #240]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1c:	4a3a      	ldr	r2, [pc, #232]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c26:	4b38      	ldr	r3, [pc, #224]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC1     ------> I2S2_SDO
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c34:	2302      	movs	r3, #2
 8000c36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c4c:	2305      	movs	r3, #5
 8000c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c56:	4619      	mov	r1, r3
 8000c58:	482c      	ldr	r0, [pc, #176]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000c5a:	f007 f9eb 	bl	8008034 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000c5e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c78:	2305      	movs	r3, #5
 8000c7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c82:	4619      	mov	r1, r3
 8000c84:	4822      	ldr	r0, [pc, #136]	@ (8000d10 <HAL_I2S_MspInit+0x18c>)
 8000c86:	f007 f9d5 	bl	8008034 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8000c8a:	4b22      	ldr	r3, [pc, #136]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c8c:	4a22      	ldr	r2, [pc, #136]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000c8e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000c90:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c92:	2228      	movs	r2, #40	@ 0x28
 8000c94:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c96:	4b1f      	ldr	r3, [pc, #124]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c98:	2240      	movs	r2, #64	@ 0x40
 8000c9a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000ca4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ca8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000cb0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cb8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000cba:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000cc0:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cc2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000cc6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000cc8:	4b12      	ldr	r3, [pc, #72]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cca:	2204      	movs	r2, #4
 8000ccc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000cce:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000ce0:	480c      	ldr	r0, [pc, #48]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000ce2:	f003 fbc5 	bl	8004470 <HAL_DMA_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <HAL_I2S_MspInit+0x16c>
    {
      Error_Handler();
 8000cec:	f000 fbcc 	bl	8001488 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a08      	ldr	r2, [pc, #32]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cf4:	645a      	str	r2, [r3, #68]	@ 0x44
 8000cf6:	4a07      	ldr	r2, [pc, #28]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	37e8      	adds	r7, #232	@ 0xe8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40003800 	.word	0x40003800
 8000d08:	58024400 	.word	0x58024400
 8000d0c:	58020800 	.word	0x58020800
 8000d10:	58020400 	.word	0x58020400
 8000d14:	24000310 	.word	0x24000310
 8000d18:	40020028 	.word	0x40020028

08000d1c <HAL_I2S_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	if (hi2s->Instance == SPI2 && !waveFinished) {
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a1d      	ldr	r2, [pc, #116]	@ (8000da0 <HAL_I2S_TxCpltCallback+0x84>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d134      	bne.n	8000d98 <HAL_I2S_TxCpltCallback+0x7c>
 8000d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000da4 <HAL_I2S_TxCpltCallback+0x88>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d130      	bne.n	8000d98 <HAL_I2S_TxCpltCallback+0x7c>
		// finished one chunk
		if (wavPos < halfwordCount) {
 8000d36:	4b1c      	ldr	r3, [pc, #112]	@ (8000da8 <HAL_I2S_TxCpltCallback+0x8c>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dac <HAL_I2S_TxCpltCallback+0x90>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d224      	bcs.n	8000d8c <HAL_I2S_TxCpltCallback+0x70>
			// Start the next chunk
			uint32_t remain = halfwordCount - wavPos;
 8000d42:	4b1a      	ldr	r3, [pc, #104]	@ (8000dac <HAL_I2S_TxCpltCallback+0x90>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <HAL_I2S_TxCpltCallback+0x8c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	617b      	str	r3, [r7, #20]
			uint16_t thisChunk =
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d802      	bhi.n	8000d5e <HAL_I2S_TxCpltCallback+0x42>
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	e001      	b.n	8000d62 <HAL_I2S_TxCpltCallback+0x46>
 8000d5e:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000d62:	827b      	strh	r3, [r7, #18]
					(remain > CHUNK_SIZE_HALFWORDS) ?
					CHUNK_SIZE_HALFWORDS :
														(uint16_t) remain;
			const uint16_t *chunkPtr = wavePCM + wavPos;
 8000d64:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <HAL_I2S_TxCpltCallback+0x94>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <HAL_I2S_TxCpltCallback+0x8c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	4413      	add	r3, r2
 8000d70:	60fb      	str	r3, [r7, #12]
			wavPos += thisChunk;
 8000d72:	8a7a      	ldrh	r2, [r7, #18]
 8000d74:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <HAL_I2S_TxCpltCallback+0x8c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4413      	add	r3, r2
 8000d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8000da8 <HAL_I2S_TxCpltCallback+0x8c>)
 8000d7c:	6013      	str	r3, [r2, #0]

			HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) chunkPtr, thisChunk);
 8000d7e:	8a7b      	ldrh	r3, [r7, #18]
 8000d80:	461a      	mov	r2, r3
 8000d82:	68f9      	ldr	r1, [r7, #12]
 8000d84:	480b      	ldr	r0, [pc, #44]	@ (8000db4 <HAL_I2S_TxCpltCallback+0x98>)
 8000d86:	f007 fc5f 	bl	8008648 <HAL_I2S_Transmit_DMA>
			// entire wave is done
			waveFinished = 1;
			ready_to_drive = true;
		}
	}
}
 8000d8a:	e005      	b.n	8000d98 <HAL_I2S_TxCpltCallback+0x7c>
			waveFinished = 1;
 8000d8c:	4b05      	ldr	r3, [pc, #20]	@ (8000da4 <HAL_I2S_TxCpltCallback+0x88>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
			ready_to_drive = true;
 8000d92:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <HAL_I2S_TxCpltCallback+0x9c>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	701a      	strb	r2, [r3, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	40003800 	.word	0x40003800
 8000da4:	240003ac 	.word	0x240003ac
 8000da8:	240003a0 	.word	0x240003a0
 8000dac:	240003a8 	.word	0x240003a8
 8000db0:	240003a4 	.word	0x240003a4
 8000db4:	240002bc 	.word	0x240002bc
 8000db8:	2400039f 	.word	0x2400039f

08000dbc <playReadyToDriveSound>:

void playReadyToDriveSound() {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
	wavePCM = (const uint16_t*) (&startup_sound[WAV_HEADER_SIZE]);
 8000dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e30 <playReadyToDriveSound+0x74>)
 8000dc4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e34 <playReadyToDriveSound+0x78>)
 8000dc6:	601a      	str	r2, [r3, #0]
	halfwordCount = TOTAL_HALFWORDS;
 8000dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e38 <playReadyToDriveSound+0x7c>)
 8000dca:	3b2c      	subs	r3, #44	@ 0x2c
 8000dcc:	085b      	lsrs	r3, r3, #1
 8000dce:	4a1b      	ldr	r2, [pc, #108]	@ (8000e3c <playReadyToDriveSound+0x80>)
 8000dd0:	6013      	str	r3, [r2, #0]
	wavPos = 0;
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e40 <playReadyToDriveSound+0x84>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
	waveFinished = 0;
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e44 <playReadyToDriveSound+0x88>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	701a      	strb	r2, [r3, #0]

	uint32_t remain = halfwordCount - wavPos;
 8000dde:	4b17      	ldr	r3, [pc, #92]	@ (8000e3c <playReadyToDriveSound+0x80>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	4b17      	ldr	r3, [pc, #92]	@ (8000e40 <playReadyToDriveSound+0x84>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	1ad3      	subs	r3, r2, r3
 8000de8:	60fb      	str	r3, [r7, #12]
	uint16_t thisChunk = (remain > CHUNK_SIZE_HALFWORDS) ? CHUNK_SIZE_HALFWORDS : (uint16_t) remain;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d802      	bhi.n	8000dfa <playReadyToDriveSound+0x3e>
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	e001      	b.n	8000dfe <playReadyToDriveSound+0x42>
 8000dfa:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000dfe:	817b      	strh	r3, [r7, #10]
	const uint16_t *chunkPtr = wavePCM + wavPos;
 8000e00:	4b0b      	ldr	r3, [pc, #44]	@ (8000e30 <playReadyToDriveSound+0x74>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4b0e      	ldr	r3, [pc, #56]	@ (8000e40 <playReadyToDriveSound+0x84>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	4413      	add	r3, r2
 8000e0c:	607b      	str	r3, [r7, #4]
	wavPos += thisChunk;
 8000e0e:	897a      	ldrh	r2, [r7, #10]
 8000e10:	4b0b      	ldr	r3, [pc, #44]	@ (8000e40 <playReadyToDriveSound+0x84>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4413      	add	r3, r2
 8000e16:	4a0a      	ldr	r2, [pc, #40]	@ (8000e40 <playReadyToDriveSound+0x84>)
 8000e18:	6013      	str	r3, [r2, #0]

	HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) chunkPtr, thisChunk);
 8000e1a:	897b      	ldrh	r3, [r7, #10]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	6879      	ldr	r1, [r7, #4]
 8000e20:	4809      	ldr	r0, [pc, #36]	@ (8000e48 <playReadyToDriveSound+0x8c>)
 8000e22:	f007 fc11 	bl	8008648 <HAL_I2S_Transmit_DMA>
}
 8000e26:	bf00      	nop
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	240003a4 	.word	0x240003a4
 8000e34:	0800cb50 	.word	0x0800cb50
 8000e38:	0006f0c8 	.word	0x0006f0c8
 8000e3c:	240003a8 	.word	0x240003a8
 8000e40:	240003a0 	.word	0x240003a0
 8000e44:	240003ac 	.word	0x240003ac
 8000e48:	240002bc 	.word	0x240002bc
 8000e4c:	00000000 	.word	0x00000000

08000e50 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	// Conversions for debugging purposes; probe the inputs on VCU PCB and compare to live expressions
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000e58:	4b4b      	ldr	r3, [pc, #300]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x138>)
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	ee07 3a90 	vmov	s15, r3
 8000e60:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000e64:	ed9f 5b44 	vldr	d5, [pc, #272]	@ 8000f78 <HAL_ADC_ConvCpltCallback+0x128>
 8000e68:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e6c:	ed9f 6b44 	vldr	d6, [pc, #272]	@ 8000f80 <HAL_ADC_ConvCpltCallback+0x130>
 8000e70:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e74:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e78:	4b44      	ldr	r3, [pc, #272]	@ (8000f8c <HAL_ADC_ConvCpltCallback+0x13c>)
 8000e7a:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000e7e:	4b42      	ldr	r3, [pc, #264]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x138>)
 8000e80:	885b      	ldrh	r3, [r3, #2]
 8000e82:	ee07 3a90 	vmov	s15, r3
 8000e86:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000e8a:	ed9f 5b3b 	vldr	d5, [pc, #236]	@ 8000f78 <HAL_ADC_ConvCpltCallback+0x128>
 8000e8e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e92:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 8000f80 <HAL_ADC_ConvCpltCallback+0x130>
 8000e96:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e9a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e9e:	4b3b      	ldr	r3, [pc, #236]	@ (8000f8c <HAL_ADC_ConvCpltCallback+0x13c>)
 8000ea0:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000ea4:	4b38      	ldr	r3, [pc, #224]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x138>)
 8000ea6:	889b      	ldrh	r3, [r3, #4]
 8000ea8:	ee07 3a90 	vmov	s15, r3
 8000eac:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000eb0:	ed9f 5b31 	vldr	d5, [pc, #196]	@ 8000f78 <HAL_ADC_ConvCpltCallback+0x128>
 8000eb4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000eb8:	ed9f 6b31 	vldr	d6, [pc, #196]	@ 8000f80 <HAL_ADC_ConvCpltCallback+0x130>
 8000ebc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ec0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ec4:	4b31      	ldr	r3, [pc, #196]	@ (8000f8c <HAL_ADC_ConvCpltCallback+0x13c>)
 8000ec6:	edc3 7a02 	vstr	s15, [r3, #8]

	if (ready_to_drive == true && inverter_precharged) {
 8000eca:	4b31      	ldr	r3, [pc, #196]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x140>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d04b      	beq.n	8000f6a <HAL_ADC_ConvCpltCallback+0x11a>
 8000ed2:	4b30      	ldr	r3, [pc, #192]	@ (8000f94 <HAL_ADC_ConvCpltCallback+0x144>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d047      	beq.n	8000f6a <HAL_ADC_ConvCpltCallback+0x11a>
		// DRIVE MODE!

		pedal_percents[0] = ((float) ADC_VAL[0] - APPS1_ADC_MIN_VAL) / (APPS1_ADC_MAX_VAL - APPS1_ADC_MIN_VAL);
 8000eda:	4b2b      	ldr	r3, [pc, #172]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x138>)
 8000edc:	881b      	ldrh	r3, [r3, #0]
 8000ede:	ee07 3a90 	vmov	s15, r3
 8000ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ee6:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000f98 <HAL_ADC_ConvCpltCallback+0x148>
 8000eea:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000eee:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8000f9c <HAL_ADC_ConvCpltCallback+0x14c>
 8000ef2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000ef8:	edc3 7a00 	vstr	s15, [r3]
		pedal_percents[1] = ((float) ADC_VAL[1] - APPS2_ADC_MIN_VAL) / (APPS2_ADC_MAX_VAL - APPS2_ADC_MIN_VAL);
 8000efc:	4b22      	ldr	r3, [pc, #136]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x138>)
 8000efe:	885b      	ldrh	r3, [r3, #2]
 8000f00:	ee07 3a90 	vmov	s15, r3
 8000f04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f08:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8000f98 <HAL_ADC_ConvCpltCallback+0x148>
 8000f0c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f10:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8000fa4 <HAL_ADC_ConvCpltCallback+0x154>
 8000f14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f18:	4b21      	ldr	r3, [pc, #132]	@ (8000fa0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000f1a:	edc3 7a01 	vstr	s15, [r3, #4]
		pedal_percents[2] = ((float) ADC_VAL[2] - BSE_ADC_MIN_VAL) / (BSE_ADC_MAX_VAL - BSE_ADC_MIN_VAL);
 8000f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x138>)
 8000f20:	889b      	ldrh	r3, [r3, #4]
 8000f22:	ee07 3a90 	vmov	s15, r3
 8000f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f2a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000fa8 <HAL_ADC_ConvCpltCallback+0x158>
 8000f2e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f32:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8000fac <HAL_ADC_ConvCpltCallback+0x15c>
 8000f36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f3a:	4b19      	ldr	r3, [pc, #100]	@ (8000fa0 <HAL_ADC_ConvCpltCallback+0x150>)
 8000f3c:	edc3 7a02 	vstr	s15, [r3, #8]

		calculateTorqueRequest();
 8000f40:	f000 fab2 	bl	80014a8 <calculateTorqueRequest>
		checkAPPS_Plausibility();
 8000f44:	f000 fb04 	bl	8001550 <checkAPPS_Plausibility>
		checkBSE_Plausibility();
 8000f48:	f000 fb5a 	bl	8001600 <checkBSE_Plausibility>
		checkAPPS_BSE_Crosscheck();
 8000f4c:	f000 fbac 	bl	80016a8 <checkAPPS_BSE_Crosscheck>
		sendTorqueRequest( (int)(requestedTorque*10) );
 8000f50:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <HAL_ADC_ConvCpltCallback+0x160>)
 8000f52:	edd3 7a00 	vldr	s15, [r3]
 8000f56:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000f5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f62:	ee17 0a90 	vmov	r0, s15
 8000f66:	f000 fbf7 	bl	8001758 <sendTorqueRequest>
	}

}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	f3af 8000 	nop.w
 8000f78:	00000000 	.word	0x00000000
 8000f7c:	40affe00 	.word	0x40affe00
 8000f80:	66666666 	.word	0x66666666
 8000f84:	400a6666 	.word	0x400a6666
 8000f88:	240003dc 	.word	0x240003dc
 8000f8c:	240003e4 	.word	0x240003e4
 8000f90:	2400039f 	.word	0x2400039f
 8000f94:	2400042d 	.word	0x2400042d
 8000f98:	42700000 	.word	0x42700000
 8000f9c:	44f8c000 	.word	0x44f8c000
 8000fa0:	240003f0 	.word	0x240003f0
 8000fa4:	452b4000 	.word	0x452b4000
 8000fa8:	42480000 	.word	0x42480000
 8000fac:	452be000 	.word	0x452be000
 8000fb0:	240003fc 	.word	0x240003fc

08000fb4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	80fb      	strh	r3, [r7, #6]
	// Change BMS Fault Logic? --> NOT Latching Fault, can re-enter Precharge if BMS Fault Clears!
	if (GPIO_Pin == BMS_FAULT_Pin) {
 8000fbe:	88fb      	ldrh	r3, [r7, #6]
 8000fc0:	2b80      	cmp	r3, #128	@ 0x80
 8000fc2:	d106      	bne.n	8000fd2 <HAL_GPIO_EXTI_Callback+0x1e>
		bms_fault = true;
 8000fc4:	4b34      	ldr	r3, [pc, #208]	@ (8001098 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000fca:	f000 fbf5 	bl	80017b8 <stopMotor>
		Error_Handler();
 8000fce:	f000 fa5b 	bl	8001488 <Error_Handler>
	}

	if (GPIO_Pin == IMD_FAULT_Pin) {
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000fd8:	d106      	bne.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x34>
		imd_fault = true;
 8000fda:	4b30      	ldr	r3, [pc, #192]	@ (800109c <HAL_GPIO_EXTI_Callback+0xe8>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000fe0:	f000 fbea 	bl	80017b8 <stopMotor>
		Error_Handler();
 8000fe4:	f000 fa50 	bl	8001488 <Error_Handler>
	}

	if (GPIO_Pin == BSPD_FAULT_Pin) {
 8000fe8:	88fb      	ldrh	r3, [r7, #6]
 8000fea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000fee:	d106      	bne.n	8000ffe <HAL_GPIO_EXTI_Callback+0x4a>
		bspd_fault = true;
 8000ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80010a0 <HAL_GPIO_EXTI_Callback+0xec>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000ff6:	f000 fbdf 	bl	80017b8 <stopMotor>
		Error_Handler();
 8000ffa:	f000 fa45 	bl	8001488 <Error_Handler>
	}

	if (GPIO_Pin == RTD_BTN_Pin) {
 8000ffe:	88fb      	ldrh	r3, [r7, #6]
 8001000:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001004:	d11f      	bne.n	8001046 <HAL_GPIO_EXTI_Callback+0x92>
		rtd_debug++;
 8001006:	4b27      	ldr	r3, [pc, #156]	@ (80010a4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	b2db      	uxtb	r3, r3
 800100c:	3301      	adds	r3, #1
 800100e:	b2da      	uxtb	r2, r3
 8001010:	4b24      	ldr	r3, [pc, #144]	@ (80010a4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001012:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port, RTD_BTN_Pin) == GPIO_PIN_SET) {
 8001014:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001018:	4823      	ldr	r0, [pc, #140]	@ (80010a8 <HAL_GPIO_EXTI_Callback+0xf4>)
 800101a:	f007 f9b3 	bl	8008384 <HAL_GPIO_ReadPin>
 800101e:	4603      	mov	r3, r0
 8001020:	2b01      	cmp	r3, #1
 8001022:	d10a      	bne.n	800103a <HAL_GPIO_EXTI_Callback+0x86>
			rtd_button_pressed = true;
 8001024:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <HAL_GPIO_EXTI_Callback+0xf8>)
 8001026:	2201      	movs	r2, #1
 8001028:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1, 0);
 800102a:	4b21      	ldr	r3, [pc, #132]	@ (80010b0 <HAL_GPIO_EXTI_Callback+0xfc>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2200      	movs	r2, #0
 8001030:	625a      	str	r2, [r3, #36]	@ 0x24
            HAL_TIM_Base_Start_IT(&htim1);
 8001032:	481f      	ldr	r0, [pc, #124]	@ (80010b0 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001034:	f00b f82a 	bl	800c08c <HAL_TIM_Base_Start_IT>
 8001038:	e005      	b.n	8001046 <HAL_GPIO_EXTI_Callback+0x92>
		} else {
			// Button Released!
			rtd_button_pressed = false;
 800103a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <HAL_GPIO_EXTI_Callback+0xf8>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim1);
 8001040:	481b      	ldr	r0, [pc, #108]	@ (80010b0 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001042:	f00b f8a9 	bl	800c198 <HAL_TIM_Base_Stop_IT>
		}
	}

	if (GPIO_Pin == PRCHG_BTN_Pin) {
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800104c:	d11f      	bne.n	800108e <HAL_GPIO_EXTI_Callback+0xda>
		prchg_debug++;
 800104e:	4b19      	ldr	r3, [pc, #100]	@ (80010b4 <HAL_GPIO_EXTI_Callback+0x100>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	b2db      	uxtb	r3, r3
 8001054:	3301      	adds	r3, #1
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <HAL_GPIO_EXTI_Callback+0x100>)
 800105a:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(PRCHG_BTN_GPIO_Port, PRCHG_BTN_Pin) == GPIO_PIN_SET) {
 800105c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001060:	4811      	ldr	r0, [pc, #68]	@ (80010a8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001062:	f007 f98f 	bl	8008384 <HAL_GPIO_ReadPin>
 8001066:	4603      	mov	r3, r0
 8001068:	2b01      	cmp	r3, #1
 800106a:	d10a      	bne.n	8001082 <HAL_GPIO_EXTI_Callback+0xce>
			prchg_button_pressed = true;
 800106c:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <HAL_GPIO_EXTI_Callback+0x104>)
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
		    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001072:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	@ 0x24
		    HAL_TIM_Base_Start_IT(&htim1);
 800107a:	480d      	ldr	r0, [pc, #52]	@ (80010b0 <HAL_GPIO_EXTI_Callback+0xfc>)
 800107c:	f00b f806 	bl	800c08c <HAL_TIM_Base_Start_IT>
			// Button Released!
			prchg_button_pressed = false;
		    HAL_TIM_Base_Stop_IT(&htim1);
		}
	}
}
 8001080:	e005      	b.n	800108e <HAL_GPIO_EXTI_Callback+0xda>
			prchg_button_pressed = false;
 8001082:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <HAL_GPIO_EXTI_Callback+0x104>)
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
		    HAL_TIM_Base_Stop_IT(&htim1);
 8001088:	4809      	ldr	r0, [pc, #36]	@ (80010b0 <HAL_GPIO_EXTI_Callback+0xfc>)
 800108a:	f00b f885 	bl	800c198 <HAL_TIM_Base_Stop_IT>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	24000398 	.word	0x24000398
 800109c:	24000399 	.word	0x24000399
 80010a0:	2400039a 	.word	0x2400039a
 80010a4:	2400039d 	.word	0x2400039d
 80010a8:	58021400 	.word	0x58021400
 80010ac:	2400039b 	.word	0x2400039b
 80010b0:	24000434 	.word	0x24000434
 80010b4:	2400039e 	.word	0x2400039e
 80010b8:	2400039c 	.word	0x2400039c

080010bc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a15      	ldr	r2, [pc, #84]	@ (8001120 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d125      	bne.n	800111a <HAL_TIM_PeriodElapsedCallback+0x5e>

    	if (prchg_button_pressed == true) {
 80010ce:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d006      	beq.n	80010e6 <HAL_TIM_PeriodElapsedCallback+0x2a>
    		configurePrechargeMessage();
 80010d8:	f000 fb82 	bl	80017e0 <configurePrechargeMessage>
    		sendPrechargeRequest();
 80010dc:	f000 fbac 	bl	8001838 <sendPrechargeRequest>

    		// COMMENT OUT WHEN CAN IS BEING USED... THIS IS FOR DEBUGGING/TESTING TO "SKIP" ACTUAL PRECHARGE
    		inverter_precharged = true;
 80010e0:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	701a      	strb	r2, [r3, #0]
    	}

    	if (rtd_button_pressed == true) {
 80010e6:	4b11      	ldr	r3, [pc, #68]	@ (800112c <HAL_TIM_PeriodElapsedCallback+0x70>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d014      	beq.n	800111a <HAL_TIM_PeriodElapsedCallback+0x5e>

    		if (inverter_precharged == false) {
 80010f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001128 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	f083 0301 	eor.w	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d10c      	bne.n	8001118 <HAL_TIM_PeriodElapsedCallback+0x5c>
    			return;
    		}

    		if (ADC_VAL[2] > BSE_ACTIVATED_ADC_THRESHOLD) {
 80010fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001100:	889b      	ldrh	r3, [r3, #4]
 8001102:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001106:	4293      	cmp	r3, r2
 8001108:	d902      	bls.n	8001110 <HAL_TIM_PeriodElapsedCallback+0x54>
    			playReadyToDriveSound(); // Sets ready_to_drive = true once I2S data stream is complete
 800110a:	f7ff fe57 	bl	8000dbc <playReadyToDriveSound>
 800110e:	e004      	b.n	800111a <HAL_TIM_PeriodElapsedCallback+0x5e>
    		} else {
    			ready_to_drive = false;
 8001110:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]
 8001116:	e000      	b.n	800111a <HAL_TIM_PeriodElapsedCallback+0x5e>
    			return;
 8001118:	bf00      	nop
    		}
    	}
    }
}
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40010000 	.word	0x40010000
 8001124:	2400039c 	.word	0x2400039c
 8001128:	2400042d 	.word	0x2400042d
 800112c:	2400039b 	.word	0x2400039b
 8001130:	240003dc 	.word	0x240003dc
 8001134:	2400039f 	.word	0x2400039f

08001138 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
	fdcan1_debug_cb++;
 8001142:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	3301      	adds	r3, #1
 8001148:	4a0f      	ldr	r2, [pc, #60]	@ (8001188 <HAL_FDCAN_RxFifo0Callback+0x50>)
 800114a:	6013      	str	r3, [r2, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b00      	cmp	r3, #0
 8001154:	d015      	beq.n	8001182 <HAL_FDCAN_RxFifo0Callback+0x4a>
	{

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK)
 8001156:	4b0d      	ldr	r3, [pc, #52]	@ (800118c <HAL_FDCAN_RxFifo0Callback+0x54>)
 8001158:	4a0d      	ldr	r2, [pc, #52]	@ (8001190 <HAL_FDCAN_RxFifo0Callback+0x58>)
 800115a:	2140      	movs	r1, #64	@ 0x40
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f006 f881 	bl	8007264 <HAL_FDCAN_GetRxMessage>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d005      	beq.n	8001174 <HAL_FDCAN_RxFifo0Callback+0x3c>
		{
			fdcan_rx_error_count++;
 8001168:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	3301      	adds	r3, #1
 800116e:	4a09      	ldr	r2, [pc, #36]	@ (8001194 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8001170:	6013      	str	r3, [r2, #0]
			return;
 8001172:	e006      	b.n	8001182 <HAL_FDCAN_RxFifo0Callback+0x4a>
		}

		fdcan_rx_count++;
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	4a07      	ldr	r2, [pc, #28]	@ (8001198 <HAL_FDCAN_RxFifo0Callback+0x60>)
 800117c:	6013      	str	r3, [r2, #0]
		FDCAN1_Rx_Handler();
 800117e:	f7ff fc17 	bl	80009b0 <FDCAN1_Rx_Handler>
	}
}
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	24000388 	.word	0x24000388
 800118c:	24000284 	.word	0x24000284
 8001190:	2400025c 	.word	0x2400025c
 8001194:	24000394 	.word	0x24000394
 8001198:	24000390 	.word	0x24000390

0800119c <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
	fdcan2_debug_cb++;
 80011a6:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <HAL_FDCAN_RxFifo1Callback+0x50>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	3301      	adds	r3, #1
 80011ac:	4a0f      	ldr	r2, [pc, #60]	@ (80011ec <HAL_FDCAN_RxFifo1Callback+0x50>)
 80011ae:	6013      	str	r3, [r2, #0]
	if (RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	f003 0310 	and.w	r3, r3, #16
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d015      	beq.n	80011e6 <HAL_FDCAN_RxFifo1Callback+0x4a>
	{

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK)
 80011ba:	4b0d      	ldr	r3, [pc, #52]	@ (80011f0 <HAL_FDCAN_RxFifo1Callback+0x54>)
 80011bc:	4a0d      	ldr	r2, [pc, #52]	@ (80011f4 <HAL_FDCAN_RxFifo1Callback+0x58>)
 80011be:	2141      	movs	r1, #65	@ 0x41
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f006 f84f 	bl	8007264 <HAL_FDCAN_GetRxMessage>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d005      	beq.n	80011d8 <HAL_FDCAN_RxFifo1Callback+0x3c>
		{
			fdcan_rx_error_count++;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <HAL_FDCAN_RxFifo1Callback+0x5c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	3301      	adds	r3, #1
 80011d2:	4a09      	ldr	r2, [pc, #36]	@ (80011f8 <HAL_FDCAN_RxFifo1Callback+0x5c>)
 80011d4:	6013      	str	r3, [r2, #0]
			return;
 80011d6:	e006      	b.n	80011e6 <HAL_FDCAN_RxFifo1Callback+0x4a>
		}

		fdcan_rx_count++;
 80011d8:	4b08      	ldr	r3, [pc, #32]	@ (80011fc <HAL_FDCAN_RxFifo1Callback+0x60>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	3301      	adds	r3, #1
 80011de:	4a07      	ldr	r2, [pc, #28]	@ (80011fc <HAL_FDCAN_RxFifo1Callback+0x60>)
 80011e0:	6013      	str	r3, [r2, #0]
		FDCAN2_Rx_Handler();
 80011e2:	f7ff fbf9 	bl	80009d8 <FDCAN2_Rx_Handler>
	}
}
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	2400038c 	.word	0x2400038c
 80011f0:	240002b4 	.word	0x240002b4
 80011f4:	2400028c 	.word	0x2400028c
 80011f8:	24000394 	.word	0x24000394
 80011fc:	24000390 	.word	0x24000390

08001200 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b092      	sub	sp, #72	@ 0x48
 8001204:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001206:	f000 f913 	bl	8001430 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800120a:	f000 fd29 	bl	8001c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800120e:	f000 f8a1 	bl	8001354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001212:	f7ff fbe9 	bl	80009e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001216:	f7ff f9cf 	bl	80005b8 <MX_DMA_Init>
  MX_ADC3_Init();
 800121a:	f7ff f879 	bl	8000310 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 800121e:	f7ff f9f3 	bl	8000608 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8001222:	f7ff fa57 	bl	80006d4 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 8001226:	f000 fc73 	bl	8001b10 <MX_TIM1_Init>
  MX_I2S2_Init();
 800122a:	f7ff fc79 	bl	8000b20 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 800122e:	f107 0320 	add.w	r3, r7, #32
 8001232:	2220      	movs	r2, #32
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f00b fc08 	bl	800ca4c <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 800123c:	2300      	movs	r3, #0
 800123e:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8001244:	2300      	movs	r3, #0
 8001246:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001248:	2301      	movs	r3, #1
 800124a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 800124c:	2300      	movs	r3, #0
 800124e:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8001250:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001254:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 800125a:	f107 0320 	add.w	r3, r7, #32
 800125e:	4619      	mov	r1, r3
 8001260:	4838      	ldr	r0, [pc, #224]	@ (8001344 <main+0x144>)
 8001262:	f005 fed5 	bl	8007010 <HAL_FDCAN_ConfigFilter>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <main+0x70>
  {
    /* Filter configuration Error */
    Error_Handler();
 800126c:	f000 f90c 	bl	8001488 <Error_Handler>
  }

  // Configure FDCAN1 Global Filter - Accept All to FIFO0
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 8001270:	2300      	movs	r3, #0
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2300      	movs	r3, #0
 8001276:	2202      	movs	r2, #2
 8001278:	2100      	movs	r1, #0
 800127a:	4832      	ldr	r0, [pc, #200]	@ (8001344 <main+0x144>)
 800127c:	f005 ff3e 	bl	80070fc <HAL_FDCAN_ConfigGlobalFilter>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <main+0x8a>
                                    FDCAN_ACCEPT_IN_RX_FIFO0,  // Accept non-matching standard IDs to FIFO0
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 8001286:	f000 f8ff 	bl	8001488 <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 800128a:	463b      	mov	r3, r7
 800128c:	2220      	movs	r2, #32
 800128e:	2100      	movs	r1, #0
 8001290:	4618      	mov	r0, r3
 8001292:	f00b fbdb 	bl	800ca4c <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 8001296:	2300      	movs	r3, #0
 8001298:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 800129a:	2300      	movs	r3, #0
 800129c:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 800129e:	2300      	movs	r3, #0
 80012a0:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 80012a2:	2302      	movs	r3, #2
 80012a4:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 80012aa:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80012ae:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 80012b4:	463b      	mov	r3, r7
 80012b6:	4619      	mov	r1, r3
 80012b8:	4823      	ldr	r0, [pc, #140]	@ (8001348 <main+0x148>)
 80012ba:	f005 fea9 	bl	8007010 <HAL_FDCAN_ConfigFilter>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <main+0xc8>
  {
    /* Filter configuration Error */
    Error_Handler();
 80012c4:	f000 f8e0 	bl	8001488 <Error_Handler>
  }
  // Configure FDCAN2 Global Filter - Accept All
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 80012c8:	2300      	movs	r3, #0
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	2300      	movs	r3, #0
 80012ce:	2202      	movs	r2, #2
 80012d0:	2101      	movs	r1, #1
 80012d2:	481d      	ldr	r0, [pc, #116]	@ (8001348 <main+0x148>)
 80012d4:	f005 ff12 	bl	80070fc <HAL_FDCAN_ConfigGlobalFilter>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <main+0xe2>
                                    FDCAN_ACCEPT_IN_RX_FIFO1,  // Accept ALL standard IDs to FIFO1
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 80012de:	f000 f8d3 	bl	8001488 <Error_Handler>
  }

  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 80012e2:	4818      	ldr	r0, [pc, #96]	@ (8001344 <main+0x144>)
 80012e4:	f005 ff37 	bl	8007156 <HAL_FDCAN_Start>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <main+0xf2>
	  Error_Handler();
 80012ee:	f000 f8cb 	bl	8001488 <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 80012f2:	4815      	ldr	r0, [pc, #84]	@ (8001348 <main+0x148>)
 80012f4:	f005 ff2f 	bl	8007156 <HAL_FDCAN_Start>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <main+0x102>
	  Error_Handler();
 80012fe:	f000 f8c3 	bl	8001488 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8001302:	2200      	movs	r2, #0
 8001304:	2101      	movs	r1, #1
 8001306:	480f      	ldr	r0, [pc, #60]	@ (8001344 <main+0x144>)
 8001308:	f006 f918 	bl	800753c <HAL_FDCAN_ActivateNotification>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <main+0x116>
	  /* Notification Error */
	  Error_Handler();
 8001312:	f000 f8b9 	bl	8001488 <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8001316:	2200      	movs	r2, #0
 8001318:	2110      	movs	r1, #16
 800131a:	480b      	ldr	r0, [pc, #44]	@ (8001348 <main+0x148>)
 800131c:	f006 f90e 	bl	800753c <HAL_FDCAN_ActivateNotification>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <main+0x12a>
  {
	  /* Notification Error */
	  Error_Handler();
 8001326:	f000 f8af 	bl	8001488 <Error_Handler>
  }

  HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 800132a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800132e:	2100      	movs	r1, #0
 8001330:	4806      	ldr	r0, [pc, #24]	@ (800134c <main+0x14c>)
 8001332:	f002 fe7f 	bl	8004034 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC_VAL, 3);
 8001336:	2203      	movs	r2, #3
 8001338:	4905      	ldr	r1, [pc, #20]	@ (8001350 <main+0x150>)
 800133a:	4804      	ldr	r0, [pc, #16]	@ (800134c <main+0x14c>)
 800133c:	f001 fab6 	bl	80028ac <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <main+0x140>
 8001344:	24000118 	.word	0x24000118
 8001348:	240001b8 	.word	0x240001b8
 800134c:	24000030 	.word	0x24000030
 8001350:	240003dc 	.word	0x240003dc

08001354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b09c      	sub	sp, #112	@ 0x70
 8001358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800135e:	224c      	movs	r2, #76	@ 0x4c
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f00b fb72 	bl	800ca4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	2220      	movs	r2, #32
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f00b fb6c 	bl	800ca4c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001374:	2002      	movs	r0, #2
 8001376:	f007 fac1 	bl	80088fc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800137a:	2300      	movs	r3, #0
 800137c:	603b      	str	r3, [r7, #0]
 800137e:	4b2b      	ldr	r3, [pc, #172]	@ (800142c <SystemClock_Config+0xd8>)
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	4a2a      	ldr	r2, [pc, #168]	@ (800142c <SystemClock_Config+0xd8>)
 8001384:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001388:	6193      	str	r3, [r2, #24]
 800138a:	4b28      	ldr	r3, [pc, #160]	@ (800142c <SystemClock_Config+0xd8>)
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001392:	603b      	str	r3, [r7, #0]
 8001394:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001396:	bf00      	nop
 8001398:	4b24      	ldr	r3, [pc, #144]	@ (800142c <SystemClock_Config+0xd8>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013a4:	d1f8      	bne.n	8001398 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013a6:	2302      	movs	r3, #2
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80013aa:	2301      	movs	r3, #1
 80013ac:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80013ae:	2340      	movs	r3, #64	@ 0x40
 80013b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b2:	2302      	movs	r3, #2
 80013b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013b6:	2300      	movs	r3, #0
 80013b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013ba:	2304      	movs	r3, #4
 80013bc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80013be:	230c      	movs	r3, #12
 80013c0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80013c2:	2301      	movs	r3, #1
 80013c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013c6:	2302      	movs	r3, #2
 80013c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013ca:	2302      	movs	r3, #2
 80013cc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80013ce:	230c      	movs	r3, #12
 80013d0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80013d2:	2300      	movs	r3, #0
 80013d4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013de:	4618      	mov	r0, r3
 80013e0:	f007 fac6 	bl	8008970 <HAL_RCC_OscConfig>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013ea:	f000 f84d 	bl	8001488 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ee:	233f      	movs	r3, #63	@ 0x3f
 80013f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f2:	2303      	movs	r3, #3
 80013f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80013fe:	2340      	movs	r3, #64	@ 0x40
 8001400:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001402:	2340      	movs	r3, #64	@ 0x40
 8001404:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001406:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800140a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800140c:	2340      	movs	r3, #64	@ 0x40
 800140e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	2102      	movs	r1, #2
 8001414:	4618      	mov	r0, r3
 8001416:	f007 fe85 	bl	8009124 <HAL_RCC_ClockConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001420:	f000 f832 	bl	8001488 <Error_Handler>
  }
}
 8001424:	bf00      	nop
 8001426:	3770      	adds	r7, #112	@ 0x70
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	58024800 	.word	0x58024800

08001430 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001436:	463b      	mov	r3, r7
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001442:	f002 ff9d 	bl	8004380 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001446:	2301      	movs	r3, #1
 8001448:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800144a:	2300      	movs	r3, #0
 800144c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800144e:	2300      	movs	r3, #0
 8001450:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001452:	231f      	movs	r3, #31
 8001454:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001456:	2387      	movs	r3, #135	@ 0x87
 8001458:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800145a:	2300      	movs	r3, #0
 800145c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800145e:	2300      	movs	r3, #0
 8001460:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001462:	2301      	movs	r3, #1
 8001464:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001466:	2301      	movs	r3, #1
 8001468:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800146a:	2300      	movs	r3, #0
 800146c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001472:	463b      	mov	r3, r7
 8001474:	4618      	mov	r0, r3
 8001476:	f002 ffbb 	bl	80043f0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800147a:	2004      	movs	r0, #4
 800147c:	f002 ff98 	bl	80043b0 <HAL_MPU_Enable>

}
 8001480:	bf00      	nop
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800148c:	b672      	cpsid	i
}
 800148e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  HAL_I2S_DMAStop(&hi2s2);
 8001490:	4803      	ldr	r0, [pc, #12]	@ (80014a0 <Error_Handler+0x18>)
 8001492:	f007 f97b 	bl	800878c <HAL_I2S_DMAStop>
  HAL_ADC_Stop_DMA(&hadc3);
 8001496:	4803      	ldr	r0, [pc, #12]	@ (80014a4 <Error_Handler+0x1c>)
 8001498:	f001 fae4 	bl	8002a64 <HAL_ADC_Stop_DMA>

  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <Error_Handler+0x14>
 80014a0:	240002bc 	.word	0x240002bc
 80014a4:	24000030 	.word	0x24000030

080014a8 <calculateTorqueRequest>:
	Inverter_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	Inverter_TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
	Inverter_TxHeader.MessageMarker = 0;
}

void calculateTorqueRequest() {
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
	float apps_percent_average = (pedal_percents[0] + pedal_percents[1])/2;
 80014ae:	4b24      	ldr	r3, [pc, #144]	@ (8001540 <calculateTorqueRequest+0x98>)
 80014b0:	ed93 7a00 	vldr	s14, [r3]
 80014b4:	4b22      	ldr	r3, [pc, #136]	@ (8001540 <calculateTorqueRequest+0x98>)
 80014b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80014ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014be:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80014c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c6:	edc7 7a01 	vstr	s15, [r7, #4]
	if (apps_percent_average >= APPS_INFLECTION_PERCENT) {
 80014ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80014ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014d2:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8001530 <calculateTorqueRequest+0x88>
 80014d6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80014da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014de:	da00      	bge.n	80014e2 <calculateTorqueRequest+0x3a>
			requestedTorque = MAX_TORQUE;
		}
	} else {
		// TODO: REGEN BRAKING!
	}
}
 80014e0:	e01e      	b.n	8001520 <calculateTorqueRequest+0x78>
				(apps_percent_average - APPS_INFLECTION_PERCENT);
 80014e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014ea:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8001530 <calculateTorqueRequest+0x88>
 80014ee:	ee37 7b46 	vsub.f64	d7, d7, d6
		requestedTorque = ((float) (MAX_TORQUE - MIN_TORQUE)) *
 80014f2:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8001538 <calculateTorqueRequest+0x90>
 80014f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80014fa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <calculateTorqueRequest+0x9c>)
 8001500:	edc3 7a00 	vstr	s15, [r3]
		if (requestedTorque >= MAX_TORQUE) {
 8001504:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <calculateTorqueRequest+0x9c>)
 8001506:	edd3 7a00 	vldr	s15, [r3]
 800150a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001548 <calculateTorqueRequest+0xa0>
 800150e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001516:	da00      	bge.n	800151a <calculateTorqueRequest+0x72>
}
 8001518:	e002      	b.n	8001520 <calculateTorqueRequest+0x78>
			requestedTorque = MAX_TORQUE;
 800151a:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <calculateTorqueRequest+0x9c>)
 800151c:	4a0b      	ldr	r2, [pc, #44]	@ (800154c <calculateTorqueRequest+0xa4>)
 800151e:	601a      	str	r2, [r3, #0]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	f3af 8000 	nop.w
 8001530:	9999999a 	.word	0x9999999a
 8001534:	3fa99999 	.word	0x3fa99999
 8001538:	00000000 	.word	0x00000000
 800153c:	405f4000 	.word	0x405f4000
 8001540:	240003f0 	.word	0x240003f0
 8001544:	240003fc 	.word	0x240003fc
 8001548:	42fa0000 	.word	0x42fa0000
 800154c:	42fa0000 	.word	0x42fa0000

08001550 <checkAPPS_Plausibility>:

void checkAPPS_Plausibility() {
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
	float pedal_travel_difference_percent = fabsf(pedal_percents[0] - pedal_percents[1]);
 8001556:	4b26      	ldr	r3, [pc, #152]	@ (80015f0 <checkAPPS_Plausibility+0xa0>)
 8001558:	ed93 7a00 	vldr	s14, [r3]
 800155c:	4b24      	ldr	r3, [pc, #144]	@ (80015f0 <checkAPPS_Plausibility+0xa0>)
 800155e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001566:	eef0 7ae7 	vabs.f32	s15, s15
 800156a:	edc7 7a01 	vstr	s15, [r7, #4]
	bool apps_invalid = (pedal_travel_difference_percent > APPS_IMPLAUSIBILITY_PERCENT_DIFFERENCE);
 800156e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001572:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001576:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 80015e8 <checkAPPS_Plausibility+0x98>
 800157a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800157e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001582:	bfcc      	ite	gt
 8001584:	2301      	movgt	r3, #1
 8001586:	2300      	movle	r3, #0
 8001588:	70fb      	strb	r3, [r7, #3]

	if (apps_plausible == true && apps_invalid == true) {
 800158a:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <checkAPPS_Plausibility+0xa4>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00a      	beq.n	80015a8 <checkAPPS_Plausibility+0x58>
 8001592:	78fb      	ldrb	r3, [r7, #3]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d007      	beq.n	80015a8 <checkAPPS_Plausibility+0x58>
		millis_since_apps_implausible = HAL_GetTick();
 8001598:	f000 fbe8 	bl	8001d6c <HAL_GetTick>
 800159c:	4603      	mov	r3, r0
 800159e:	4a16      	ldr	r2, [pc, #88]	@ (80015f8 <checkAPPS_Plausibility+0xa8>)
 80015a0:	6013      	str	r3, [r2, #0]
		apps_plausible = false;
 80015a2:	4b14      	ldr	r3, [pc, #80]	@ (80015f4 <checkAPPS_Plausibility+0xa4>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	701a      	strb	r2, [r3, #0]
	}

	if (apps_plausible == false) {
 80015a8:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <checkAPPS_Plausibility+0xa4>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	f083 0301 	eor.w	r3, r3, #1
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d014      	beq.n	80015e0 <checkAPPS_Plausibility+0x90>
		if ((HAL_GetTick() - millis_since_apps_implausible) > APPS_IMPLAUSIBILITY_TIMEOUT_MS) {
 80015b6:	f000 fbd9 	bl	8001d6c <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <checkAPPS_Plausibility+0xa8>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b64      	cmp	r3, #100	@ 0x64
 80015c4:	d903      	bls.n	80015ce <checkAPPS_Plausibility+0x7e>
			requestedTorque = 0;
 80015c6:	4b0d      	ldr	r3, [pc, #52]	@ (80015fc <checkAPPS_Plausibility+0xac>)
 80015c8:	f04f 0200 	mov.w	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
		}

		if (apps_invalid == false) {
 80015ce:	78fb      	ldrb	r3, [r7, #3]
 80015d0:	f083 0301 	eor.w	r3, r3, #1
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d002      	beq.n	80015e0 <checkAPPS_Plausibility+0x90>
			apps_plausible = true;
 80015da:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <checkAPPS_Plausibility+0xa4>)
 80015dc:	2201      	movs	r2, #1
 80015de:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	9999999a 	.word	0x9999999a
 80015ec:	3fb99999 	.word	0x3fb99999
 80015f0:	240003f0 	.word	0x240003f0
 80015f4:	24000000 	.word	0x24000000
 80015f8:	24000400 	.word	0x24000400
 80015fc:	240003fc 	.word	0x240003fc

08001600 <checkBSE_Plausibility>:

void checkBSE_Plausibility() {
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
	bool bse_invalid = (pedal_percents[2] > 1.0f || pedal_percents[2] < 0.0f);
 8001606:	4b24      	ldr	r3, [pc, #144]	@ (8001698 <checkBSE_Plausibility+0x98>)
 8001608:	edd3 7a02 	vldr	s15, [r3, #8]
 800160c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001610:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001618:	dc07      	bgt.n	800162a <checkBSE_Plausibility+0x2a>
 800161a:	4b1f      	ldr	r3, [pc, #124]	@ (8001698 <checkBSE_Plausibility+0x98>)
 800161c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001628:	d501      	bpl.n	800162e <checkBSE_Plausibility+0x2e>
 800162a:	2301      	movs	r3, #1
 800162c:	e000      	b.n	8001630 <checkBSE_Plausibility+0x30>
 800162e:	2300      	movs	r3, #0
 8001630:	71fb      	strb	r3, [r7, #7]
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	71fb      	strb	r3, [r7, #7]

	if (bse_plausible && bse_invalid) {
 800163a:	4b18      	ldr	r3, [pc, #96]	@ (800169c <checkBSE_Plausibility+0x9c>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d00a      	beq.n	8001658 <checkBSE_Plausibility+0x58>
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d007      	beq.n	8001658 <checkBSE_Plausibility+0x58>
		millis_since_bse_implausible = HAL_GetTick();
 8001648:	f000 fb90 	bl	8001d6c <HAL_GetTick>
 800164c:	4603      	mov	r3, r0
 800164e:	4a14      	ldr	r2, [pc, #80]	@ (80016a0 <checkBSE_Plausibility+0xa0>)
 8001650:	6013      	str	r3, [r2, #0]
	    bse_plausible = false;
 8001652:	4b12      	ldr	r3, [pc, #72]	@ (800169c <checkBSE_Plausibility+0x9c>)
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
	}

	if (bse_plausible == false) {
 8001658:	4b10      	ldr	r3, [pc, #64]	@ (800169c <checkBSE_Plausibility+0x9c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	f083 0301 	eor.w	r3, r3, #1
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d014      	beq.n	8001690 <checkBSE_Plausibility+0x90>
		if ((HAL_GetTick() - millis_since_bse_implausible) > BSE_IMPLAUSIBILITY_TIMEOUT_MS) {
 8001666:	f000 fb81 	bl	8001d6c <HAL_GetTick>
 800166a:	4602      	mov	r2, r0
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <checkBSE_Plausibility+0xa0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b64      	cmp	r3, #100	@ 0x64
 8001674:	d903      	bls.n	800167e <checkBSE_Plausibility+0x7e>
	        requestedTorque = 0;
 8001676:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <checkBSE_Plausibility+0xa4>)
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
		}

	    if (bse_invalid == false) {
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	f083 0301 	eor.w	r3, r3, #1
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d002      	beq.n	8001690 <checkBSE_Plausibility+0x90>
	        bse_plausible = true;
 800168a:	4b04      	ldr	r3, [pc, #16]	@ (800169c <checkBSE_Plausibility+0x9c>)
 800168c:	2201      	movs	r2, #1
 800168e:	701a      	strb	r2, [r3, #0]
	    }
	}
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	240003f0 	.word	0x240003f0
 800169c:	24000001 	.word	0x24000001
 80016a0:	24000404 	.word	0x24000404
 80016a4:	240003fc 	.word	0x240003fc

080016a8 <checkAPPS_BSE_Crosscheck>:

void checkAPPS_BSE_Crosscheck() {
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
	float apps_percent_average = (pedal_percents[0] + pedal_percents[1])/2;
 80016ae:	4b26      	ldr	r3, [pc, #152]	@ (8001748 <checkAPPS_BSE_Crosscheck+0xa0>)
 80016b0:	ed93 7a00 	vldr	s14, [r3]
 80016b4:	4b24      	ldr	r3, [pc, #144]	@ (8001748 <checkAPPS_BSE_Crosscheck+0xa0>)
 80016b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80016ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016be:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80016c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016c6:	edc7 7a01 	vstr	s15, [r7, #4]

	if (crosscheck_plausible == true &&
 80016ca:	4b20      	ldr	r3, [pc, #128]	@ (800174c <checkAPPS_BSE_Crosscheck+0xa4>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d015      	beq.n	80016fe <checkAPPS_BSE_Crosscheck+0x56>
 80016d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80016d6:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 80016da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e2:	dd0c      	ble.n	80016fe <checkAPPS_BSE_Crosscheck+0x56>
			(apps_percent_average > CROSSCHECK_IMPLAUSIBILITY_PERCENT_DIFFERENCE)
			&& (ADC_VAL[2] > BSE_ACTIVATED_ADC_THRESHOLD)) {
 80016e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <checkAPPS_BSE_Crosscheck+0xa8>)
 80016e6:	889b      	ldrh	r3, [r3, #4]
 80016e8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d906      	bls.n	80016fe <checkAPPS_BSE_Crosscheck+0x56>
		crosscheck_plausible = false;
 80016f0:	4b16      	ldr	r3, [pc, #88]	@ (800174c <checkAPPS_BSE_Crosscheck+0xa4>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	701a      	strb	r2, [r3, #0]
		requestedTorque = 0;
 80016f6:	4b17      	ldr	r3, [pc, #92]	@ (8001754 <checkAPPS_BSE_Crosscheck+0xac>)
 80016f8:	f04f 0200 	mov.w	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
	}

	if (crosscheck_plausible == false) {
 80016fe:	4b13      	ldr	r3, [pc, #76]	@ (800174c <checkAPPS_BSE_Crosscheck+0xa4>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	f083 0301 	eor.w	r3, r3, #1
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b00      	cmp	r3, #0
 800170a:	d012      	beq.n	8001732 <checkAPPS_BSE_Crosscheck+0x8a>
		if (apps_percent_average <= CROSSCHECK_RESTORATION_APPS_PERCENT) {
 800170c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001710:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001714:	ed9f 6b0a 	vldr	d6, [pc, #40]	@ 8001740 <checkAPPS_BSE_Crosscheck+0x98>
 8001718:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800171c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001720:	d803      	bhi.n	800172a <checkAPPS_BSE_Crosscheck+0x82>
			crosscheck_plausible = true; // CLEAR FAULT
 8001722:	4b0a      	ldr	r3, [pc, #40]	@ (800174c <checkAPPS_BSE_Crosscheck+0xa4>)
 8001724:	2201      	movs	r2, #1
 8001726:	701a      	strb	r2, [r3, #0]
		} else {
			requestedTorque = 0; // KEEP MOTOR SHUT DOWN
		}
	}
}
 8001728:	e003      	b.n	8001732 <checkAPPS_BSE_Crosscheck+0x8a>
			requestedTorque = 0; // KEEP MOTOR SHUT DOWN
 800172a:	4b0a      	ldr	r3, [pc, #40]	@ (8001754 <checkAPPS_BSE_Crosscheck+0xac>)
 800172c:	f04f 0200 	mov.w	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	9999999a 	.word	0x9999999a
 8001744:	3fa99999 	.word	0x3fa99999
 8001748:	240003f0 	.word	0x240003f0
 800174c:	24000002 	.word	0x24000002
 8001750:	240003dc 	.word	0x240003dc
 8001754:	240003fc 	.word	0x240003fc

08001758 <sendTorqueRequest>:

void sendTorqueRequest(int requestedTorque_i) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	uint8_t msg0 = (uint8_t)(requestedTorque_i & 0xFF);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	73fb      	strb	r3, [r7, #15]
	uint8_t msg1 = (uint8_t)((requestedTorque_i >> 8) & 0xFF);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	121b      	asrs	r3, r3, #8
 8001768:	73bb      	strb	r3, [r7, #14]

	Inverter_TxData[0] = msg0;
 800176a:	4a10      	ldr	r2, [pc, #64]	@ (80017ac <sendTorqueRequest+0x54>)
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	7013      	strb	r3, [r2, #0]
	Inverter_TxData[1] = msg1;
 8001770:	4a0e      	ldr	r2, [pc, #56]	@ (80017ac <sendTorqueRequest+0x54>)
 8001772:	7bbb      	ldrb	r3, [r7, #14]
 8001774:	7053      	strb	r3, [r2, #1]
	Inverter_TxData[2] = 0;
 8001776:	4b0d      	ldr	r3, [pc, #52]	@ (80017ac <sendTorqueRequest+0x54>)
 8001778:	2200      	movs	r2, #0
 800177a:	709a      	strb	r2, [r3, #2]
	Inverter_TxData[3] = 0;
 800177c:	4b0b      	ldr	r3, [pc, #44]	@ (80017ac <sendTorqueRequest+0x54>)
 800177e:	2200      	movs	r2, #0
 8001780:	70da      	strb	r2, [r3, #3]
	Inverter_TxData[4] = 1; // Forward
 8001782:	4b0a      	ldr	r3, [pc, #40]	@ (80017ac <sendTorqueRequest+0x54>)
 8001784:	2201      	movs	r2, #1
 8001786:	711a      	strb	r2, [r3, #4]
	Inverter_TxData[5] = 1; // Inverter On
 8001788:	4b08      	ldr	r3, [pc, #32]	@ (80017ac <sendTorqueRequest+0x54>)
 800178a:	2201      	movs	r2, #1
 800178c:	715a      	strb	r2, [r3, #5]
	Inverter_TxData[6] = 0; // Default Torque Limits
 800178e:	4b07      	ldr	r3, [pc, #28]	@ (80017ac <sendTorqueRequest+0x54>)
 8001790:	2200      	movs	r2, #0
 8001792:	719a      	strb	r2, [r3, #6]
	Inverter_TxData[7] = 0; // Default Torque Limits
 8001794:	4b05      	ldr	r3, [pc, #20]	@ (80017ac <sendTorqueRequest+0x54>)
 8001796:	2200      	movs	r2, #0
 8001798:	71da      	strb	r2, [r3, #7]

	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &Inverter_TxHeader, Inverter_TxData) != HAL_OK) {
 800179a:	4a04      	ldr	r2, [pc, #16]	@ (80017ac <sendTorqueRequest+0x54>)
 800179c:	4904      	ldr	r1, [pc, #16]	@ (80017b0 <sendTorqueRequest+0x58>)
 800179e:	4805      	ldr	r0, [pc, #20]	@ (80017b4 <sendTorqueRequest+0x5c>)
 80017a0:	f005 fd04 	bl	80071ac <HAL_FDCAN_AddMessageToTxFifoQ>
		// HANDLE FAILURE!
	}

}
 80017a4:	bf00      	nop
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	240003d4 	.word	0x240003d4
 80017b0:	240003b0 	.word	0x240003b0
 80017b4:	24000118 	.word	0x24000118

080017b8 <stopMotor>:

void stopMotor() {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
	for (int i = 0; i < 5; ++i) {
 80017be:	2300      	movs	r3, #0
 80017c0:	607b      	str	r3, [r7, #4]
 80017c2:	e005      	b.n	80017d0 <stopMotor+0x18>
		sendTorqueRequest(0);
 80017c4:	2000      	movs	r0, #0
 80017c6:	f7ff ffc7 	bl	8001758 <sendTorqueRequest>
	for (int i = 0; i < 5; ++i) {
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	3301      	adds	r3, #1
 80017ce:	607b      	str	r3, [r7, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b04      	cmp	r3, #4
 80017d4:	ddf6      	ble.n	80017c4 <stopMotor+0xc>
	}
}
 80017d6:	bf00      	nop
 80017d8:	bf00      	nop
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <configurePrechargeMessage>:
uint8_t PRCHG_TxData[1];
bool inverter_precharged;

// TODO: A struct to hold the "status" of precharge w/ a couple of booleans and uint8_t...

void configurePrechargeMessage() {
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
	PRCHG_TxHeader.Identifier = BMS_PRCHG_TX_ID;  /* VCU TX ID */
 80017e4:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <configurePrechargeMessage+0x50>)
 80017e6:	f240 62ba 	movw	r2, #1722	@ 0x6ba
 80017ea:	601a      	str	r2, [r3, #0]
	PRCHG_TxHeader.IdType = FDCAN_STANDARD_ID;
 80017ec:	4b10      	ldr	r3, [pc, #64]	@ (8001830 <configurePrechargeMessage+0x50>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	605a      	str	r2, [r3, #4]
	PRCHG_TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80017f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001830 <configurePrechargeMessage+0x50>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
	PRCHG_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80017f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <configurePrechargeMessage+0x50>)
 80017fa:	2208      	movs	r2, #8
 80017fc:	60da      	str	r2, [r3, #12]
	PRCHG_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80017fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001830 <configurePrechargeMessage+0x50>)
 8001800:	2200      	movs	r2, #0
 8001802:	611a      	str	r2, [r3, #16]
	PRCHG_TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001804:	4b0a      	ldr	r3, [pc, #40]	@ (8001830 <configurePrechargeMessage+0x50>)
 8001806:	2200      	movs	r2, #0
 8001808:	615a      	str	r2, [r3, #20]
	PRCHG_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800180a:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <configurePrechargeMessage+0x50>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
	PRCHG_TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8001810:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <configurePrechargeMessage+0x50>)
 8001812:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001816:	61da      	str	r2, [r3, #28]
	PRCHG_TxHeader.MessageMarker = 0;
 8001818:	4b05      	ldr	r3, [pc, #20]	@ (8001830 <configurePrechargeMessage+0x50>)
 800181a:	2200      	movs	r2, #0
 800181c:	621a      	str	r2, [r3, #32]

	// TODO: Configure TxData accordingly!
	PRCHG_TxData[0] = 0x00;
 800181e:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <configurePrechargeMessage+0x54>)
 8001820:	2200      	movs	r2, #0
 8001822:	701a      	strb	r2, [r3, #0]
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	24000408 	.word	0x24000408
 8001834:	2400042c 	.word	0x2400042c

08001838 <sendPrechargeRequest>:

void sendPrechargeRequest() {
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
	// TODO
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &PRCHG_TxHeader, PRCHG_TxData) != HAL_OK) {
 800183c:	4a03      	ldr	r2, [pc, #12]	@ (800184c <sendPrechargeRequest+0x14>)
 800183e:	4904      	ldr	r1, [pc, #16]	@ (8001850 <sendPrechargeRequest+0x18>)
 8001840:	4804      	ldr	r0, [pc, #16]	@ (8001854 <sendPrechargeRequest+0x1c>)
 8001842:	f005 fcb3 	bl	80071ac <HAL_FDCAN_AddMessageToTxFifoQ>
		// HANDLE FAILURE!
	}

	// OTHERWISE, SENT.... AWAIT RESPONSE..
	// 5 Second Timeout? Implement with a timer?
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	2400042c 	.word	0x2400042c
 8001850:	24000408 	.word	0x24000408
 8001854:	24000118 	.word	0x24000118

08001858 <processPrechargeResponse>:

void processPrechargeResponse() {
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
	inverter_precharged = true;
 800185c:	4b03      	ldr	r3, [pc, #12]	@ (800186c <processPrechargeResponse+0x14>)
 800185e:	2201      	movs	r2, #1
 8001860:	701a      	strb	r2, [r3, #0]
}
 8001862:	bf00      	nop
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	2400042d 	.word	0x2400042d

08001870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001876:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <HAL_MspInit+0x30>)
 8001878:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800187c:	4a08      	ldr	r2, [pc, #32]	@ (80018a0 <HAL_MspInit+0x30>)
 800187e:	f043 0302 	orr.w	r3, r3, #2
 8001882:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001886:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <HAL_MspInit+0x30>)
 8001888:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	58024400 	.word	0x58024400

080018a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <NMI_Handler+0x4>

080018ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <HardFault_Handler+0x4>

080018b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <MemManage_Handler+0x4>

080018bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c0:	bf00      	nop
 80018c2:	e7fd      	b.n	80018c0 <BusFault_Handler+0x4>

080018c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <UsageFault_Handler+0x4>

080018cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr

080018da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018fa:	f000 fa23 	bl	8001d44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001908:	4802      	ldr	r0, [pc, #8]	@ (8001914 <DMA1_Stream0_IRQHandler+0x10>)
 800190a:	f003 fe91 	bl	8005630 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	240000a0 	.word	0x240000a0

08001918 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800191c:	4802      	ldr	r0, [pc, #8]	@ (8001928 <DMA1_Stream1_IRQHandler+0x10>)
 800191e:	f003 fe87 	bl	8005630 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	24000310 	.word	0x24000310

0800192c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */
  fdcan1_irq_count++;  /* Increment to verify interrupt fires */
 8001930:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <FDCAN1_IT0_IRQHandler+0x18>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	3301      	adds	r3, #1
 8001936:	4a03      	ldr	r2, [pc, #12]	@ (8001944 <FDCAN1_IT0_IRQHandler+0x18>)
 8001938:	6013      	str	r3, [r2, #0]
  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800193a:	4803      	ldr	r0, [pc, #12]	@ (8001948 <FDCAN1_IT0_IRQHandler+0x1c>)
 800193c:	f005 fe78 	bl	8007630 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	24000430 	.word	0x24000430
 8001948:	24000118 	.word	0x24000118

0800194c <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001950:	4802      	ldr	r0, [pc, #8]	@ (800195c <FDCAN2_IT0_IRQHandler+0x10>)
 8001952:	f005 fe6d 	bl	8007630 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	240001b8 	.word	0x240001b8

08001960 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BMS_FAULT_Pin);
 8001964:	2080      	movs	r0, #128	@ 0x80
 8001966:	f006 fd25 	bl	80083b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IMD_FAULT_Pin);
 800196a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800196e:	f006 fd21 	bl	80083b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BSPD_FAULT_Pin);
 8001972:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001976:	f006 fd1d 	bl	80083b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <TIM1_UP_IRQHandler+0x10>)
 8001986:	f00a fc36 	bl	800c1f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	24000434 	.word	0x24000434

08001994 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PRCHG_BTN_Pin);
 8001998:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800199c:	f006 fd0a 	bl	80083b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RTD_BTN_Pin);
 80019a0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80019a4:	f006 fd06 	bl	80083b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}

080019ac <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80019b0:	4802      	ldr	r0, [pc, #8]	@ (80019bc <ADC3_IRQHandler+0x10>)
 80019b2:	f001 f8b9 	bl	8002b28 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	24000030 	.word	0x24000030

080019c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019c4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ac0 <SystemInit+0x100>)
 80019c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ca:	4a3d      	ldr	r2, [pc, #244]	@ (8001ac0 <SystemInit+0x100>)
 80019cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80019d4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ac4 <SystemInit+0x104>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 030f 	and.w	r3, r3, #15
 80019dc:	2b06      	cmp	r3, #6
 80019de:	d807      	bhi.n	80019f0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80019e0:	4b38      	ldr	r3, [pc, #224]	@ (8001ac4 <SystemInit+0x104>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f023 030f 	bic.w	r3, r3, #15
 80019e8:	4a36      	ldr	r2, [pc, #216]	@ (8001ac4 <SystemInit+0x104>)
 80019ea:	f043 0307 	orr.w	r3, r3, #7
 80019ee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80019f0:	4b35      	ldr	r3, [pc, #212]	@ (8001ac8 <SystemInit+0x108>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a34      	ldr	r2, [pc, #208]	@ (8001ac8 <SystemInit+0x108>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80019fc:	4b32      	ldr	r3, [pc, #200]	@ (8001ac8 <SystemInit+0x108>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001a02:	4b31      	ldr	r3, [pc, #196]	@ (8001ac8 <SystemInit+0x108>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	4930      	ldr	r1, [pc, #192]	@ (8001ac8 <SystemInit+0x108>)
 8001a08:	4b30      	ldr	r3, [pc, #192]	@ (8001acc <SystemInit+0x10c>)
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac4 <SystemInit+0x104>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0308 	and.w	r3, r3, #8
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d007      	beq.n	8001a2a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a1a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac4 <SystemInit+0x104>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f023 030f 	bic.w	r3, r3, #15
 8001a22:	4a28      	ldr	r2, [pc, #160]	@ (8001ac4 <SystemInit+0x104>)
 8001a24:	f043 0307 	orr.w	r3, r3, #7
 8001a28:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001a2a:	4b27      	ldr	r3, [pc, #156]	@ (8001ac8 <SystemInit+0x108>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001a30:	4b25      	ldr	r3, [pc, #148]	@ (8001ac8 <SystemInit+0x108>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001a36:	4b24      	ldr	r3, [pc, #144]	@ (8001ac8 <SystemInit+0x108>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001a3c:	4b22      	ldr	r3, [pc, #136]	@ (8001ac8 <SystemInit+0x108>)
 8001a3e:	4a24      	ldr	r2, [pc, #144]	@ (8001ad0 <SystemInit+0x110>)
 8001a40:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001a42:	4b21      	ldr	r3, [pc, #132]	@ (8001ac8 <SystemInit+0x108>)
 8001a44:	4a23      	ldr	r2, [pc, #140]	@ (8001ad4 <SystemInit+0x114>)
 8001a46:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001a48:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac8 <SystemInit+0x108>)
 8001a4a:	4a23      	ldr	r2, [pc, #140]	@ (8001ad8 <SystemInit+0x118>)
 8001a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac8 <SystemInit+0x108>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001a54:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac8 <SystemInit+0x108>)
 8001a56:	4a20      	ldr	r2, [pc, #128]	@ (8001ad8 <SystemInit+0x118>)
 8001a58:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac8 <SystemInit+0x108>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001a60:	4b19      	ldr	r3, [pc, #100]	@ (8001ac8 <SystemInit+0x108>)
 8001a62:	4a1d      	ldr	r2, [pc, #116]	@ (8001ad8 <SystemInit+0x118>)
 8001a64:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001a66:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <SystemInit+0x108>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a6c:	4b16      	ldr	r3, [pc, #88]	@ (8001ac8 <SystemInit+0x108>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a15      	ldr	r2, [pc, #84]	@ (8001ac8 <SystemInit+0x108>)
 8001a72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a76:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001a78:	4b13      	ldr	r3, [pc, #76]	@ (8001ac8 <SystemInit+0x108>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001a7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <SystemInit+0x108>)
 8001a80:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d113      	bne.n	8001ab4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <SystemInit+0x108>)
 8001a8e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a92:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac8 <SystemInit+0x108>)
 8001a94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a98:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001adc <SystemInit+0x11c>)
 8001a9e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001aa2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001aa4:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <SystemInit+0x108>)
 8001aa6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001aaa:	4a07      	ldr	r2, [pc, #28]	@ (8001ac8 <SystemInit+0x108>)
 8001aac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ab0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	e000ed00 	.word	0xe000ed00
 8001ac4:	52002000 	.word	0x52002000
 8001ac8:	58024400 	.word	0x58024400
 8001acc:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ad0:	02020200 	.word	0x02020200
 8001ad4:	01ff0000 	.word	0x01ff0000
 8001ad8:	01010280 	.word	0x01010280
 8001adc:	52004000 	.word	0x52004000

08001ae0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001ae4:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <ExitRun0Mode+0x2c>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	4a08      	ldr	r2, [pc, #32]	@ (8001b0c <ExitRun0Mode+0x2c>)
 8001aea:	f043 0302 	orr.w	r3, r3, #2
 8001aee:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001af0:	bf00      	nop
 8001af2:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <ExitRun0Mode+0x2c>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d0f9      	beq.n	8001af2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001afe:	bf00      	nop
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	58024800 	.word	0x58024800

08001b10 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b16:	f107 0310 	add.w	r3, r7, #16
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b2e:	4b20      	ldr	r3, [pc, #128]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b30:	4a20      	ldr	r2, [pc, #128]	@ (8001bb4 <MX_TIM1_Init+0xa4>)
 8001b32:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3071;
 8001b34:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b36:	f640 32ff 	movw	r2, #3071	@ 0xbff
 8001b3a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62499;
 8001b42:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b44:	f24f 4223 	movw	r2, #62499	@ 0xf423
 8001b48:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b4a:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b50:	4b17      	ldr	r3, [pc, #92]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b56:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b5c:	4814      	ldr	r0, [pc, #80]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b5e:	f00a fa3d 	bl	800bfdc <HAL_TIM_Base_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001b68:	f7ff fc8e 	bl	8001488 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b70:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b72:	f107 0310 	add.w	r3, r7, #16
 8001b76:	4619      	mov	r1, r3
 8001b78:	480d      	ldr	r0, [pc, #52]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b7a:	f00a fc43 	bl	800c404 <HAL_TIM_ConfigClockSource>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001b84:	f7ff fc80 	bl	8001488 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	4619      	mov	r1, r3
 8001b98:	4805      	ldr	r0, [pc, #20]	@ (8001bb0 <MX_TIM1_Init+0xa0>)
 8001b9a:	f00a fe9d 	bl	800c8d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001ba4:	f7ff fc70 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ba8:	bf00      	nop
 8001baa:	3720      	adds	r7, #32
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	24000434 	.word	0x24000434
 8001bb4:	40010000 	.word	0x40010000

08001bb8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a0e      	ldr	r2, [pc, #56]	@ (8001c00 <HAL_TIM_Base_MspInit+0x48>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d116      	bne.n	8001bf8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <HAL_TIM_Base_MspInit+0x4c>)
 8001bcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bd0:	4a0c      	ldr	r2, [pc, #48]	@ (8001c04 <HAL_TIM_Base_MspInit+0x4c>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bda:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <HAL_TIM_Base_MspInit+0x4c>)
 8001bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 8001be8:	2200      	movs	r2, #0
 8001bea:	2101      	movs	r1, #1
 8001bec:	2019      	movs	r0, #25
 8001bee:	f002 fb92 	bl	8004316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001bf2:	2019      	movs	r0, #25
 8001bf4:	f002 fba9 	bl	800434a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40010000 	.word	0x40010000
 8001c04:	58024400 	.word	0x58024400

08001c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001c08:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001c44 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001c0c:	f7ff ff68 	bl	8001ae0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c10:	f7ff fed6 	bl	80019c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c14:	480c      	ldr	r0, [pc, #48]	@ (8001c48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c16:	490d      	ldr	r1, [pc, #52]	@ (8001c4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c18:	4a0d      	ldr	r2, [pc, #52]	@ (8001c50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c1c:	e002      	b.n	8001c24 <LoopCopyDataInit>

08001c1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c22:	3304      	adds	r3, #4

08001c24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c28:	d3f9      	bcc.n	8001c1e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c2c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c30:	e001      	b.n	8001c36 <LoopFillZerobss>

08001c32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c34:	3204      	adds	r2, #4

08001c36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c38:	d3fb      	bcc.n	8001c32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c3a:	f00a ff0f 	bl	800ca5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3e:	f7ff fadf 	bl	8001200 <main>
  bx  lr
 8001c42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c44:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001c48:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001c4c:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8001c50:	0807bc1c 	.word	0x0807bc1c
  ldr r2, =_sbss
 8001c54:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8001c58:	24000484 	.word	0x24000484

08001c5c <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c5c:	e7fe      	b.n	8001c5c <ADC_IRQHandler>
	...

08001c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c66:	2003      	movs	r0, #3
 8001c68:	f002 fb4a 	bl	8004300 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c6c:	f007 fc10 	bl	8009490 <HAL_RCC_GetSysClockFreq>
 8001c70:	4602      	mov	r2, r0
 8001c72:	4b15      	ldr	r3, [pc, #84]	@ (8001cc8 <HAL_Init+0x68>)
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	0a1b      	lsrs	r3, r3, #8
 8001c78:	f003 030f 	and.w	r3, r3, #15
 8001c7c:	4913      	ldr	r1, [pc, #76]	@ (8001ccc <HAL_Init+0x6c>)
 8001c7e:	5ccb      	ldrb	r3, [r1, r3]
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	fa22 f303 	lsr.w	r3, r2, r3
 8001c88:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <HAL_Init+0x68>)
 8001c8c:	699b      	ldr	r3, [r3, #24]
 8001c8e:	f003 030f 	and.w	r3, r3, #15
 8001c92:	4a0e      	ldr	r2, [pc, #56]	@ (8001ccc <HAL_Init+0x6c>)
 8001c94:	5cd3      	ldrb	r3, [r2, r3]
 8001c96:	f003 031f 	and.w	r3, r3, #31
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd0 <HAL_Init+0x70>)
 8001ca2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ca4:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd4 <HAL_Init+0x74>)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001caa:	2000      	movs	r0, #0
 8001cac:	f000 f814 	bl	8001cd8 <HAL_InitTick>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e002      	b.n	8001cc0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001cba:	f7ff fdd9 	bl	8001870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	58024400 	.word	0x58024400
 8001ccc:	0807bbec 	.word	0x0807bbec
 8001cd0:	24000008 	.word	0x24000008
 8001cd4:	24000004 	.word	0x24000004

08001cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001ce0:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <HAL_InitTick+0x60>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d101      	bne.n	8001cec <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e021      	b.n	8001d30 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001cec:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <HAL_InitTick+0x64>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HAL_InitTick+0x60>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d02:	4618      	mov	r0, r3
 8001d04:	f002 fb2f 	bl	8004366 <HAL_SYSTICK_Config>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e00e      	b.n	8001d30 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b0f      	cmp	r3, #15
 8001d16:	d80a      	bhi.n	8001d2e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d20:	f002 faf9 	bl	8004316 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d24:	4a06      	ldr	r2, [pc, #24]	@ (8001d40 <HAL_InitTick+0x68>)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	e000      	b.n	8001d30 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	24000010 	.word	0x24000010
 8001d3c:	24000004 	.word	0x24000004
 8001d40:	2400000c 	.word	0x2400000c

08001d44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <HAL_IncTick+0x20>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <HAL_IncTick+0x24>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4413      	add	r3, r2
 8001d54:	4a04      	ldr	r2, [pc, #16]	@ (8001d68 <HAL_IncTick+0x24>)
 8001d56:	6013      	str	r3, [r2, #0]
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	24000010 	.word	0x24000010
 8001d68:	24000480 	.word	0x24000480

08001d6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d70:	4b03      	ldr	r3, [pc, #12]	@ (8001d80 <HAL_GetTick+0x14>)
 8001d72:	681b      	ldr	r3, [r3, #0]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	24000480 	.word	0x24000480

08001d84 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001d8e:	4b07      	ldr	r3, [pc, #28]	@ (8001dac <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001d90:	685a      	ldr	r2, [r3, #4]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	43db      	mvns	r3, r3
 8001d96:	401a      	ands	r2, r3
 8001d98:	4904      	ldr	r1, [pc, #16]	@ (8001dac <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	604b      	str	r3, [r1, #4]
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	58000400 	.word	0x58000400

08001db0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	609a      	str	r2, [r3, #8]
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b083      	sub	sp, #12
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	431a      	orrs	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	609a      	str	r2, [r3, #8]
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b087      	sub	sp, #28
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a18      	ldr	r2, [pc, #96]	@ (8001e88 <LL_ADC_SetChannelPreselection+0x70>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d027      	beq.n	8001e7a <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d107      	bne.n	8001e44 <LL_ADC_SetChannelPreselection+0x2c>
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	0e9b      	lsrs	r3, r3, #26
 8001e38:	f003 031f 	and.w	r3, r3, #31
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	e015      	b.n	8001e70 <LL_ADC_SetChannelPreselection+0x58>
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	fa93 f3a3 	rbit	r3, r3
 8001e4e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8001e5a:	2320      	movs	r3, #32
 8001e5c:	e003      	b.n	8001e66 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	fab3 f383 	clz	r3, r3
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	f003 031f 	and.w	r3, r3, #31
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	69d2      	ldr	r2, [r2, #28]
 8001e74:	431a      	orrs	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8001e7a:	bf00      	nop
 8001e7c:	371c      	adds	r7, #28
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	58026000 	.word	0x58026000

08001e8c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b087      	sub	sp, #28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
 8001e98:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	3360      	adds	r3, #96	@ 0x60
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4413      	add	r3, r2
 8001ea6:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4a10      	ldr	r2, [pc, #64]	@ (8001eec <LL_ADC_SetOffset+0x60>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d10b      	bne.n	8001ec8 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001ec6:	e00b      	b.n	8001ee0 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	430b      	orrs	r3, r1
 8001eda:	431a      	orrs	r2, r3
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	601a      	str	r2, [r3, #0]
}
 8001ee0:	bf00      	nop
 8001ee2:	371c      	adds	r7, #28
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	58026000 	.word	0x58026000

08001ef0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3360      	adds	r3, #96	@ 0x60
 8001efe:	461a      	mov	r2, r3
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3714      	adds	r7, #20
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	f003 031f 	and.w	r3, r3, #31
 8001f36:	6879      	ldr	r1, [r7, #4]
 8001f38:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	611a      	str	r2, [r3, #16]
}
 8001f42:	bf00      	nop
 8001f44:	3714      	adds	r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
	...

08001f50 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b087      	sub	sp, #28
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8001f90 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d00e      	beq.n	8001f82 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	3360      	adds	r3, #96	@ 0x60
 8001f68:	461a      	mov	r2, r3
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	601a      	str	r2, [r3, #0]
  }
}
 8001f82:	bf00      	nop
 8001f84:	371c      	adds	r7, #28
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	58026000 	.word	0x58026000

08001f94 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b087      	sub	sp, #28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd4 <LL_ADC_SetOffsetSaturation+0x40>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d10e      	bne.n	8001fc6 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	3360      	adds	r3, #96	@ 0x60
 8001fac:	461a      	mov	r2, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	371c      	adds	r7, #28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	58026000 	.word	0x58026000

08001fd8 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b087      	sub	sp, #28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4a0c      	ldr	r2, [pc, #48]	@ (8002018 <LL_ADC_SetOffsetSign+0x40>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d10e      	bne.n	800200a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	3360      	adds	r3, #96	@ 0x60
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	431a      	orrs	r2, r3
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800200a:	bf00      	nop
 800200c:	371c      	adds	r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	58026000 	.word	0x58026000

0800201c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800201c:	b480      	push	{r7}
 800201e:	b087      	sub	sp, #28
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	3360      	adds	r3, #96	@ 0x60
 800202c:	461a      	mov	r2, r3
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4a0c      	ldr	r2, [pc, #48]	@ (800206c <LL_ADC_SetOffsetState+0x50>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d108      	bne.n	8002050 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	431a      	orrs	r2, r3
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800204e:	e007      	b.n	8002060 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	431a      	orrs	r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	601a      	str	r2, [r3, #0]
}
 8002060:	bf00      	nop
 8002062:	371c      	adds	r7, #28
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	58026000 	.word	0x58026000

08002070 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002084:	2301      	movs	r3, #1
 8002086:	e000      	b.n	800208a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002096:	b480      	push	{r7}
 8002098:	b087      	sub	sp, #28
 800209a:	af00      	add	r7, sp, #0
 800209c:	60f8      	str	r0, [r7, #12]
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	3330      	adds	r3, #48	@ 0x30
 80020a6:	461a      	mov	r2, r3
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	0a1b      	lsrs	r3, r3, #8
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	f003 030c 	and.w	r3, r3, #12
 80020b2:	4413      	add	r3, r2
 80020b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	211f      	movs	r1, #31
 80020c2:	fa01 f303 	lsl.w	r3, r1, r3
 80020c6:	43db      	mvns	r3, r3
 80020c8:	401a      	ands	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	0e9b      	lsrs	r3, r3, #26
 80020ce:	f003 011f 	and.w	r1, r3, #31
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	f003 031f 	and.w	r3, r3, #31
 80020d8:	fa01 f303 	lsl.w	r3, r1, r3
 80020dc:	431a      	orrs	r2, r3
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020e2:	bf00      	nop
 80020e4:	371c      	adds	r7, #28
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	f023 0203 	bic.w	r2, r3, #3
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	60da      	str	r2, [r3, #12]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f043 0201 	orr.w	r2, r3, #1
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	60da      	str	r2, [r3, #12]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a08      	ldr	r2, [pc, #32]	@ (8002164 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d107      	bne.n	8002156 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	f023 0203 	bic.w	r2, r3, #3
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	431a      	orrs	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	60da      	str	r2, [r3, #12]
  }
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	58026000 	.word	0x58026000

08002168 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002174:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800217c:	2301      	movs	r3, #1
 800217e:	e000      	b.n	8002182 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800218e:	b480      	push	{r7}
 8002190:	b087      	sub	sp, #28
 8002192:	af00      	add	r7, sp, #0
 8002194:	60f8      	str	r0, [r7, #12]
 8002196:	60b9      	str	r1, [r7, #8]
 8002198:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3314      	adds	r3, #20
 800219e:	461a      	mov	r2, r3
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	0e5b      	lsrs	r3, r3, #25
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	f003 0304 	and.w	r3, r3, #4
 80021aa:	4413      	add	r3, r2
 80021ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	0d1b      	lsrs	r3, r3, #20
 80021b6:	f003 031f 	and.w	r3, r3, #31
 80021ba:	2107      	movs	r1, #7
 80021bc:	fa01 f303 	lsl.w	r3, r1, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	401a      	ands	r2, r3
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	0d1b      	lsrs	r3, r3, #20
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	6879      	ldr	r1, [r7, #4]
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	431a      	orrs	r2, r3
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021d8:	bf00      	nop
 80021da:	371c      	adds	r7, #28
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4a1a      	ldr	r2, [pc, #104]	@ (800225c <LL_ADC_SetChannelSingleDiff+0x78>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d115      	bne.n	8002224 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002204:	43db      	mvns	r3, r3
 8002206:	401a      	ands	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f003 0318 	and.w	r3, r3, #24
 800220e:	4914      	ldr	r1, [pc, #80]	@ (8002260 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002210:	40d9      	lsrs	r1, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	400b      	ands	r3, r1
 8002216:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800221a:	431a      	orrs	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002222:	e014      	b.n	800224e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002230:	43db      	mvns	r3, r3
 8002232:	401a      	ands	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f003 0318 	and.w	r3, r3, #24
 800223a:	4909      	ldr	r1, [pc, #36]	@ (8002260 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800223c:	40d9      	lsrs	r1, r3
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	400b      	ands	r3, r1
 8002242:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002246:	431a      	orrs	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800224e:	bf00      	nop
 8002250:	3714      	adds	r7, #20
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	58026000 	.word	0x58026000
 8002260:	000fffff 	.word	0x000fffff

08002264 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 031f 	and.w	r3, r3, #31
}
 8002274:	4618      	mov	r0, r3
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	4b04      	ldr	r3, [pc, #16]	@ (80022bc <LL_ADC_DisableDeepPowerDown+0x20>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6093      	str	r3, [r2, #8]
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	5fffffc0 	.word	0x5fffffc0

080022c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80022d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022d4:	d101      	bne.n	80022da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022d6:	2301      	movs	r3, #1
 80022d8:	e000      	b.n	80022dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	4b05      	ldr	r3, [pc, #20]	@ (800230c <LL_ADC_EnableInternalRegulator+0x24>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	6fffffc0 	.word	0x6fffffc0

08002310 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002320:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002324:	d101      	bne.n	800232a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002326:	2301      	movs	r3, #1
 8002328:	e000      	b.n	800232c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	4b05      	ldr	r3, [pc, #20]	@ (800235c <LL_ADC_Enable+0x24>)
 8002346:	4013      	ands	r3, r2
 8002348:	f043 0201 	orr.w	r2, r3, #1
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr
 800235c:	7fffffc0 	.word	0x7fffffc0

08002360 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689a      	ldr	r2, [r3, #8]
 800236c:	4b05      	ldr	r3, [pc, #20]	@ (8002384 <LL_ADC_Disable+0x24>)
 800236e:	4013      	ands	r3, r2
 8002370:	f043 0202 	orr.w	r2, r3, #2
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr
 8002384:	7fffffc0 	.word	0x7fffffc0

08002388 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	2b01      	cmp	r3, #1
 800239a:	d101      	bne.n	80023a0 <LL_ADC_IsEnabled+0x18>
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <LL_ADC_IsEnabled+0x1a>
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d101      	bne.n	80023c6 <LL_ADC_IsDisableOngoing+0x18>
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <LL_ADC_IsDisableOngoing+0x1a>
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <LL_ADC_REG_StartConversion+0x24>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	f043 0204 	orr.w	r2, r3, #4
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	7fffffc0 	.word	0x7fffffc0

080023fc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	4b05      	ldr	r3, [pc, #20]	@ (8002420 <LL_ADC_REG_StopConversion+0x24>)
 800240a:	4013      	ands	r3, r2
 800240c:	f043 0210 	orr.w	r2, r3, #16
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	7fffffc0 	.word	0x7fffffc0

08002424 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	2b04      	cmp	r3, #4
 8002436:	d101      	bne.n	800243c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
	...

0800244c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <LL_ADC_INJ_StopConversion+0x24>)
 800245a:	4013      	ands	r3, r2
 800245c:	f043 0220 	orr.w	r2, r3, #32
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	7fffffc0 	.word	0x7fffffc0

08002474 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 0308 	and.w	r3, r3, #8
 8002484:	2b08      	cmp	r3, #8
 8002486:	d101      	bne.n	800248c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002488:	2301      	movs	r3, #1
 800248a:	e000      	b.n	800248e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800249c:	b590      	push	{r4, r7, lr}
 800249e:	b089      	sub	sp, #36	@ 0x24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024a4:	2300      	movs	r3, #0
 80024a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e1ee      	b.n	8002894 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d109      	bne.n	80024d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7fd ffb1 	bl	800042c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff feef 	bl	80022c0 <LL_ADC_IsDeepPowerDownEnabled>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d004      	beq.n	80024f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fed5 	bl	800229c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff ff0a 	bl	8002310 <LL_ADC_IsInternalRegulatorEnabled>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d114      	bne.n	800252c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff feee 	bl	80022e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800250c:	4b8e      	ldr	r3, [pc, #568]	@ (8002748 <HAL_ADC_Init+0x2ac>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	099b      	lsrs	r3, r3, #6
 8002512:	4a8e      	ldr	r2, [pc, #568]	@ (800274c <HAL_ADC_Init+0x2b0>)
 8002514:	fba2 2303 	umull	r2, r3, r2, r3
 8002518:	099b      	lsrs	r3, r3, #6
 800251a:	3301      	adds	r3, #1
 800251c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800251e:	e002      	b.n	8002526 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	3b01      	subs	r3, #1
 8002524:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1f9      	bne.n	8002520 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff feed 	bl	8002310 <LL_ADC_IsInternalRegulatorEnabled>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d10d      	bne.n	8002558 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002540:	f043 0210 	orr.w	r2, r3, #16
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800254c:	f043 0201 	orr.w	r2, r3, #1
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff ff61 	bl	8002424 <LL_ADC_REG_IsConversionOngoing>
 8002562:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002568:	f003 0310 	and.w	r3, r3, #16
 800256c:	2b00      	cmp	r3, #0
 800256e:	f040 8188 	bne.w	8002882 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	2b00      	cmp	r3, #0
 8002576:	f040 8184 	bne.w	8002882 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800257e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002582:	f043 0202 	orr.w	r2, r3, #2
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff fefa 	bl	8002388 <LL_ADC_IsEnabled>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d136      	bne.n	8002608 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a6c      	ldr	r2, [pc, #432]	@ (8002750 <HAL_ADC_Init+0x2b4>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d004      	beq.n	80025ae <HAL_ADC_Init+0x112>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a6a      	ldr	r2, [pc, #424]	@ (8002754 <HAL_ADC_Init+0x2b8>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d10e      	bne.n	80025cc <HAL_ADC_Init+0x130>
 80025ae:	4868      	ldr	r0, [pc, #416]	@ (8002750 <HAL_ADC_Init+0x2b4>)
 80025b0:	f7ff feea 	bl	8002388 <LL_ADC_IsEnabled>
 80025b4:	4604      	mov	r4, r0
 80025b6:	4867      	ldr	r0, [pc, #412]	@ (8002754 <HAL_ADC_Init+0x2b8>)
 80025b8:	f7ff fee6 	bl	8002388 <LL_ADC_IsEnabled>
 80025bc:	4603      	mov	r3, r0
 80025be:	4323      	orrs	r3, r4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	bf0c      	ite	eq
 80025c4:	2301      	moveq	r3, #1
 80025c6:	2300      	movne	r3, #0
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	e008      	b.n	80025de <HAL_ADC_Init+0x142>
 80025cc:	4862      	ldr	r0, [pc, #392]	@ (8002758 <HAL_ADC_Init+0x2bc>)
 80025ce:	f7ff fedb 	bl	8002388 <LL_ADC_IsEnabled>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf0c      	ite	eq
 80025d8:	2301      	moveq	r3, #1
 80025da:	2300      	movne	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d012      	beq.n	8002608 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a5a      	ldr	r2, [pc, #360]	@ (8002750 <HAL_ADC_Init+0x2b4>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d004      	beq.n	80025f6 <HAL_ADC_Init+0x15a>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a58      	ldr	r2, [pc, #352]	@ (8002754 <HAL_ADC_Init+0x2b8>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d101      	bne.n	80025fa <HAL_ADC_Init+0x15e>
 80025f6:	4a59      	ldr	r2, [pc, #356]	@ (800275c <HAL_ADC_Init+0x2c0>)
 80025f8:	e000      	b.n	80025fc <HAL_ADC_Init+0x160>
 80025fa:	4a59      	ldr	r2, [pc, #356]	@ (8002760 <HAL_ADC_Init+0x2c4>)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	4619      	mov	r1, r3
 8002602:	4610      	mov	r0, r2
 8002604:	f7ff fbd4 	bl	8001db0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a52      	ldr	r2, [pc, #328]	@ (8002758 <HAL_ADC_Init+0x2bc>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d129      	bne.n	8002666 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	7e5b      	ldrb	r3, [r3, #25]
 8002616:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800261c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002622:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	2b08      	cmp	r3, #8
 800262a:	d013      	beq.n	8002654 <HAL_ADC_Init+0x1b8>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b0c      	cmp	r3, #12
 8002632:	d00d      	beq.n	8002650 <HAL_ADC_Init+0x1b4>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	2b1c      	cmp	r3, #28
 800263a:	d007      	beq.n	800264c <HAL_ADC_Init+0x1b0>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2b18      	cmp	r3, #24
 8002642:	d101      	bne.n	8002648 <HAL_ADC_Init+0x1ac>
 8002644:	2318      	movs	r3, #24
 8002646:	e006      	b.n	8002656 <HAL_ADC_Init+0x1ba>
 8002648:	2300      	movs	r3, #0
 800264a:	e004      	b.n	8002656 <HAL_ADC_Init+0x1ba>
 800264c:	2310      	movs	r3, #16
 800264e:	e002      	b.n	8002656 <HAL_ADC_Init+0x1ba>
 8002650:	2308      	movs	r3, #8
 8002652:	e000      	b.n	8002656 <HAL_ADC_Init+0x1ba>
 8002654:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8002656:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800265e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002660:	4313      	orrs	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]
 8002664:	e00e      	b.n	8002684 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	7e5b      	ldrb	r3, [r3, #25]
 800266a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002670:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002676:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800267e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 3020 	ldrb.w	r3, [r3, #32]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d106      	bne.n	800269c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002692:	3b01      	subs	r3, #1
 8002694:	045b      	lsls	r3, r3, #17
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4313      	orrs	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d009      	beq.n	80026b8 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a26      	ldr	r2, [pc, #152]	@ (8002758 <HAL_ADC_Init+0x2bc>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d115      	bne.n	80026ee <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68da      	ldr	r2, [r3, #12]
 80026c8:	4b26      	ldr	r3, [pc, #152]	@ (8002764 <HAL_ADC_Init+0x2c8>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	69b9      	ldr	r1, [r7, #24]
 80026d2:	430b      	orrs	r3, r1
 80026d4:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	691b      	ldr	r3, [r3, #16]
 80026dc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	611a      	str	r2, [r3, #16]
 80026ec:	e009      	b.n	8002702 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68da      	ldr	r2, [r3, #12]
 80026f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002768 <HAL_ADC_Init+0x2cc>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	6812      	ldr	r2, [r2, #0]
 80026fc:	69b9      	ldr	r1, [r7, #24]
 80026fe:	430b      	orrs	r3, r1
 8002700:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff fe8c 	bl	8002424 <LL_ADC_REG_IsConversionOngoing>
 800270c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff feae 	bl	8002474 <LL_ADC_INJ_IsConversionOngoing>
 8002718:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	2b00      	cmp	r3, #0
 800271e:	f040 808e 	bne.w	800283e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2b00      	cmp	r3, #0
 8002726:	f040 808a 	bne.w	800283e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <HAL_ADC_Init+0x2bc>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d11b      	bne.n	800276c <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	7e1b      	ldrb	r3, [r3, #24]
 8002738:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002740:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
 8002746:	e018      	b.n	800277a <HAL_ADC_Init+0x2de>
 8002748:	24000004 	.word	0x24000004
 800274c:	053e2d63 	.word	0x053e2d63
 8002750:	40022000 	.word	0x40022000
 8002754:	40022100 	.word	0x40022100
 8002758:	58026000 	.word	0x58026000
 800275c:	40022300 	.word	0x40022300
 8002760:	58026300 	.word	0x58026300
 8002764:	fff04007 	.word	0xfff04007
 8002768:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	7e1b      	ldrb	r3, [r3, #24]
 8002770:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8002776:	4313      	orrs	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	4b46      	ldr	r3, [pc, #280]	@ (800289c <HAL_ADC_Init+0x400>)
 8002782:	4013      	ands	r3, r2
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6812      	ldr	r2, [r2, #0]
 8002788:	69b9      	ldr	r1, [r7, #24]
 800278a:	430b      	orrs	r3, r1
 800278c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002794:	2b01      	cmp	r3, #1
 8002796:	d137      	bne.n	8002808 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a3f      	ldr	r2, [pc, #252]	@ (80028a0 <HAL_ADC_Init+0x404>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d116      	bne.n	80027d6 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	691a      	ldr	r2, [r3, #16]
 80027ae:	4b3d      	ldr	r3, [pc, #244]	@ (80028a4 <HAL_ADC_Init+0x408>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80027ba:	4311      	orrs	r1, r2
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027c0:	4311      	orrs	r1, r2
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80027c6:	430a      	orrs	r2, r1
 80027c8:	431a      	orrs	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 0201 	orr.w	r2, r2, #1
 80027d2:	611a      	str	r2, [r3, #16]
 80027d4:	e020      	b.n	8002818 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	691a      	ldr	r2, [r3, #16]
 80027dc:	4b32      	ldr	r3, [pc, #200]	@ (80028a8 <HAL_ADC_Init+0x40c>)
 80027de:	4013      	ands	r3, r2
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027e4:	3a01      	subs	r2, #1
 80027e6:	0411      	lsls	r1, r2, #16
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80027ec:	4311      	orrs	r1, r2
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027f2:	4311      	orrs	r1, r2
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80027f8:	430a      	orrs	r2, r1
 80027fa:	431a      	orrs	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f042 0201 	orr.w	r2, r2, #1
 8002804:	611a      	str	r2, [r3, #16]
 8002806:	e007      	b.n	8002818 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	691a      	ldr	r2, [r3, #16]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a1b      	ldr	r2, [pc, #108]	@ (80028a0 <HAL_ADC_Init+0x404>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d002      	beq.n	800283e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f001 fadb 	bl	8003df4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d10c      	bne.n	8002860 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284c:	f023 010f 	bic.w	r1, r3, #15
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69db      	ldr	r3, [r3, #28]
 8002854:	1e5a      	subs	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	631a      	str	r2, [r3, #48]	@ 0x30
 800285e:	e007      	b.n	8002870 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 020f 	bic.w	r2, r2, #15
 800286e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002874:	f023 0303 	bic.w	r3, r3, #3
 8002878:	f043 0201 	orr.w	r2, r3, #1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	661a      	str	r2, [r3, #96]	@ 0x60
 8002880:	e007      	b.n	8002892 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002886:	f043 0210 	orr.w	r2, r3, #16
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002892:	7ffb      	ldrb	r3, [r7, #31]
}
 8002894:	4618      	mov	r0, r3
 8002896:	3724      	adds	r7, #36	@ 0x24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd90      	pop	{r4, r7, pc}
 800289c:	ffffbffc 	.word	0xffffbffc
 80028a0:	58026000 	.word	0x58026000
 80028a4:	fc00f81f 	.word	0xfc00f81f
 80028a8:	fc00f81e 	.word	0xfc00f81e

080028ac <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a60      	ldr	r2, [pc, #384]	@ (8002a40 <HAL_ADC_Start_DMA+0x194>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d004      	beq.n	80028cc <HAL_ADC_Start_DMA+0x20>
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a5f      	ldr	r2, [pc, #380]	@ (8002a44 <HAL_ADC_Start_DMA+0x198>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d101      	bne.n	80028d0 <HAL_ADC_Start_DMA+0x24>
 80028cc:	4b5e      	ldr	r3, [pc, #376]	@ (8002a48 <HAL_ADC_Start_DMA+0x19c>)
 80028ce:	e000      	b.n	80028d2 <HAL_ADC_Start_DMA+0x26>
 80028d0:	4b5e      	ldr	r3, [pc, #376]	@ (8002a4c <HAL_ADC_Start_DMA+0x1a0>)
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff fcc6 	bl	8002264 <LL_ADC_GetMultimode>
 80028d8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7ff fda0 	bl	8002424 <LL_ADC_REG_IsConversionOngoing>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f040 80a2 	bne.w	8002a30 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d101      	bne.n	80028fa <HAL_ADC_Start_DMA+0x4e>
 80028f6:	2302      	movs	r3, #2
 80028f8:	e09d      	b.n	8002a36 <HAL_ADC_Start_DMA+0x18a>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d006      	beq.n	8002916 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	2b05      	cmp	r3, #5
 800290c:	d003      	beq.n	8002916 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	2b09      	cmp	r3, #9
 8002912:	f040 8086 	bne.w	8002a22 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f001 f8ee 	bl	8003af8 <ADC_Enable>
 800291c:	4603      	mov	r3, r0
 800291e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002920:	7dfb      	ldrb	r3, [r7, #23]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d178      	bne.n	8002a18 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800292a:	4b49      	ldr	r3, [pc, #292]	@ (8002a50 <HAL_ADC_Start_DMA+0x1a4>)
 800292c:	4013      	ands	r3, r2
 800292e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a42      	ldr	r2, [pc, #264]	@ (8002a44 <HAL_ADC_Start_DMA+0x198>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d002      	beq.n	8002946 <HAL_ADC_Start_DMA+0x9a>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	e000      	b.n	8002948 <HAL_ADC_Start_DMA+0x9c>
 8002946:	4b3e      	ldr	r3, [pc, #248]	@ (8002a40 <HAL_ADC_Start_DMA+0x194>)
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	6812      	ldr	r2, [r2, #0]
 800294c:	4293      	cmp	r3, r2
 800294e:	d002      	beq.n	8002956 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d105      	bne.n	8002962 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800295a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002966:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d006      	beq.n	800297c <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002972:	f023 0206 	bic.w	r2, r3, #6
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	665a      	str	r2, [r3, #100]	@ 0x64
 800297a:	e002      	b.n	8002982 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002986:	4a33      	ldr	r2, [pc, #204]	@ (8002a54 <HAL_ADC_Start_DMA+0x1a8>)
 8002988:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800298e:	4a32      	ldr	r2, [pc, #200]	@ (8002a58 <HAL_ADC_Start_DMA+0x1ac>)
 8002990:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002996:	4a31      	ldr	r2, [pc, #196]	@ (8002a5c <HAL_ADC_Start_DMA+0x1b0>)
 8002998:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	221c      	movs	r2, #28
 80029a0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f042 0210 	orr.w	r2, r2, #16
 80029b8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a28      	ldr	r2, [pc, #160]	@ (8002a60 <HAL_ADC_Start_DMA+0x1b4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d10f      	bne.n	80029e4 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	4619      	mov	r1, r3
 80029d2:	4610      	mov	r0, r2
 80029d4:	f7ff fbae 	bl	8002134 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff fb99 	bl	8002114 <LL_ADC_EnableDMAReq>
 80029e2:	e007      	b.n	80029f4 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ec:	4619      	mov	r1, r3
 80029ee:	4610      	mov	r0, r2
 80029f0:	f7ff fb7d 	bl	80020ee <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	3340      	adds	r3, #64	@ 0x40
 80029fe:	4619      	mov	r1, r3
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f002 f88c 	bl	8004b20 <HAL_DMA_Start_IT>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff fcdf 	bl	80023d4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002a16:	e00d      	b.n	8002a34 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8002a20:	e008      	b.n	8002a34 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8002a2e:	e001      	b.n	8002a34 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002a30:	2302      	movs	r3, #2
 8002a32:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40022000 	.word	0x40022000
 8002a44:	40022100 	.word	0x40022100
 8002a48:	40022300 	.word	0x40022300
 8002a4c:	58026300 	.word	0x58026300
 8002a50:	fffff0fe 	.word	0xfffff0fe
 8002a54:	08003ccb 	.word	0x08003ccb
 8002a58:	08003da3 	.word	0x08003da3
 8002a5c:	08003dbf 	.word	0x08003dbf
 8002a60:	58026000 	.word	0x58026000

08002a64 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d101      	bne.n	8002a7a <HAL_ADC_Stop_DMA+0x16>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e04f      	b.n	8002b1a <HAL_ADC_Stop_DMA+0xb6>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002a82:	2103      	movs	r1, #3
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 ff7b 	bl	8003980 <ADC_ConversionStop>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002a8e:	7bfb      	ldrb	r3, [r7, #15]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d13d      	bne.n	8002b10 <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 0203 	bic.w	r2, r2, #3
 8002aa2:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d10f      	bne.n	8002ad2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f002 fa9c 	bl	8004ff4 <HAL_DMA_Abort>
 8002abc:	4603      	mov	r3, r0
 8002abe:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d005      	beq.n	8002ad2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f022 0210 	bic.w	r2, r2, #16
 8002ae0:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8002ae2:	7bfb      	ldrb	r3, [r7, #15]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d105      	bne.n	8002af4 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f001 f88f 	bl	8003c0c <ADC_Disable>
 8002aee:	4603      	mov	r3, r0
 8002af0:	73fb      	strb	r3, [r7, #15]
 8002af2:	e002      	b.n	8002afa <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f001 f889 	bl	8003c0c <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002afa:	7bfb      	ldrb	r3, [r7, #15]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d107      	bne.n	8002b10 <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b04:	4b07      	ldr	r3, [pc, #28]	@ (8002b24 <HAL_ADC_Stop_DMA+0xc0>)
 8002b06:	4013      	ands	r3, r2
 8002b08:	f043 0201 	orr.w	r2, r3, #1
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	ffffeefe 	.word	0xffffeefe

08002b28 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08a      	sub	sp, #40	@ 0x28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002b30:	2300      	movs	r3, #0
 8002b32:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a87      	ldr	r2, [pc, #540]	@ (8002d68 <HAL_ADC_IRQHandler+0x240>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d004      	beq.n	8002b58 <HAL_ADC_IRQHandler+0x30>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a86      	ldr	r2, [pc, #536]	@ (8002d6c <HAL_ADC_IRQHandler+0x244>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d101      	bne.n	8002b5c <HAL_ADC_IRQHandler+0x34>
 8002b58:	4b85      	ldr	r3, [pc, #532]	@ (8002d70 <HAL_ADC_IRQHandler+0x248>)
 8002b5a:	e000      	b.n	8002b5e <HAL_ADC_IRQHandler+0x36>
 8002b5c:	4b85      	ldr	r3, [pc, #532]	@ (8002d74 <HAL_ADC_IRQHandler+0x24c>)
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff fb80 	bl	8002264 <LL_ADC_GetMultimode>
 8002b64:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d017      	beq.n	8002ba0 <HAL_ADC_IRQHandler+0x78>
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d012      	beq.n	8002ba0 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b7e:	f003 0310 	and.w	r3, r3, #16
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d105      	bne.n	8002b92 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b8a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f001 fada 	bl	800414c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2202      	movs	r2, #2
 8002b9e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f003 0304 	and.w	r3, r3, #4
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d004      	beq.n	8002bb4 <HAL_ADC_IRQHandler+0x8c>
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10a      	bne.n	8002bca <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 8083 	beq.w	8002cc6 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	f003 0308 	and.w	r3, r3, #8
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d07d      	beq.n	8002cc6 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bce:	f003 0310 	and.w	r3, r3, #16
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d105      	bne.n	8002be2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bda:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff fa42 	bl	8002070 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d062      	beq.n	8002cb8 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a5d      	ldr	r2, [pc, #372]	@ (8002d6c <HAL_ADC_IRQHandler+0x244>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d002      	beq.n	8002c02 <HAL_ADC_IRQHandler+0xda>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	e000      	b.n	8002c04 <HAL_ADC_IRQHandler+0xdc>
 8002c02:	4b59      	ldr	r3, [pc, #356]	@ (8002d68 <HAL_ADC_IRQHandler+0x240>)
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6812      	ldr	r2, [r2, #0]
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d008      	beq.n	8002c1e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d005      	beq.n	8002c1e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2b05      	cmp	r3, #5
 8002c16:	d002      	beq.n	8002c1e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	2b09      	cmp	r3, #9
 8002c1c:	d104      	bne.n	8002c28 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	623b      	str	r3, [r7, #32]
 8002c26:	e00c      	b.n	8002c42 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a4f      	ldr	r2, [pc, #316]	@ (8002d6c <HAL_ADC_IRQHandler+0x244>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d002      	beq.n	8002c38 <HAL_ADC_IRQHandler+0x110>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	e000      	b.n	8002c3a <HAL_ADC_IRQHandler+0x112>
 8002c38:	4b4b      	ldr	r3, [pc, #300]	@ (8002d68 <HAL_ADC_IRQHandler+0x240>)
 8002c3a:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002c42:	6a3b      	ldr	r3, [r7, #32]
 8002c44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d135      	bne.n	8002cb8 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0308 	and.w	r3, r3, #8
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d12e      	bne.n	8002cb8 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fbe0 	bl	8002424 <LL_ADC_REG_IsConversionOngoing>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d11a      	bne.n	8002ca0 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 020c 	bic.w	r2, r2, #12
 8002c78:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c7e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d112      	bne.n	8002cb8 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c96:	f043 0201 	orr.w	r2, r3, #1
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	661a      	str	r2, [r3, #96]	@ 0x60
 8002c9e:	e00b      	b.n	8002cb8 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ca4:	f043 0210 	orr.w	r2, r3, #16
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7fe f8c9 	bl	8000e50 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	220c      	movs	r2, #12
 8002cc4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	f003 0320 	and.w	r3, r3, #32
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d004      	beq.n	8002cda <HAL_ADC_IRQHandler+0x1b2>
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	f003 0320 	and.w	r3, r3, #32
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10b      	bne.n	8002cf2 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 80a0 	beq.w	8002e26 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 809a 	beq.w	8002e26 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cf6:	f003 0310 	and.w	r3, r3, #16
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d105      	bne.n	8002d0a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d02:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff fa2a 	bl	8002168 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002d14:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff f9a8 	bl	8002070 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d20:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a11      	ldr	r2, [pc, #68]	@ (8002d6c <HAL_ADC_IRQHandler+0x244>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d002      	beq.n	8002d32 <HAL_ADC_IRQHandler+0x20a>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	e000      	b.n	8002d34 <HAL_ADC_IRQHandler+0x20c>
 8002d32:	4b0d      	ldr	r3, [pc, #52]	@ (8002d68 <HAL_ADC_IRQHandler+0x240>)
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	6812      	ldr	r2, [r2, #0]
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d008      	beq.n	8002d4e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d005      	beq.n	8002d4e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	2b06      	cmp	r3, #6
 8002d46:	d002      	beq.n	8002d4e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2b07      	cmp	r3, #7
 8002d4c:	d104      	bne.n	8002d58 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	623b      	str	r3, [r7, #32]
 8002d56:	e014      	b.n	8002d82 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a03      	ldr	r2, [pc, #12]	@ (8002d6c <HAL_ADC_IRQHandler+0x244>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d00a      	beq.n	8002d78 <HAL_ADC_IRQHandler+0x250>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	e008      	b.n	8002d7a <HAL_ADC_IRQHandler+0x252>
 8002d68:	40022000 	.word	0x40022000
 8002d6c:	40022100 	.word	0x40022100
 8002d70:	40022300 	.word	0x40022300
 8002d74:	58026300 	.word	0x58026300
 8002d78:	4b84      	ldr	r3, [pc, #528]	@ (8002f8c <HAL_ADC_IRQHandler+0x464>)
 8002d7a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d047      	beq.n	8002e18 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002d88:	6a3b      	ldr	r3, [r7, #32]
 8002d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d007      	beq.n	8002da2 <HAL_ADC_IRQHandler+0x27a>
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d03f      	beq.n	8002e18 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002d98:	6a3b      	ldr	r3, [r7, #32]
 8002d9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d13a      	bne.n	8002e18 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dac:	2b40      	cmp	r3, #64	@ 0x40
 8002dae:	d133      	bne.n	8002e18 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002db0:	6a3b      	ldr	r3, [r7, #32]
 8002db2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d12e      	bne.n	8002e18 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fb58 	bl	8002474 <LL_ADC_INJ_IsConversionOngoing>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d11a      	bne.n	8002e00 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002dd8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dde:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d112      	bne.n	8002e18 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df6:	f043 0201 	orr.w	r2, r3, #1
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	661a      	str	r2, [r3, #96]	@ 0x60
 8002dfe:	e00b      	b.n	8002e18 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e04:	f043 0210 	orr.w	r2, r3, #16
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e10:	f043 0201 	orr.w	r2, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f001 f96f 	bl	80040fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2260      	movs	r2, #96	@ 0x60
 8002e24:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d011      	beq.n	8002e54 <HAL_ADC_IRQHandler+0x32c>
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00c      	beq.n	8002e54 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f8b2 	bl	8002fb0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2280      	movs	r2, #128	@ 0x80
 8002e52:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d012      	beq.n	8002e84 <HAL_ADC_IRQHandler+0x35c>
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00d      	beq.n	8002e84 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e6c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f001 f955 	bl	8004124 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e82:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d012      	beq.n	8002eb4 <HAL_ADC_IRQHandler+0x38c>
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d00d      	beq.n	8002eb4 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e9c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f001 f947 	bl	8004138 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eb2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	f003 0310 	and.w	r3, r3, #16
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d043      	beq.n	8002f46 <HAL_ADC_IRQHandler+0x41e>
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	f003 0310 	and.w	r3, r3, #16
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d03e      	beq.n	8002f46 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d102      	bne.n	8002ed6 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ed4:	e021      	b.n	8002f1a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d015      	beq.n	8002f08 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a2a      	ldr	r2, [pc, #168]	@ (8002f8c <HAL_ADC_IRQHandler+0x464>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d004      	beq.n	8002ef0 <HAL_ADC_IRQHandler+0x3c8>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a29      	ldr	r2, [pc, #164]	@ (8002f90 <HAL_ADC_IRQHandler+0x468>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d101      	bne.n	8002ef4 <HAL_ADC_IRQHandler+0x3cc>
 8002ef0:	4b28      	ldr	r3, [pc, #160]	@ (8002f94 <HAL_ADC_IRQHandler+0x46c>)
 8002ef2:	e000      	b.n	8002ef6 <HAL_ADC_IRQHandler+0x3ce>
 8002ef4:	4b28      	ldr	r3, [pc, #160]	@ (8002f98 <HAL_ADC_IRQHandler+0x470>)
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff f9c2 	bl	8002280 <LL_ADC_GetMultiDMATransfer>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00b      	beq.n	8002f1a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002f02:	2301      	movs	r3, #1
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f06:	e008      	b.n	8002f1a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002f16:	2301      	movs	r3, #1
 8002f18:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d10e      	bne.n	8002f3e <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f24:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f30:	f043 0202 	orr.w	r2, r3, #2
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 f843 	bl	8002fc4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2210      	movs	r2, #16
 8002f44:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d018      	beq.n	8002f82 <HAL_ADC_IRQHandler+0x45a>
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d013      	beq.n	8002f82 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f5e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f6a:	f043 0208 	orr.w	r2, r3, #8
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f7a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f001 f8c7 	bl	8004110 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002f82:	bf00      	nop
 8002f84:	3728      	adds	r7, #40	@ 0x28
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40022000 	.word	0x40022000
 8002f90:	40022100 	.word	0x40022100
 8002f94:	40022300 	.word	0x40022300
 8002f98:	58026300 	.word	0x58026300

08002f9c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002fd8:	b590      	push	{r4, r7, lr}
 8002fda:	b0a5      	sub	sp, #148	@ 0x94
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ff2:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	4aa4      	ldr	r2, [pc, #656]	@ (800328c <HAL_ADC_ConfigChannel+0x2b4>)
 8002ffa:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003002:	2b01      	cmp	r3, #1
 8003004:	d102      	bne.n	800300c <HAL_ADC_ConfigChannel+0x34>
 8003006:	2302      	movs	r3, #2
 8003008:	f000 bca2 	b.w	8003950 <HAL_ADC_ConfigChannel+0x978>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff fa03 	bl	8002424 <LL_ADC_REG_IsConversionOngoing>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	f040 8486 	bne.w	8003932 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2b00      	cmp	r3, #0
 800302c:	db31      	blt.n	8003092 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a97      	ldr	r2, [pc, #604]	@ (8003290 <HAL_ADC_ConfigChannel+0x2b8>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d02c      	beq.n	8003092 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003040:	2b00      	cmp	r3, #0
 8003042:	d108      	bne.n	8003056 <HAL_ADC_ConfigChannel+0x7e>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	0e9b      	lsrs	r3, r3, #26
 800304a:	f003 031f 	and.w	r3, r3, #31
 800304e:	2201      	movs	r2, #1
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	e016      	b.n	8003084 <HAL_ADC_ConfigChannel+0xac>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800305e:	fa93 f3a3 	rbit	r3, r3
 8003062:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003064:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003066:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003068:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800306e:	2320      	movs	r3, #32
 8003070:	e003      	b.n	800307a <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8003072:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003074:	fab3 f383 	clz	r3, r3
 8003078:	b2db      	uxtb	r3, r3
 800307a:	f003 031f 	and.w	r3, r3, #31
 800307e:	2201      	movs	r2, #1
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6812      	ldr	r2, [r2, #0]
 8003088:	69d1      	ldr	r1, [r2, #28]
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	6812      	ldr	r2, [r2, #0]
 800308e:	430b      	orrs	r3, r1
 8003090:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6818      	ldr	r0, [r3, #0]
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	6859      	ldr	r1, [r3, #4]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	461a      	mov	r2, r3
 80030a0:	f7fe fff9 	bl	8002096 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff f9bb 	bl	8002424 <LL_ADC_REG_IsConversionOngoing>
 80030ae:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff f9dc 	bl	8002474 <LL_ADC_INJ_IsConversionOngoing>
 80030bc:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f040 824a 	bne.w	800355e <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f040 8245 	bne.w	800355e <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6818      	ldr	r0, [r3, #0]
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	6819      	ldr	r1, [r3, #0]
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	461a      	mov	r2, r3
 80030e2:	f7ff f854 	bl	800218e <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a69      	ldr	r2, [pc, #420]	@ (8003290 <HAL_ADC_ConfigChannel+0x2b8>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d10d      	bne.n	800310c <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	695a      	ldr	r2, [r3, #20]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	08db      	lsrs	r3, r3, #3
 80030fc:	f003 0303 	and.w	r3, r3, #3
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	fa02 f303 	lsl.w	r3, r2, r3
 8003106:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800310a:	e032      	b.n	8003172 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800310c:	4b61      	ldr	r3, [pc, #388]	@ (8003294 <HAL_ADC_ConfigChannel+0x2bc>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003114:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003118:	d10b      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x15a>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	695a      	ldr	r2, [r3, #20]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	089b      	lsrs	r3, r3, #2
 8003126:	f003 0307 	and.w	r3, r3, #7
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	e01d      	b.n	800316e <HAL_ADC_ConfigChannel+0x196>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f003 0310 	and.w	r3, r3, #16
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10b      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x180>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	695a      	ldr	r2, [r3, #20]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	089b      	lsrs	r3, r3, #2
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	e00a      	b.n	800316e <HAL_ADC_ConfigChannel+0x196>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	695a      	ldr	r2, [r3, #20]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	089b      	lsrs	r3, r3, #2
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	2b04      	cmp	r3, #4
 8003178:	d048      	beq.n	800320c <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6818      	ldr	r0, [r3, #0]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	6919      	ldr	r1, [r3, #16]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800318a:	f7fe fe7f 	bl	8001e8c <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a3f      	ldr	r2, [pc, #252]	@ (8003290 <HAL_ADC_ConfigChannel+0x2b8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d119      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6818      	ldr	r0, [r3, #0]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	6919      	ldr	r1, [r3, #16]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	461a      	mov	r2, r3
 80031a6:	f7fe ff17 	bl	8001fd8 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6818      	ldr	r0, [r3, #0]
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	6919      	ldr	r1, [r3, #16]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d102      	bne.n	80031c2 <HAL_ADC_ConfigChannel+0x1ea>
 80031bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031c0:	e000      	b.n	80031c4 <HAL_ADC_ConfigChannel+0x1ec>
 80031c2:	2300      	movs	r3, #0
 80031c4:	461a      	mov	r2, r3
 80031c6:	f7fe fee5 	bl	8001f94 <LL_ADC_SetOffsetSaturation>
 80031ca:	e1c8      	b.n	800355e <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6818      	ldr	r0, [r3, #0]
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	6919      	ldr	r1, [r3, #16]
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d102      	bne.n	80031e4 <HAL_ADC_ConfigChannel+0x20c>
 80031de:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80031e2:	e000      	b.n	80031e6 <HAL_ADC_ConfigChannel+0x20e>
 80031e4:	2300      	movs	r3, #0
 80031e6:	461a      	mov	r2, r3
 80031e8:	f7fe feb2 	bl	8001f50 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6818      	ldr	r0, [r3, #0]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	6919      	ldr	r1, [r3, #16]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	7e1b      	ldrb	r3, [r3, #24]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d102      	bne.n	8003202 <HAL_ADC_ConfigChannel+0x22a>
 80031fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003200:	e000      	b.n	8003204 <HAL_ADC_ConfigChannel+0x22c>
 8003202:	2300      	movs	r3, #0
 8003204:	461a      	mov	r2, r3
 8003206:	f7fe fe89 	bl	8001f1c <LL_ADC_SetDataRightShift>
 800320a:	e1a8      	b.n	800355e <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a1f      	ldr	r2, [pc, #124]	@ (8003290 <HAL_ADC_ConfigChannel+0x2b8>)
 8003212:	4293      	cmp	r3, r2
 8003214:	f040 815b 	bne.w	80034ce <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2100      	movs	r1, #0
 800321e:	4618      	mov	r0, r3
 8003220:	f7fe fe66 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 8003224:	4603      	mov	r3, r0
 8003226:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10a      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x26c>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2100      	movs	r1, #0
 8003234:	4618      	mov	r0, r3
 8003236:	f7fe fe5b 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 800323a:	4603      	mov	r3, r0
 800323c:	0e9b      	lsrs	r3, r3, #26
 800323e:	f003 021f 	and.w	r2, r3, #31
 8003242:	e017      	b.n	8003274 <HAL_ADC_ConfigChannel+0x29c>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2100      	movs	r1, #0
 800324a:	4618      	mov	r0, r3
 800324c:	f7fe fe50 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 8003250:	4603      	mov	r3, r0
 8003252:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003254:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003256:	fa93 f3a3 	rbit	r3, r3
 800325a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800325c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800325e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003260:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003266:	2320      	movs	r3, #32
 8003268:	e003      	b.n	8003272 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 800326a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800326c:	fab3 f383 	clz	r3, r3
 8003270:	b2db      	uxtb	r3, r3
 8003272:	461a      	mov	r2, r3
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10b      	bne.n	8003298 <HAL_ADC_ConfigChannel+0x2c0>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	0e9b      	lsrs	r3, r3, #26
 8003286:	f003 031f 	and.w	r3, r3, #31
 800328a:	e017      	b.n	80032bc <HAL_ADC_ConfigChannel+0x2e4>
 800328c:	47ff0000 	.word	0x47ff0000
 8003290:	58026000 	.word	0x58026000
 8003294:	5c001000 	.word	0x5c001000
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80032a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032a8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80032aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80032b0:	2320      	movs	r3, #32
 80032b2:	e003      	b.n	80032bc <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80032b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032b6:	fab3 f383 	clz	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	429a      	cmp	r2, r3
 80032be:	d106      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2200      	movs	r2, #0
 80032c6:	2100      	movs	r1, #0
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fe fea7 	bl	800201c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2101      	movs	r1, #1
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fe fe0b 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 80032da:	4603      	mov	r3, r0
 80032dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d10a      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x322>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2101      	movs	r1, #1
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fe fe00 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 80032f0:	4603      	mov	r3, r0
 80032f2:	0e9b      	lsrs	r3, r3, #26
 80032f4:	f003 021f 	and.w	r2, r3, #31
 80032f8:	e017      	b.n	800332a <HAL_ADC_ConfigChannel+0x352>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2101      	movs	r1, #1
 8003300:	4618      	mov	r0, r3
 8003302:	f7fe fdf5 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 8003306:	4603      	mov	r3, r0
 8003308:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800330c:	fa93 f3a3 	rbit	r3, r3
 8003310:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003312:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003314:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 800331c:	2320      	movs	r3, #32
 800331e:	e003      	b.n	8003328 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8003320:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003322:	fab3 f383 	clz	r3, r3
 8003326:	b2db      	uxtb	r3, r3
 8003328:	461a      	mov	r2, r3
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003332:	2b00      	cmp	r3, #0
 8003334:	d105      	bne.n	8003342 <HAL_ADC_ConfigChannel+0x36a>
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	0e9b      	lsrs	r3, r3, #26
 800333c:	f003 031f 	and.w	r3, r3, #31
 8003340:	e011      	b.n	8003366 <HAL_ADC_ConfigChannel+0x38e>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800334a:	fa93 f3a3 	rbit	r3, r3
 800334e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003352:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003354:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800335a:	2320      	movs	r3, #32
 800335c:	e003      	b.n	8003366 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800335e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003360:	fab3 f383 	clz	r3, r3
 8003364:	b2db      	uxtb	r3, r3
 8003366:	429a      	cmp	r2, r3
 8003368:	d106      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2200      	movs	r2, #0
 8003370:	2101      	movs	r1, #1
 8003372:	4618      	mov	r0, r3
 8003374:	f7fe fe52 	bl	800201c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2102      	movs	r1, #2
 800337e:	4618      	mov	r0, r3
 8003380:	f7fe fdb6 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 8003384:	4603      	mov	r3, r0
 8003386:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800338a:	2b00      	cmp	r3, #0
 800338c:	d10a      	bne.n	80033a4 <HAL_ADC_ConfigChannel+0x3cc>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2102      	movs	r1, #2
 8003394:	4618      	mov	r0, r3
 8003396:	f7fe fdab 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 800339a:	4603      	mov	r3, r0
 800339c:	0e9b      	lsrs	r3, r3, #26
 800339e:	f003 021f 	and.w	r2, r3, #31
 80033a2:	e017      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x3fc>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2102      	movs	r1, #2
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fe fda0 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 80033b0:	4603      	mov	r3, r0
 80033b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80033bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80033c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80033c6:	2320      	movs	r3, #32
 80033c8:	e003      	b.n	80033d2 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80033ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033cc:	fab3 f383 	clz	r3, r3
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	461a      	mov	r2, r3
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d105      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x414>
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	0e9b      	lsrs	r3, r3, #26
 80033e6:	f003 031f 	and.w	r3, r3, #31
 80033ea:	e011      	b.n	8003410 <HAL_ADC_ConfigChannel+0x438>
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033f4:	fa93 f3a3 	rbit	r3, r3
 80033f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80033fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033fc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80033fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003404:	2320      	movs	r3, #32
 8003406:	e003      	b.n	8003410 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340a:	fab3 f383 	clz	r3, r3
 800340e:	b2db      	uxtb	r3, r3
 8003410:	429a      	cmp	r2, r3
 8003412:	d106      	bne.n	8003422 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2200      	movs	r2, #0
 800341a:	2102      	movs	r1, #2
 800341c:	4618      	mov	r0, r3
 800341e:	f7fe fdfd 	bl	800201c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2103      	movs	r1, #3
 8003428:	4618      	mov	r0, r3
 800342a:	f7fe fd61 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 800342e:	4603      	mov	r3, r0
 8003430:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10a      	bne.n	800344e <HAL_ADC_ConfigChannel+0x476>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2103      	movs	r1, #3
 800343e:	4618      	mov	r0, r3
 8003440:	f7fe fd56 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 8003444:	4603      	mov	r3, r0
 8003446:	0e9b      	lsrs	r3, r3, #26
 8003448:	f003 021f 	and.w	r2, r3, #31
 800344c:	e017      	b.n	800347e <HAL_ADC_ConfigChannel+0x4a6>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2103      	movs	r1, #3
 8003454:	4618      	mov	r0, r3
 8003456:	f7fe fd4b 	bl	8001ef0 <LL_ADC_GetOffsetChannel>
 800345a:	4603      	mov	r3, r0
 800345c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800345e:	6a3b      	ldr	r3, [r7, #32]
 8003460:	fa93 f3a3 	rbit	r3, r3
 8003464:	61fb      	str	r3, [r7, #28]
  return result;
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003470:	2320      	movs	r3, #32
 8003472:	e003      	b.n	800347c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003476:	fab3 f383 	clz	r3, r3
 800347a:	b2db      	uxtb	r3, r3
 800347c:	461a      	mov	r2, r3
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003486:	2b00      	cmp	r3, #0
 8003488:	d105      	bne.n	8003496 <HAL_ADC_ConfigChannel+0x4be>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	0e9b      	lsrs	r3, r3, #26
 8003490:	f003 031f 	and.w	r3, r3, #31
 8003494:	e011      	b.n	80034ba <HAL_ADC_ConfigChannel+0x4e2>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	fa93 f3a3 	rbit	r3, r3
 80034a2:	613b      	str	r3, [r7, #16]
  return result;
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80034ae:	2320      	movs	r3, #32
 80034b0:	e003      	b.n	80034ba <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	fab3 f383 	clz	r3, r3
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d14f      	bne.n	800355e <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2200      	movs	r2, #0
 80034c4:	2103      	movs	r1, #3
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fe fda8 	bl	800201c <LL_ADC_SetOffsetState>
 80034cc:	e047      	b.n	800355e <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	069b      	lsls	r3, r3, #26
 80034de:	429a      	cmp	r2, r3
 80034e0:	d107      	bne.n	80034f2 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80034f0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034f8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	069b      	lsls	r3, r3, #26
 8003502:	429a      	cmp	r2, r3
 8003504:	d107      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003514:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800351c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	069b      	lsls	r3, r3, #26
 8003526:	429a      	cmp	r2, r3
 8003528:	d107      	bne.n	800353a <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003538:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003540:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	069b      	lsls	r3, r3, #26
 800354a:	429a      	cmp	r2, r3
 800354c:	d107      	bne.n	800355e <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800355c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4618      	mov	r0, r3
 8003564:	f7fe ff10 	bl	8002388 <LL_ADC_IsEnabled>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	f040 81ea 	bne.w	8003944 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6818      	ldr	r0, [r3, #0]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	6819      	ldr	r1, [r3, #0]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	461a      	mov	r2, r3
 800357e:	f7fe fe31 	bl	80021e4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	4a7a      	ldr	r2, [pc, #488]	@ (8003770 <HAL_ADC_ConfigChannel+0x798>)
 8003588:	4293      	cmp	r3, r2
 800358a:	f040 80e0 	bne.w	800374e <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4977      	ldr	r1, [pc, #476]	@ (8003774 <HAL_ADC_ConfigChannel+0x79c>)
 8003598:	428b      	cmp	r3, r1
 800359a:	d147      	bne.n	800362c <HAL_ADC_ConfigChannel+0x654>
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4975      	ldr	r1, [pc, #468]	@ (8003778 <HAL_ADC_ConfigChannel+0x7a0>)
 80035a2:	428b      	cmp	r3, r1
 80035a4:	d040      	beq.n	8003628 <HAL_ADC_ConfigChannel+0x650>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4974      	ldr	r1, [pc, #464]	@ (800377c <HAL_ADC_ConfigChannel+0x7a4>)
 80035ac:	428b      	cmp	r3, r1
 80035ae:	d039      	beq.n	8003624 <HAL_ADC_ConfigChannel+0x64c>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4972      	ldr	r1, [pc, #456]	@ (8003780 <HAL_ADC_ConfigChannel+0x7a8>)
 80035b6:	428b      	cmp	r3, r1
 80035b8:	d032      	beq.n	8003620 <HAL_ADC_ConfigChannel+0x648>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4971      	ldr	r1, [pc, #452]	@ (8003784 <HAL_ADC_ConfigChannel+0x7ac>)
 80035c0:	428b      	cmp	r3, r1
 80035c2:	d02b      	beq.n	800361c <HAL_ADC_ConfigChannel+0x644>
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	496f      	ldr	r1, [pc, #444]	@ (8003788 <HAL_ADC_ConfigChannel+0x7b0>)
 80035ca:	428b      	cmp	r3, r1
 80035cc:	d024      	beq.n	8003618 <HAL_ADC_ConfigChannel+0x640>
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	496e      	ldr	r1, [pc, #440]	@ (800378c <HAL_ADC_ConfigChannel+0x7b4>)
 80035d4:	428b      	cmp	r3, r1
 80035d6:	d01d      	beq.n	8003614 <HAL_ADC_ConfigChannel+0x63c>
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	496c      	ldr	r1, [pc, #432]	@ (8003790 <HAL_ADC_ConfigChannel+0x7b8>)
 80035de:	428b      	cmp	r3, r1
 80035e0:	d016      	beq.n	8003610 <HAL_ADC_ConfigChannel+0x638>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	496b      	ldr	r1, [pc, #428]	@ (8003794 <HAL_ADC_ConfigChannel+0x7bc>)
 80035e8:	428b      	cmp	r3, r1
 80035ea:	d00f      	beq.n	800360c <HAL_ADC_ConfigChannel+0x634>
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4969      	ldr	r1, [pc, #420]	@ (8003798 <HAL_ADC_ConfigChannel+0x7c0>)
 80035f2:	428b      	cmp	r3, r1
 80035f4:	d008      	beq.n	8003608 <HAL_ADC_ConfigChannel+0x630>
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4968      	ldr	r1, [pc, #416]	@ (800379c <HAL_ADC_ConfigChannel+0x7c4>)
 80035fc:	428b      	cmp	r3, r1
 80035fe:	d101      	bne.n	8003604 <HAL_ADC_ConfigChannel+0x62c>
 8003600:	4b67      	ldr	r3, [pc, #412]	@ (80037a0 <HAL_ADC_ConfigChannel+0x7c8>)
 8003602:	e0a0      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003604:	2300      	movs	r3, #0
 8003606:	e09e      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003608:	4b66      	ldr	r3, [pc, #408]	@ (80037a4 <HAL_ADC_ConfigChannel+0x7cc>)
 800360a:	e09c      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 800360c:	4b66      	ldr	r3, [pc, #408]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7d0>)
 800360e:	e09a      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003610:	4b60      	ldr	r3, [pc, #384]	@ (8003794 <HAL_ADC_ConfigChannel+0x7bc>)
 8003612:	e098      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003614:	4b5e      	ldr	r3, [pc, #376]	@ (8003790 <HAL_ADC_ConfigChannel+0x7b8>)
 8003616:	e096      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003618:	4b64      	ldr	r3, [pc, #400]	@ (80037ac <HAL_ADC_ConfigChannel+0x7d4>)
 800361a:	e094      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 800361c:	4b64      	ldr	r3, [pc, #400]	@ (80037b0 <HAL_ADC_ConfigChannel+0x7d8>)
 800361e:	e092      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003620:	4b64      	ldr	r3, [pc, #400]	@ (80037b4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003622:	e090      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003624:	4b64      	ldr	r3, [pc, #400]	@ (80037b8 <HAL_ADC_ConfigChannel+0x7e0>)
 8003626:	e08e      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003628:	2301      	movs	r3, #1
 800362a:	e08c      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4962      	ldr	r1, [pc, #392]	@ (80037bc <HAL_ADC_ConfigChannel+0x7e4>)
 8003632:	428b      	cmp	r3, r1
 8003634:	d140      	bne.n	80036b8 <HAL_ADC_ConfigChannel+0x6e0>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	494f      	ldr	r1, [pc, #316]	@ (8003778 <HAL_ADC_ConfigChannel+0x7a0>)
 800363c:	428b      	cmp	r3, r1
 800363e:	d039      	beq.n	80036b4 <HAL_ADC_ConfigChannel+0x6dc>
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	494d      	ldr	r1, [pc, #308]	@ (800377c <HAL_ADC_ConfigChannel+0x7a4>)
 8003646:	428b      	cmp	r3, r1
 8003648:	d032      	beq.n	80036b0 <HAL_ADC_ConfigChannel+0x6d8>
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	494c      	ldr	r1, [pc, #304]	@ (8003780 <HAL_ADC_ConfigChannel+0x7a8>)
 8003650:	428b      	cmp	r3, r1
 8003652:	d02b      	beq.n	80036ac <HAL_ADC_ConfigChannel+0x6d4>
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	494a      	ldr	r1, [pc, #296]	@ (8003784 <HAL_ADC_ConfigChannel+0x7ac>)
 800365a:	428b      	cmp	r3, r1
 800365c:	d024      	beq.n	80036a8 <HAL_ADC_ConfigChannel+0x6d0>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4949      	ldr	r1, [pc, #292]	@ (8003788 <HAL_ADC_ConfigChannel+0x7b0>)
 8003664:	428b      	cmp	r3, r1
 8003666:	d01d      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x6cc>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4947      	ldr	r1, [pc, #284]	@ (800378c <HAL_ADC_ConfigChannel+0x7b4>)
 800366e:	428b      	cmp	r3, r1
 8003670:	d016      	beq.n	80036a0 <HAL_ADC_ConfigChannel+0x6c8>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4946      	ldr	r1, [pc, #280]	@ (8003790 <HAL_ADC_ConfigChannel+0x7b8>)
 8003678:	428b      	cmp	r3, r1
 800367a:	d00f      	beq.n	800369c <HAL_ADC_ConfigChannel+0x6c4>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4944      	ldr	r1, [pc, #272]	@ (8003794 <HAL_ADC_ConfigChannel+0x7bc>)
 8003682:	428b      	cmp	r3, r1
 8003684:	d008      	beq.n	8003698 <HAL_ADC_ConfigChannel+0x6c0>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4944      	ldr	r1, [pc, #272]	@ (800379c <HAL_ADC_ConfigChannel+0x7c4>)
 800368c:	428b      	cmp	r3, r1
 800368e:	d101      	bne.n	8003694 <HAL_ADC_ConfigChannel+0x6bc>
 8003690:	4b43      	ldr	r3, [pc, #268]	@ (80037a0 <HAL_ADC_ConfigChannel+0x7c8>)
 8003692:	e058      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003694:	2300      	movs	r3, #0
 8003696:	e056      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003698:	4b43      	ldr	r3, [pc, #268]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7d0>)
 800369a:	e054      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 800369c:	4b3d      	ldr	r3, [pc, #244]	@ (8003794 <HAL_ADC_ConfigChannel+0x7bc>)
 800369e:	e052      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 80036a0:	4b3b      	ldr	r3, [pc, #236]	@ (8003790 <HAL_ADC_ConfigChannel+0x7b8>)
 80036a2:	e050      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 80036a4:	4b41      	ldr	r3, [pc, #260]	@ (80037ac <HAL_ADC_ConfigChannel+0x7d4>)
 80036a6:	e04e      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 80036a8:	4b41      	ldr	r3, [pc, #260]	@ (80037b0 <HAL_ADC_ConfigChannel+0x7d8>)
 80036aa:	e04c      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 80036ac:	4b41      	ldr	r3, [pc, #260]	@ (80037b4 <HAL_ADC_ConfigChannel+0x7dc>)
 80036ae:	e04a      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 80036b0:	4b41      	ldr	r3, [pc, #260]	@ (80037b8 <HAL_ADC_ConfigChannel+0x7e0>)
 80036b2:	e048      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 80036b4:	2301      	movs	r3, #1
 80036b6:	e046      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4940      	ldr	r1, [pc, #256]	@ (80037c0 <HAL_ADC_ConfigChannel+0x7e8>)
 80036be:	428b      	cmp	r3, r1
 80036c0:	d140      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x76c>
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	492c      	ldr	r1, [pc, #176]	@ (8003778 <HAL_ADC_ConfigChannel+0x7a0>)
 80036c8:	428b      	cmp	r3, r1
 80036ca:	d039      	beq.n	8003740 <HAL_ADC_ConfigChannel+0x768>
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	492a      	ldr	r1, [pc, #168]	@ (800377c <HAL_ADC_ConfigChannel+0x7a4>)
 80036d2:	428b      	cmp	r3, r1
 80036d4:	d032      	beq.n	800373c <HAL_ADC_ConfigChannel+0x764>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4929      	ldr	r1, [pc, #164]	@ (8003780 <HAL_ADC_ConfigChannel+0x7a8>)
 80036dc:	428b      	cmp	r3, r1
 80036de:	d02b      	beq.n	8003738 <HAL_ADC_ConfigChannel+0x760>
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4927      	ldr	r1, [pc, #156]	@ (8003784 <HAL_ADC_ConfigChannel+0x7ac>)
 80036e6:	428b      	cmp	r3, r1
 80036e8:	d024      	beq.n	8003734 <HAL_ADC_ConfigChannel+0x75c>
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4926      	ldr	r1, [pc, #152]	@ (8003788 <HAL_ADC_ConfigChannel+0x7b0>)
 80036f0:	428b      	cmp	r3, r1
 80036f2:	d01d      	beq.n	8003730 <HAL_ADC_ConfigChannel+0x758>
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4924      	ldr	r1, [pc, #144]	@ (800378c <HAL_ADC_ConfigChannel+0x7b4>)
 80036fa:	428b      	cmp	r3, r1
 80036fc:	d016      	beq.n	800372c <HAL_ADC_ConfigChannel+0x754>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4923      	ldr	r1, [pc, #140]	@ (8003790 <HAL_ADC_ConfigChannel+0x7b8>)
 8003704:	428b      	cmp	r3, r1
 8003706:	d00f      	beq.n	8003728 <HAL_ADC_ConfigChannel+0x750>
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4926      	ldr	r1, [pc, #152]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7d0>)
 800370e:	428b      	cmp	r3, r1
 8003710:	d008      	beq.n	8003724 <HAL_ADC_ConfigChannel+0x74c>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	492b      	ldr	r1, [pc, #172]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7ec>)
 8003718:	428b      	cmp	r3, r1
 800371a:	d101      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x748>
 800371c:	4b2a      	ldr	r3, [pc, #168]	@ (80037c8 <HAL_ADC_ConfigChannel+0x7f0>)
 800371e:	e012      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003720:	2300      	movs	r3, #0
 8003722:	e010      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003724:	4b27      	ldr	r3, [pc, #156]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7ec>)
 8003726:	e00e      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003728:	4b1a      	ldr	r3, [pc, #104]	@ (8003794 <HAL_ADC_ConfigChannel+0x7bc>)
 800372a:	e00c      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 800372c:	4b18      	ldr	r3, [pc, #96]	@ (8003790 <HAL_ADC_ConfigChannel+0x7b8>)
 800372e:	e00a      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003730:	4b1e      	ldr	r3, [pc, #120]	@ (80037ac <HAL_ADC_ConfigChannel+0x7d4>)
 8003732:	e008      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003734:	4b1e      	ldr	r3, [pc, #120]	@ (80037b0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003736:	e006      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003738:	4b1e      	ldr	r3, [pc, #120]	@ (80037b4 <HAL_ADC_ConfigChannel+0x7dc>)
 800373a:	e004      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 800373c:	4b1e      	ldr	r3, [pc, #120]	@ (80037b8 <HAL_ADC_ConfigChannel+0x7e0>)
 800373e:	e002      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003740:	2301      	movs	r3, #1
 8003742:	e000      	b.n	8003746 <HAL_ADC_ConfigChannel+0x76e>
 8003744:	2300      	movs	r3, #0
 8003746:	4619      	mov	r1, r3
 8003748:	4610      	mov	r0, r2
 800374a:	f7fe fb65 	bl	8001e18 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	f280 80f6 	bge.w	8003944 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a05      	ldr	r2, [pc, #20]	@ (8003774 <HAL_ADC_ConfigChannel+0x79c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d004      	beq.n	800376c <HAL_ADC_ConfigChannel+0x794>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a15      	ldr	r2, [pc, #84]	@ (80037bc <HAL_ADC_ConfigChannel+0x7e4>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d131      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0x7f8>
 800376c:	4b17      	ldr	r3, [pc, #92]	@ (80037cc <HAL_ADC_ConfigChannel+0x7f4>)
 800376e:	e030      	b.n	80037d2 <HAL_ADC_ConfigChannel+0x7fa>
 8003770:	47ff0000 	.word	0x47ff0000
 8003774:	40022000 	.word	0x40022000
 8003778:	04300002 	.word	0x04300002
 800377c:	08600004 	.word	0x08600004
 8003780:	0c900008 	.word	0x0c900008
 8003784:	10c00010 	.word	0x10c00010
 8003788:	14f00020 	.word	0x14f00020
 800378c:	2a000400 	.word	0x2a000400
 8003790:	2e300800 	.word	0x2e300800
 8003794:	32601000 	.word	0x32601000
 8003798:	43210000 	.word	0x43210000
 800379c:	4b840000 	.word	0x4b840000
 80037a0:	4fb80000 	.word	0x4fb80000
 80037a4:	47520000 	.word	0x47520000
 80037a8:	36902000 	.word	0x36902000
 80037ac:	25b00200 	.word	0x25b00200
 80037b0:	21800100 	.word	0x21800100
 80037b4:	1d500080 	.word	0x1d500080
 80037b8:	19200040 	.word	0x19200040
 80037bc:	40022100 	.word	0x40022100
 80037c0:	58026000 	.word	0x58026000
 80037c4:	3ac04000 	.word	0x3ac04000
 80037c8:	3ef08000 	.word	0x3ef08000
 80037cc:	40022300 	.word	0x40022300
 80037d0:	4b61      	ldr	r3, [pc, #388]	@ (8003958 <HAL_ADC_ConfigChannel+0x980>)
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fe fb12 	bl	8001dfc <LL_ADC_GetCommonPathInternalCh>
 80037d8:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a5f      	ldr	r2, [pc, #380]	@ (800395c <HAL_ADC_ConfigChannel+0x984>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d004      	beq.n	80037ee <HAL_ADC_ConfigChannel+0x816>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a5d      	ldr	r2, [pc, #372]	@ (8003960 <HAL_ADC_ConfigChannel+0x988>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d10e      	bne.n	800380c <HAL_ADC_ConfigChannel+0x834>
 80037ee:	485b      	ldr	r0, [pc, #364]	@ (800395c <HAL_ADC_ConfigChannel+0x984>)
 80037f0:	f7fe fdca 	bl	8002388 <LL_ADC_IsEnabled>
 80037f4:	4604      	mov	r4, r0
 80037f6:	485a      	ldr	r0, [pc, #360]	@ (8003960 <HAL_ADC_ConfigChannel+0x988>)
 80037f8:	f7fe fdc6 	bl	8002388 <LL_ADC_IsEnabled>
 80037fc:	4603      	mov	r3, r0
 80037fe:	4323      	orrs	r3, r4
 8003800:	2b00      	cmp	r3, #0
 8003802:	bf0c      	ite	eq
 8003804:	2301      	moveq	r3, #1
 8003806:	2300      	movne	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	e008      	b.n	800381e <HAL_ADC_ConfigChannel+0x846>
 800380c:	4855      	ldr	r0, [pc, #340]	@ (8003964 <HAL_ADC_ConfigChannel+0x98c>)
 800380e:	f7fe fdbb 	bl	8002388 <LL_ADC_IsEnabled>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	bf0c      	ite	eq
 8003818:	2301      	moveq	r3, #1
 800381a:	2300      	movne	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d07d      	beq.n	800391e <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a50      	ldr	r2, [pc, #320]	@ (8003968 <HAL_ADC_ConfigChannel+0x990>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d130      	bne.n	800388e <HAL_ADC_ConfigChannel+0x8b6>
 800382c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800382e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d12b      	bne.n	800388e <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a4a      	ldr	r2, [pc, #296]	@ (8003964 <HAL_ADC_ConfigChannel+0x98c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	f040 8081 	bne.w	8003944 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a45      	ldr	r2, [pc, #276]	@ (800395c <HAL_ADC_ConfigChannel+0x984>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d004      	beq.n	8003856 <HAL_ADC_ConfigChannel+0x87e>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a43      	ldr	r2, [pc, #268]	@ (8003960 <HAL_ADC_ConfigChannel+0x988>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d101      	bne.n	800385a <HAL_ADC_ConfigChannel+0x882>
 8003856:	4a45      	ldr	r2, [pc, #276]	@ (800396c <HAL_ADC_ConfigChannel+0x994>)
 8003858:	e000      	b.n	800385c <HAL_ADC_ConfigChannel+0x884>
 800385a:	4a3f      	ldr	r2, [pc, #252]	@ (8003958 <HAL_ADC_ConfigChannel+0x980>)
 800385c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800385e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003862:	4619      	mov	r1, r3
 8003864:	4610      	mov	r0, r2
 8003866:	f7fe fab6 	bl	8001dd6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800386a:	4b41      	ldr	r3, [pc, #260]	@ (8003970 <HAL_ADC_ConfigChannel+0x998>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	099b      	lsrs	r3, r3, #6
 8003870:	4a40      	ldr	r2, [pc, #256]	@ (8003974 <HAL_ADC_ConfigChannel+0x99c>)
 8003872:	fba2 2303 	umull	r2, r3, r2, r3
 8003876:	099b      	lsrs	r3, r3, #6
 8003878:	3301      	adds	r3, #1
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800387e:	e002      	b.n	8003886 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	3b01      	subs	r3, #1
 8003884:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1f9      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800388c:	e05a      	b.n	8003944 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a39      	ldr	r2, [pc, #228]	@ (8003978 <HAL_ADC_ConfigChannel+0x9a0>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d11e      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x8fe>
 8003898:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800389a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d119      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a2f      	ldr	r2, [pc, #188]	@ (8003964 <HAL_ADC_ConfigChannel+0x98c>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d14b      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a2a      	ldr	r2, [pc, #168]	@ (800395c <HAL_ADC_ConfigChannel+0x984>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d004      	beq.n	80038c0 <HAL_ADC_ConfigChannel+0x8e8>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a29      	ldr	r2, [pc, #164]	@ (8003960 <HAL_ADC_ConfigChannel+0x988>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d101      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x8ec>
 80038c0:	4a2a      	ldr	r2, [pc, #168]	@ (800396c <HAL_ADC_ConfigChannel+0x994>)
 80038c2:	e000      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x8ee>
 80038c4:	4a24      	ldr	r2, [pc, #144]	@ (8003958 <HAL_ADC_ConfigChannel+0x980>)
 80038c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038cc:	4619      	mov	r1, r3
 80038ce:	4610      	mov	r0, r2
 80038d0:	f7fe fa81 	bl	8001dd6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038d4:	e036      	b.n	8003944 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a28      	ldr	r2, [pc, #160]	@ (800397c <HAL_ADC_ConfigChannel+0x9a4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d131      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x96c>
 80038e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d12c      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003964 <HAL_ADC_ConfigChannel+0x98c>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d127      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a18      	ldr	r2, [pc, #96]	@ (800395c <HAL_ADC_ConfigChannel+0x984>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d004      	beq.n	8003908 <HAL_ADC_ConfigChannel+0x930>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a17      	ldr	r2, [pc, #92]	@ (8003960 <HAL_ADC_ConfigChannel+0x988>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d101      	bne.n	800390c <HAL_ADC_ConfigChannel+0x934>
 8003908:	4a18      	ldr	r2, [pc, #96]	@ (800396c <HAL_ADC_ConfigChannel+0x994>)
 800390a:	e000      	b.n	800390e <HAL_ADC_ConfigChannel+0x936>
 800390c:	4a12      	ldr	r2, [pc, #72]	@ (8003958 <HAL_ADC_ConfigChannel+0x980>)
 800390e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003910:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003914:	4619      	mov	r1, r3
 8003916:	4610      	mov	r0, r2
 8003918:	f7fe fa5d 	bl	8001dd6 <LL_ADC_SetCommonPathInternalCh>
 800391c:	e012      	b.n	8003944 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003922:	f043 0220 	orr.w	r2, r3, #32
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003930:	e008      	b.n	8003944 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003936:	f043 0220 	orr.w	r2, r3, #32
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800394c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003950:	4618      	mov	r0, r3
 8003952:	3794      	adds	r7, #148	@ 0x94
 8003954:	46bd      	mov	sp, r7
 8003956:	bd90      	pop	{r4, r7, pc}
 8003958:	58026300 	.word	0x58026300
 800395c:	40022000 	.word	0x40022000
 8003960:	40022100 	.word	0x40022100
 8003964:	58026000 	.word	0x58026000
 8003968:	c7520000 	.word	0xc7520000
 800396c:	40022300 	.word	0x40022300
 8003970:	24000004 	.word	0x24000004
 8003974:	053e2d63 	.word	0x053e2d63
 8003978:	c3210000 	.word	0xc3210000
 800397c:	cb840000 	.word	0xcb840000

08003980 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b088      	sub	sp, #32
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800398a:	2300      	movs	r3, #0
 800398c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4618      	mov	r0, r3
 8003998:	f7fe fd44 	bl	8002424 <LL_ADC_REG_IsConversionOngoing>
 800399c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fe fd66 	bl	8002474 <LL_ADC_INJ_IsConversionOngoing>
 80039a8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d103      	bne.n	80039b8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f000 8098 	beq.w	8003ae8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d02a      	beq.n	8003a1c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	7e5b      	ldrb	r3, [r3, #25]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d126      	bne.n	8003a1c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	7e1b      	ldrb	r3, [r3, #24]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d122      	bne.n	8003a1c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80039d6:	2301      	movs	r3, #1
 80039d8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80039da:	e014      	b.n	8003a06 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	4a45      	ldr	r2, [pc, #276]	@ (8003af4 <ADC_ConversionStop+0x174>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d90d      	bls.n	8003a00 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039e8:	f043 0210 	orr.w	r2, r3, #16
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039f4:	f043 0201 	orr.w	r2, r3, #1
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e074      	b.n	8003aea <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	3301      	adds	r3, #1
 8003a04:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a10:	2b40      	cmp	r3, #64	@ 0x40
 8003a12:	d1e3      	bne.n	80039dc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2240      	movs	r2, #64	@ 0x40
 8003a1a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d014      	beq.n	8003a4c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fe fcfc 	bl	8002424 <LL_ADC_REG_IsConversionOngoing>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00c      	beq.n	8003a4c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fe fcb9 	bl	80023ae <LL_ADC_IsDisableOngoing>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d104      	bne.n	8003a4c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fe fcd8 	bl	80023fc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d014      	beq.n	8003a7c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7fe fd0c 	bl	8002474 <LL_ADC_INJ_IsConversionOngoing>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00c      	beq.n	8003a7c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe fca1 	bl	80023ae <LL_ADC_IsDisableOngoing>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d104      	bne.n	8003a7c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7fe fce8 	bl	800244c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d005      	beq.n	8003a8e <ADC_ConversionStop+0x10e>
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b03      	cmp	r3, #3
 8003a86:	d105      	bne.n	8003a94 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003a88:	230c      	movs	r3, #12
 8003a8a:	617b      	str	r3, [r7, #20]
        break;
 8003a8c:	e005      	b.n	8003a9a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003a8e:	2308      	movs	r3, #8
 8003a90:	617b      	str	r3, [r7, #20]
        break;
 8003a92:	e002      	b.n	8003a9a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003a94:	2304      	movs	r3, #4
 8003a96:	617b      	str	r3, [r7, #20]
        break;
 8003a98:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003a9a:	f7fe f967 	bl	8001d6c <HAL_GetTick>
 8003a9e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003aa0:	e01b      	b.n	8003ada <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003aa2:	f7fe f963 	bl	8001d6c <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b05      	cmp	r3, #5
 8003aae:	d914      	bls.n	8003ada <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00d      	beq.n	8003ada <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac2:	f043 0210 	orr.w	r2, r3, #16
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ace:	f043 0201 	orr.w	r2, r3, #1
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e007      	b.n	8003aea <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1dc      	bne.n	8003aa2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3720      	adds	r7, #32
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	000cdbff 	.word	0x000cdbff

08003af8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7fe fc3f 	bl	8002388 <LL_ADC_IsEnabled>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d16e      	bne.n	8003bee <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	4b38      	ldr	r3, [pc, #224]	@ (8003bf8 <ADC_Enable+0x100>)
 8003b18:	4013      	ands	r3, r2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00d      	beq.n	8003b3a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b22:	f043 0210 	orr.w	r2, r3, #16
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b2e:	f043 0201 	orr.w	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e05a      	b.n	8003bf0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fe fbfa 	bl	8002338 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b44:	f7fe f912 	bl	8001d6c <HAL_GetTick>
 8003b48:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a2b      	ldr	r2, [pc, #172]	@ (8003bfc <ADC_Enable+0x104>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d004      	beq.n	8003b5e <ADC_Enable+0x66>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a29      	ldr	r2, [pc, #164]	@ (8003c00 <ADC_Enable+0x108>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d101      	bne.n	8003b62 <ADC_Enable+0x6a>
 8003b5e:	4b29      	ldr	r3, [pc, #164]	@ (8003c04 <ADC_Enable+0x10c>)
 8003b60:	e000      	b.n	8003b64 <ADC_Enable+0x6c>
 8003b62:	4b29      	ldr	r3, [pc, #164]	@ (8003c08 <ADC_Enable+0x110>)
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7fe fb7d 	bl	8002264 <LL_ADC_GetMultimode>
 8003b6a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a23      	ldr	r2, [pc, #140]	@ (8003c00 <ADC_Enable+0x108>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d002      	beq.n	8003b7c <ADC_Enable+0x84>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	e000      	b.n	8003b7e <ADC_Enable+0x86>
 8003b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8003bfc <ADC_Enable+0x104>)
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	6812      	ldr	r2, [r2, #0]
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d02c      	beq.n	8003be0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d130      	bne.n	8003bee <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b8c:	e028      	b.n	8003be0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fe fbf8 	bl	8002388 <LL_ADC_IsEnabled>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d104      	bne.n	8003ba8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fe fbc8 	bl	8002338 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ba8:	f7fe f8e0 	bl	8001d6c <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d914      	bls.n	8003be0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0301 	and.w	r3, r3, #1
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d00d      	beq.n	8003be0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc8:	f043 0210 	orr.w	r2, r3, #16
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bd4:	f043 0201 	orr.w	r2, r3, #1
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e007      	b.n	8003bf0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d1cf      	bne.n	8003b8e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	8000003f 	.word	0x8000003f
 8003bfc:	40022000 	.word	0x40022000
 8003c00:	40022100 	.word	0x40022100
 8003c04:	40022300 	.word	0x40022300
 8003c08:	58026300 	.word	0x58026300

08003c0c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7fe fbc8 	bl	80023ae <LL_ADC_IsDisableOngoing>
 8003c1e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7fe fbaf 	bl	8002388 <LL_ADC_IsEnabled>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d047      	beq.n	8003cc0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d144      	bne.n	8003cc0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 030d 	and.w	r3, r3, #13
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d10c      	bne.n	8003c5e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fe fb89 	bl	8002360 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2203      	movs	r2, #3
 8003c54:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c56:	f7fe f889 	bl	8001d6c <HAL_GetTick>
 8003c5a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c5c:	e029      	b.n	8003cb2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c62:	f043 0210 	orr.w	r2, r3, #16
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c6e:	f043 0201 	orr.w	r2, r3, #1
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e023      	b.n	8003cc2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c7a:	f7fe f877 	bl	8001d6c <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d914      	bls.n	8003cb2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00d      	beq.n	8003cb2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c9a:	f043 0210 	orr.w	r2, r3, #16
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ca6:	f043 0201 	orr.w	r2, r3, #1
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e007      	b.n	8003cc2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1dc      	bne.n	8003c7a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}

08003cca <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003cca:	b580      	push	{r7, lr}
 8003ccc:	b084      	sub	sp, #16
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cdc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d14b      	bne.n	8003d7c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ce8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0308 	and.w	r3, r3, #8
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d021      	beq.n	8003d42 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fe f9b4 	bl	8002070 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d032      	beq.n	8003d74 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d12b      	bne.n	8003d74 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d11f      	bne.n	8003d74 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d38:	f043 0201 	orr.w	r2, r3, #1
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	661a      	str	r2, [r3, #96]	@ 0x60
 8003d40:	e018      	b.n	8003d74 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	f003 0303 	and.w	r3, r3, #3
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d111      	bne.n	8003d74 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d105      	bne.n	8003d74 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d6c:	f043 0201 	orr.w	r2, r3, #1
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f7fd f86b 	bl	8000e50 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d7a:	e00e      	b.n	8003d9a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d80:	f003 0310 	and.w	r3, r3, #16
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d003      	beq.n	8003d90 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f7ff f91b 	bl	8002fc4 <HAL_ADC_ErrorCallback>
}
 8003d8e:	e004      	b.n	8003d9a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	4798      	blx	r3
}
 8003d9a:	bf00      	nop
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b084      	sub	sp, #16
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dae:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f7ff f8f3 	bl	8002f9c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003db6:	bf00      	nop
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b084      	sub	sp, #16
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dd0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ddc:	f043 0204 	orr.w	r2, r3, #4
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f7ff f8ed 	bl	8002fc4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dea:	bf00      	nop
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
	...

08003df4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a6c      	ldr	r2, [pc, #432]	@ (8003fb4 <ADC_ConfigureBoostMode+0x1c0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d004      	beq.n	8003e10 <ADC_ConfigureBoostMode+0x1c>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a6b      	ldr	r2, [pc, #428]	@ (8003fb8 <ADC_ConfigureBoostMode+0x1c4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d109      	bne.n	8003e24 <ADC_ConfigureBoostMode+0x30>
 8003e10:	4b6a      	ldr	r3, [pc, #424]	@ (8003fbc <ADC_ConfigureBoostMode+0x1c8>)
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	bf14      	ite	ne
 8003e1c:	2301      	movne	r3, #1
 8003e1e:	2300      	moveq	r3, #0
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	e008      	b.n	8003e36 <ADC_ConfigureBoostMode+0x42>
 8003e24:	4b66      	ldr	r3, [pc, #408]	@ (8003fc0 <ADC_ConfigureBoostMode+0x1cc>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	bf14      	ite	ne
 8003e30:	2301      	movne	r3, #1
 8003e32:	2300      	moveq	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d01c      	beq.n	8003e74 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003e3a:	f005 fca3 	bl	8009784 <HAL_RCC_GetHCLKFreq>
 8003e3e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e48:	d010      	beq.n	8003e6c <ADC_ConfigureBoostMode+0x78>
 8003e4a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e4e:	d873      	bhi.n	8003f38 <ADC_ConfigureBoostMode+0x144>
 8003e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e54:	d002      	beq.n	8003e5c <ADC_ConfigureBoostMode+0x68>
 8003e56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e5a:	d16d      	bne.n	8003f38 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	0c1b      	lsrs	r3, r3, #16
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e68:	60fb      	str	r3, [r7, #12]
        break;
 8003e6a:	e068      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	089b      	lsrs	r3, r3, #2
 8003e70:	60fb      	str	r3, [r7, #12]
        break;
 8003e72:	e064      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003e74:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003e78:	f04f 0100 	mov.w	r1, #0
 8003e7c:	f006 fe68 	bl	800ab50 <HAL_RCCEx_GetPeriphCLKFreq>
 8003e80:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003e8a:	d051      	beq.n	8003f30 <ADC_ConfigureBoostMode+0x13c>
 8003e8c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003e90:	d854      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003e92:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003e96:	d047      	beq.n	8003f28 <ADC_ConfigureBoostMode+0x134>
 8003e98:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003e9c:	d84e      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003e9e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003ea2:	d03d      	beq.n	8003f20 <ADC_ConfigureBoostMode+0x12c>
 8003ea4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003ea8:	d848      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003eaa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003eae:	d033      	beq.n	8003f18 <ADC_ConfigureBoostMode+0x124>
 8003eb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003eb4:	d842      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003eb6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003eba:	d029      	beq.n	8003f10 <ADC_ConfigureBoostMode+0x11c>
 8003ebc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003ec0:	d83c      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003ec2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003ec6:	d01a      	beq.n	8003efe <ADC_ConfigureBoostMode+0x10a>
 8003ec8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003ecc:	d836      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003ece:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003ed2:	d014      	beq.n	8003efe <ADC_ConfigureBoostMode+0x10a>
 8003ed4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003ed8:	d830      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003eda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ede:	d00e      	beq.n	8003efe <ADC_ConfigureBoostMode+0x10a>
 8003ee0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ee4:	d82a      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003ee6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003eea:	d008      	beq.n	8003efe <ADC_ConfigureBoostMode+0x10a>
 8003eec:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003ef0:	d824      	bhi.n	8003f3c <ADC_ConfigureBoostMode+0x148>
 8003ef2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ef6:	d002      	beq.n	8003efe <ADC_ConfigureBoostMode+0x10a>
 8003ef8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003efc:	d11e      	bne.n	8003f3c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	0c9b      	lsrs	r3, r3, #18
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0c:	60fb      	str	r3, [r7, #12]
        break;
 8003f0e:	e016      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	091b      	lsrs	r3, r3, #4
 8003f14:	60fb      	str	r3, [r7, #12]
        break;
 8003f16:	e012      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	095b      	lsrs	r3, r3, #5
 8003f1c:	60fb      	str	r3, [r7, #12]
        break;
 8003f1e:	e00e      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	099b      	lsrs	r3, r3, #6
 8003f24:	60fb      	str	r3, [r7, #12]
        break;
 8003f26:	e00a      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	09db      	lsrs	r3, r3, #7
 8003f2c:	60fb      	str	r3, [r7, #12]
        break;
 8003f2e:	e006      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	0a1b      	lsrs	r3, r3, #8
 8003f34:	60fb      	str	r3, [r7, #12]
        break;
 8003f36:	e002      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
        break;
 8003f38:	bf00      	nop
 8003f3a:	e000      	b.n	8003f3e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003f3c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	085b      	lsrs	r3, r3, #1
 8003f42:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	4a1f      	ldr	r2, [pc, #124]	@ (8003fc4 <ADC_ConfigureBoostMode+0x1d0>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d808      	bhi.n	8003f5e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689a      	ldr	r2, [r3, #8]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003f5a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003f5c:	e025      	b.n	8003faa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4a19      	ldr	r2, [pc, #100]	@ (8003fc8 <ADC_ConfigureBoostMode+0x1d4>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d80a      	bhi.n	8003f7c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f78:	609a      	str	r2, [r3, #8]
}
 8003f7a:	e016      	b.n	8003faa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4a13      	ldr	r2, [pc, #76]	@ (8003fcc <ADC_ConfigureBoostMode+0x1d8>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d80a      	bhi.n	8003f9a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f96:	609a      	str	r2, [r3, #8]
}
 8003f98:	e007      	b.n	8003faa <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	689a      	ldr	r2, [r3, #8]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003fa8:	609a      	str	r2, [r3, #8]
}
 8003faa:	bf00      	nop
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40022000 	.word	0x40022000
 8003fb8:	40022100 	.word	0x40022100
 8003fbc:	40022300 	.word	0x40022300
 8003fc0:	58026300 	.word	0x58026300
 8003fc4:	005f5e10 	.word	0x005f5e10
 8003fc8:	00bebc20 	.word	0x00bebc20
 8003fcc:	017d7840 	.word	0x017d7840

08003fd0 <LL_ADC_StartCalibration>:
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	689a      	ldr	r2, [r3, #8]
 8003fe0:	4b09      	ldr	r3, [pc, #36]	@ (8004008 <LL_ADC_StartCalibration+0x38>)
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	68ba      	ldr	r2, [r7, #8]
 8003fe6:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	609a      	str	r2, [r3, #8]
}
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	3ffeffc0 	.word	0x3ffeffc0

0800400c <LL_ADC_IsCalibrationOnGoing>:
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800401c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004020:	d101      	bne.n	8004026 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004022:	2301      	movs	r3, #1
 8004024:	e000      	b.n	8004028 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004040:	2300      	movs	r3, #0
 8004042:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800404a:	2b01      	cmp	r3, #1
 800404c:	d101      	bne.n	8004052 <HAL_ADCEx_Calibration_Start+0x1e>
 800404e:	2302      	movs	r3, #2
 8004050:	e04c      	b.n	80040ec <HAL_ADCEx_Calibration_Start+0xb8>
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f7ff fdd6 	bl	8003c0c <ADC_Disable>
 8004060:	4603      	mov	r3, r0
 8004062:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004064:	7dfb      	ldrb	r3, [r7, #23]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d135      	bne.n	80040d6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800406e:	4b21      	ldr	r3, [pc, #132]	@ (80040f4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004070:	4013      	ands	r3, r2
 8004072:	f043 0202 	orr.w	r2, r3, #2
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	68b9      	ldr	r1, [r7, #8]
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff ffa4 	bl	8003fd0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004088:	e014      	b.n	80040b4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	3301      	adds	r3, #1
 800408e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	4a19      	ldr	r2, [pc, #100]	@ (80040f8 <HAL_ADCEx_Calibration_Start+0xc4>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d30d      	bcc.n	80040b4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800409c:	f023 0312 	bic.w	r3, r3, #18
 80040a0:	f043 0210 	orr.w	r2, r3, #16
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e01b      	b.n	80040ec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7ff ffa7 	bl	800400c <LL_ADC_IsCalibrationOnGoing>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1e2      	bne.n	800408a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c8:	f023 0303 	bic.w	r3, r3, #3
 80040cc:	f043 0201 	orr.w	r2, r3, #1
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	661a      	str	r2, [r3, #96]	@ 0x60
 80040d4:	e005      	b.n	80040e2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040da:	f043 0210 	orr.w	r2, r3, #16
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80040ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	ffffeefd 	.word	0xffffeefd
 80040f8:	25c3f800 	.word	0x25c3f800

080040fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004118:	bf00      	nop
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f003 0307 	and.w	r3, r3, #7
 800416e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004170:	4b0b      	ldr	r3, [pc, #44]	@ (80041a0 <__NVIC_SetPriorityGrouping+0x40>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800417c:	4013      	ands	r3, r2
 800417e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004188:	4b06      	ldr	r3, [pc, #24]	@ (80041a4 <__NVIC_SetPriorityGrouping+0x44>)
 800418a:	4313      	orrs	r3, r2
 800418c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800418e:	4a04      	ldr	r2, [pc, #16]	@ (80041a0 <__NVIC_SetPriorityGrouping+0x40>)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	60d3      	str	r3, [r2, #12]
}
 8004194:	bf00      	nop
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	e000ed00 	.word	0xe000ed00
 80041a4:	05fa0000 	.word	0x05fa0000

080041a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041ac:	4b04      	ldr	r3, [pc, #16]	@ (80041c0 <__NVIC_GetPriorityGrouping+0x18>)
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	0a1b      	lsrs	r3, r3, #8
 80041b2:	f003 0307 	and.w	r3, r3, #7
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr
 80041c0:	e000ed00 	.word	0xe000ed00

080041c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	4603      	mov	r3, r0
 80041cc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80041ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	db0b      	blt.n	80041ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041d6:	88fb      	ldrh	r3, [r7, #6]
 80041d8:	f003 021f 	and.w	r2, r3, #31
 80041dc:	4907      	ldr	r1, [pc, #28]	@ (80041fc <__NVIC_EnableIRQ+0x38>)
 80041de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041e2:	095b      	lsrs	r3, r3, #5
 80041e4:	2001      	movs	r0, #1
 80041e6:	fa00 f202 	lsl.w	r2, r0, r2
 80041ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	e000e100 	.word	0xe000e100

08004200 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	6039      	str	r1, [r7, #0]
 800420a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800420c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004210:	2b00      	cmp	r3, #0
 8004212:	db0a      	blt.n	800422a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	b2da      	uxtb	r2, r3
 8004218:	490c      	ldr	r1, [pc, #48]	@ (800424c <__NVIC_SetPriority+0x4c>)
 800421a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800421e:	0112      	lsls	r2, r2, #4
 8004220:	b2d2      	uxtb	r2, r2
 8004222:	440b      	add	r3, r1
 8004224:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004228:	e00a      	b.n	8004240 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	b2da      	uxtb	r2, r3
 800422e:	4908      	ldr	r1, [pc, #32]	@ (8004250 <__NVIC_SetPriority+0x50>)
 8004230:	88fb      	ldrh	r3, [r7, #6]
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	3b04      	subs	r3, #4
 8004238:	0112      	lsls	r2, r2, #4
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	440b      	add	r3, r1
 800423e:	761a      	strb	r2, [r3, #24]
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	e000e100 	.word	0xe000e100
 8004250:	e000ed00 	.word	0xe000ed00

08004254 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004254:	b480      	push	{r7}
 8004256:	b089      	sub	sp, #36	@ 0x24
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f003 0307 	and.w	r3, r3, #7
 8004266:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	f1c3 0307 	rsb	r3, r3, #7
 800426e:	2b04      	cmp	r3, #4
 8004270:	bf28      	it	cs
 8004272:	2304      	movcs	r3, #4
 8004274:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	3304      	adds	r3, #4
 800427a:	2b06      	cmp	r3, #6
 800427c:	d902      	bls.n	8004284 <NVIC_EncodePriority+0x30>
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	3b03      	subs	r3, #3
 8004282:	e000      	b.n	8004286 <NVIC_EncodePriority+0x32>
 8004284:	2300      	movs	r3, #0
 8004286:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004288:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	fa02 f303 	lsl.w	r3, r2, r3
 8004292:	43da      	mvns	r2, r3
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	401a      	ands	r2, r3
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800429c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	fa01 f303 	lsl.w	r3, r1, r3
 80042a6:	43d9      	mvns	r1, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042ac:	4313      	orrs	r3, r2
         );
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3724      	adds	r7, #36	@ 0x24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
	...

080042bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042cc:	d301      	bcc.n	80042d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042ce:	2301      	movs	r3, #1
 80042d0:	e00f      	b.n	80042f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042d2:	4a0a      	ldr	r2, [pc, #40]	@ (80042fc <SysTick_Config+0x40>)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	3b01      	subs	r3, #1
 80042d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042da:	210f      	movs	r1, #15
 80042dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80042e0:	f7ff ff8e 	bl	8004200 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042e4:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <SysTick_Config+0x40>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042ea:	4b04      	ldr	r3, [pc, #16]	@ (80042fc <SysTick_Config+0x40>)
 80042ec:	2207      	movs	r2, #7
 80042ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	e000e010 	.word	0xe000e010

08004300 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f7ff ff29 	bl	8004160 <__NVIC_SetPriorityGrouping>
}
 800430e:	bf00      	nop
 8004310:	3708      	adds	r7, #8
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	b086      	sub	sp, #24
 800431a:	af00      	add	r7, sp, #0
 800431c:	4603      	mov	r3, r0
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	607a      	str	r2, [r7, #4]
 8004322:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004324:	f7ff ff40 	bl	80041a8 <__NVIC_GetPriorityGrouping>
 8004328:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	68b9      	ldr	r1, [r7, #8]
 800432e:	6978      	ldr	r0, [r7, #20]
 8004330:	f7ff ff90 	bl	8004254 <NVIC_EncodePriority>
 8004334:	4602      	mov	r2, r0
 8004336:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800433a:	4611      	mov	r1, r2
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff ff5f 	bl	8004200 <__NVIC_SetPriority>
}
 8004342:	bf00      	nop
 8004344:	3718      	adds	r7, #24
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b082      	sub	sp, #8
 800434e:	af00      	add	r7, sp, #0
 8004350:	4603      	mov	r3, r0
 8004352:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004354:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004358:	4618      	mov	r0, r3
 800435a:	f7ff ff33 	bl	80041c4 <__NVIC_EnableIRQ>
}
 800435e:	bf00      	nop
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b082      	sub	sp, #8
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7ff ffa4 	bl	80042bc <SysTick_Config>
 8004374:	4603      	mov	r3, r0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
	...

08004380 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004384:	f3bf 8f5f 	dmb	sy
}
 8004388:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800438a:	4b07      	ldr	r3, [pc, #28]	@ (80043a8 <HAL_MPU_Disable+0x28>)
 800438c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438e:	4a06      	ldr	r2, [pc, #24]	@ (80043a8 <HAL_MPU_Disable+0x28>)
 8004390:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004394:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004396:	4b05      	ldr	r3, [pc, #20]	@ (80043ac <HAL_MPU_Disable+0x2c>)
 8004398:	2200      	movs	r2, #0
 800439a:	605a      	str	r2, [r3, #4]
}
 800439c:	bf00      	nop
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	e000ed00 	.word	0xe000ed00
 80043ac:	e000ed90 	.word	0xe000ed90

080043b0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80043b8:	4a0b      	ldr	r2, [pc, #44]	@ (80043e8 <HAL_MPU_Enable+0x38>)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f043 0301 	orr.w	r3, r3, #1
 80043c0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80043c2:	4b0a      	ldr	r3, [pc, #40]	@ (80043ec <HAL_MPU_Enable+0x3c>)
 80043c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c6:	4a09      	ldr	r2, [pc, #36]	@ (80043ec <HAL_MPU_Enable+0x3c>)
 80043c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043cc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80043ce:	f3bf 8f4f 	dsb	sy
}
 80043d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80043d4:	f3bf 8f6f 	isb	sy
}
 80043d8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	e000ed90 	.word	0xe000ed90
 80043ec:	e000ed00 	.word	0xe000ed00

080043f0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	785a      	ldrb	r2, [r3, #1]
 80043fc:	4b1b      	ldr	r3, [pc, #108]	@ (800446c <HAL_MPU_ConfigRegion+0x7c>)
 80043fe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004400:	4b1a      	ldr	r3, [pc, #104]	@ (800446c <HAL_MPU_ConfigRegion+0x7c>)
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	4a19      	ldr	r2, [pc, #100]	@ (800446c <HAL_MPU_ConfigRegion+0x7c>)
 8004406:	f023 0301 	bic.w	r3, r3, #1
 800440a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800440c:	4a17      	ldr	r2, [pc, #92]	@ (800446c <HAL_MPU_ConfigRegion+0x7c>)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	7b1b      	ldrb	r3, [r3, #12]
 8004418:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	7adb      	ldrb	r3, [r3, #11]
 800441e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004420:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	7a9b      	ldrb	r3, [r3, #10]
 8004426:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004428:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	7b5b      	ldrb	r3, [r3, #13]
 800442e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004430:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	7b9b      	ldrb	r3, [r3, #14]
 8004436:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004438:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	7bdb      	ldrb	r3, [r3, #15]
 800443e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004440:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	7a5b      	ldrb	r3, [r3, #9]
 8004446:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004448:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	7a1b      	ldrb	r3, [r3, #8]
 800444e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004450:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	7812      	ldrb	r2, [r2, #0]
 8004456:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004458:	4a04      	ldr	r2, [pc, #16]	@ (800446c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800445a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800445c:	6113      	str	r3, [r2, #16]
}
 800445e:	bf00      	nop
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	e000ed90 	.word	0xe000ed90

08004470 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004478:	f7fd fc78 	bl	8001d6c <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e312      	b.n	8004aae <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a66      	ldr	r2, [pc, #408]	@ (8004628 <HAL_DMA_Init+0x1b8>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d04a      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a65      	ldr	r2, [pc, #404]	@ (800462c <HAL_DMA_Init+0x1bc>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d045      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a63      	ldr	r2, [pc, #396]	@ (8004630 <HAL_DMA_Init+0x1c0>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d040      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a62      	ldr	r2, [pc, #392]	@ (8004634 <HAL_DMA_Init+0x1c4>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d03b      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a60      	ldr	r2, [pc, #384]	@ (8004638 <HAL_DMA_Init+0x1c8>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d036      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a5f      	ldr	r2, [pc, #380]	@ (800463c <HAL_DMA_Init+0x1cc>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d031      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a5d      	ldr	r2, [pc, #372]	@ (8004640 <HAL_DMA_Init+0x1d0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d02c      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a5c      	ldr	r2, [pc, #368]	@ (8004644 <HAL_DMA_Init+0x1d4>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d027      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a5a      	ldr	r2, [pc, #360]	@ (8004648 <HAL_DMA_Init+0x1d8>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d022      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a59      	ldr	r2, [pc, #356]	@ (800464c <HAL_DMA_Init+0x1dc>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d01d      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a57      	ldr	r2, [pc, #348]	@ (8004650 <HAL_DMA_Init+0x1e0>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d018      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a56      	ldr	r2, [pc, #344]	@ (8004654 <HAL_DMA_Init+0x1e4>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d013      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a54      	ldr	r2, [pc, #336]	@ (8004658 <HAL_DMA_Init+0x1e8>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d00e      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a53      	ldr	r2, [pc, #332]	@ (800465c <HAL_DMA_Init+0x1ec>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d009      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a51      	ldr	r2, [pc, #324]	@ (8004660 <HAL_DMA_Init+0x1f0>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d004      	beq.n	8004528 <HAL_DMA_Init+0xb8>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a50      	ldr	r2, [pc, #320]	@ (8004664 <HAL_DMA_Init+0x1f4>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d101      	bne.n	800452c <HAL_DMA_Init+0xbc>
 8004528:	2301      	movs	r3, #1
 800452a:	e000      	b.n	800452e <HAL_DMA_Init+0xbe>
 800452c:	2300      	movs	r3, #0
 800452e:	2b00      	cmp	r3, #0
 8004530:	f000 813c 	beq.w	80047ac <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2202      	movs	r2, #2
 8004538:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a37      	ldr	r2, [pc, #220]	@ (8004628 <HAL_DMA_Init+0x1b8>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d04a      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a36      	ldr	r2, [pc, #216]	@ (800462c <HAL_DMA_Init+0x1bc>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d045      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a34      	ldr	r2, [pc, #208]	@ (8004630 <HAL_DMA_Init+0x1c0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d040      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a33      	ldr	r2, [pc, #204]	@ (8004634 <HAL_DMA_Init+0x1c4>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d03b      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a31      	ldr	r2, [pc, #196]	@ (8004638 <HAL_DMA_Init+0x1c8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d036      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a30      	ldr	r2, [pc, #192]	@ (800463c <HAL_DMA_Init+0x1cc>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d031      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a2e      	ldr	r2, [pc, #184]	@ (8004640 <HAL_DMA_Init+0x1d0>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d02c      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a2d      	ldr	r2, [pc, #180]	@ (8004644 <HAL_DMA_Init+0x1d4>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d027      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a2b      	ldr	r2, [pc, #172]	@ (8004648 <HAL_DMA_Init+0x1d8>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d022      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a2a      	ldr	r2, [pc, #168]	@ (800464c <HAL_DMA_Init+0x1dc>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d01d      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a28      	ldr	r2, [pc, #160]	@ (8004650 <HAL_DMA_Init+0x1e0>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d018      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a27      	ldr	r2, [pc, #156]	@ (8004654 <HAL_DMA_Init+0x1e4>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d013      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a25      	ldr	r2, [pc, #148]	@ (8004658 <HAL_DMA_Init+0x1e8>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d00e      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a24      	ldr	r2, [pc, #144]	@ (800465c <HAL_DMA_Init+0x1ec>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d009      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a22      	ldr	r2, [pc, #136]	@ (8004660 <HAL_DMA_Init+0x1f0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d004      	beq.n	80045e4 <HAL_DMA_Init+0x174>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a21      	ldr	r2, [pc, #132]	@ (8004664 <HAL_DMA_Init+0x1f4>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d108      	bne.n	80045f6 <HAL_DMA_Init+0x186>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f022 0201 	bic.w	r2, r2, #1
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	e007      	b.n	8004606 <HAL_DMA_Init+0x196>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f022 0201 	bic.w	r2, r2, #1
 8004604:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004606:	e02f      	b.n	8004668 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004608:	f7fd fbb0 	bl	8001d6c <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b05      	cmp	r3, #5
 8004614:	d928      	bls.n	8004668 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2220      	movs	r2, #32
 800461a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2203      	movs	r2, #3
 8004620:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e242      	b.n	8004aae <HAL_DMA_Init+0x63e>
 8004628:	40020010 	.word	0x40020010
 800462c:	40020028 	.word	0x40020028
 8004630:	40020040 	.word	0x40020040
 8004634:	40020058 	.word	0x40020058
 8004638:	40020070 	.word	0x40020070
 800463c:	40020088 	.word	0x40020088
 8004640:	400200a0 	.word	0x400200a0
 8004644:	400200b8 	.word	0x400200b8
 8004648:	40020410 	.word	0x40020410
 800464c:	40020428 	.word	0x40020428
 8004650:	40020440 	.word	0x40020440
 8004654:	40020458 	.word	0x40020458
 8004658:	40020470 	.word	0x40020470
 800465c:	40020488 	.word	0x40020488
 8004660:	400204a0 	.word	0x400204a0
 8004664:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0301 	and.w	r3, r3, #1
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1c8      	bne.n	8004608 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	4b83      	ldr	r3, [pc, #524]	@ (8004890 <HAL_DMA_Init+0x420>)
 8004682:	4013      	ands	r3, r2
 8004684:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800468e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800469a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046a6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	2b04      	cmp	r3, #4
 80046ba:	d107      	bne.n	80046cc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c4:	4313      	orrs	r3, r2
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2b28      	cmp	r3, #40	@ 0x28
 80046d2:	d903      	bls.n	80046dc <HAL_DMA_Init+0x26c>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80046da:	d91f      	bls.n	800471c <HAL_DMA_Init+0x2ac>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80046e2:	d903      	bls.n	80046ec <HAL_DMA_Init+0x27c>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	2b42      	cmp	r3, #66	@ 0x42
 80046ea:	d917      	bls.n	800471c <HAL_DMA_Init+0x2ac>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	2b46      	cmp	r3, #70	@ 0x46
 80046f2:	d903      	bls.n	80046fc <HAL_DMA_Init+0x28c>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	2b48      	cmp	r3, #72	@ 0x48
 80046fa:	d90f      	bls.n	800471c <HAL_DMA_Init+0x2ac>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	2b4e      	cmp	r3, #78	@ 0x4e
 8004702:	d903      	bls.n	800470c <HAL_DMA_Init+0x29c>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2b52      	cmp	r3, #82	@ 0x52
 800470a:	d907      	bls.n	800471c <HAL_DMA_Init+0x2ac>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b73      	cmp	r3, #115	@ 0x73
 8004712:	d905      	bls.n	8004720 <HAL_DMA_Init+0x2b0>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b77      	cmp	r3, #119	@ 0x77
 800471a:	d801      	bhi.n	8004720 <HAL_DMA_Init+0x2b0>
 800471c:	2301      	movs	r3, #1
 800471e:	e000      	b.n	8004722 <HAL_DMA_Init+0x2b2>
 8004720:	2300      	movs	r3, #0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800472c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	695b      	ldr	r3, [r3, #20]
 800473c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	f023 0307 	bic.w	r3, r3, #7
 8004744:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474a:	697a      	ldr	r2, [r7, #20]
 800474c:	4313      	orrs	r3, r2
 800474e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004754:	2b04      	cmp	r3, #4
 8004756:	d117      	bne.n	8004788 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	4313      	orrs	r3, r2
 8004760:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00e      	beq.n	8004788 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f002 f8e8 	bl	8006940 <DMA_CheckFifoParam>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d008      	beq.n	8004788 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2240      	movs	r2, #64	@ 0x40
 800477a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e192      	b.n	8004aae <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f002 f823 	bl	80067dc <DMA_CalcBaseAndBitshift>
 8004796:	4603      	mov	r3, r0
 8004798:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800479e:	f003 031f 	and.w	r3, r3, #31
 80047a2:	223f      	movs	r2, #63	@ 0x3f
 80047a4:	409a      	lsls	r2, r3
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	609a      	str	r2, [r3, #8]
 80047aa:	e0c8      	b.n	800493e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a38      	ldr	r2, [pc, #224]	@ (8004894 <HAL_DMA_Init+0x424>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d022      	beq.n	80047fc <HAL_DMA_Init+0x38c>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a37      	ldr	r2, [pc, #220]	@ (8004898 <HAL_DMA_Init+0x428>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d01d      	beq.n	80047fc <HAL_DMA_Init+0x38c>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a35      	ldr	r2, [pc, #212]	@ (800489c <HAL_DMA_Init+0x42c>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d018      	beq.n	80047fc <HAL_DMA_Init+0x38c>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a34      	ldr	r2, [pc, #208]	@ (80048a0 <HAL_DMA_Init+0x430>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d013      	beq.n	80047fc <HAL_DMA_Init+0x38c>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a32      	ldr	r2, [pc, #200]	@ (80048a4 <HAL_DMA_Init+0x434>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00e      	beq.n	80047fc <HAL_DMA_Init+0x38c>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a31      	ldr	r2, [pc, #196]	@ (80048a8 <HAL_DMA_Init+0x438>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d009      	beq.n	80047fc <HAL_DMA_Init+0x38c>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a2f      	ldr	r2, [pc, #188]	@ (80048ac <HAL_DMA_Init+0x43c>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d004      	beq.n	80047fc <HAL_DMA_Init+0x38c>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a2e      	ldr	r2, [pc, #184]	@ (80048b0 <HAL_DMA_Init+0x440>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d101      	bne.n	8004800 <HAL_DMA_Init+0x390>
 80047fc:	2301      	movs	r3, #1
 80047fe:	e000      	b.n	8004802 <HAL_DMA_Init+0x392>
 8004800:	2300      	movs	r3, #0
 8004802:	2b00      	cmp	r3, #0
 8004804:	f000 8092 	beq.w	800492c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a21      	ldr	r2, [pc, #132]	@ (8004894 <HAL_DMA_Init+0x424>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d021      	beq.n	8004856 <HAL_DMA_Init+0x3e6>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a20      	ldr	r2, [pc, #128]	@ (8004898 <HAL_DMA_Init+0x428>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d01c      	beq.n	8004856 <HAL_DMA_Init+0x3e6>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a1e      	ldr	r2, [pc, #120]	@ (800489c <HAL_DMA_Init+0x42c>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d017      	beq.n	8004856 <HAL_DMA_Init+0x3e6>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a1d      	ldr	r2, [pc, #116]	@ (80048a0 <HAL_DMA_Init+0x430>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d012      	beq.n	8004856 <HAL_DMA_Init+0x3e6>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a1b      	ldr	r2, [pc, #108]	@ (80048a4 <HAL_DMA_Init+0x434>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d00d      	beq.n	8004856 <HAL_DMA_Init+0x3e6>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a1a      	ldr	r2, [pc, #104]	@ (80048a8 <HAL_DMA_Init+0x438>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d008      	beq.n	8004856 <HAL_DMA_Init+0x3e6>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a18      	ldr	r2, [pc, #96]	@ (80048ac <HAL_DMA_Init+0x43c>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d003      	beq.n	8004856 <HAL_DMA_Init+0x3e6>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a17      	ldr	r2, [pc, #92]	@ (80048b0 <HAL_DMA_Init+0x440>)
 8004854:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2202      	movs	r2, #2
 800485a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4b10      	ldr	r3, [pc, #64]	@ (80048b4 <HAL_DMA_Init+0x444>)
 8004872:	4013      	ands	r3, r2
 8004874:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	2b40      	cmp	r3, #64	@ 0x40
 800487c:	d01c      	beq.n	80048b8 <HAL_DMA_Init+0x448>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	2b80      	cmp	r3, #128	@ 0x80
 8004884:	d102      	bne.n	800488c <HAL_DMA_Init+0x41c>
 8004886:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800488a:	e016      	b.n	80048ba <HAL_DMA_Init+0x44a>
 800488c:	2300      	movs	r3, #0
 800488e:	e014      	b.n	80048ba <HAL_DMA_Init+0x44a>
 8004890:	fe10803f 	.word	0xfe10803f
 8004894:	58025408 	.word	0x58025408
 8004898:	5802541c 	.word	0x5802541c
 800489c:	58025430 	.word	0x58025430
 80048a0:	58025444 	.word	0x58025444
 80048a4:	58025458 	.word	0x58025458
 80048a8:	5802546c 	.word	0x5802546c
 80048ac:	58025480 	.word	0x58025480
 80048b0:	58025494 	.word	0x58025494
 80048b4:	fffe000f 	.word	0xfffe000f
 80048b8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	68d2      	ldr	r2, [r2, #12]
 80048be:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80048c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80048c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80048d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80048d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80048e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80048e8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	461a      	mov	r2, r3
 80048fe:	4b6e      	ldr	r3, [pc, #440]	@ (8004ab8 <HAL_DMA_Init+0x648>)
 8004900:	4413      	add	r3, r2
 8004902:	4a6e      	ldr	r2, [pc, #440]	@ (8004abc <HAL_DMA_Init+0x64c>)
 8004904:	fba2 2303 	umull	r2, r3, r2, r3
 8004908:	091b      	lsrs	r3, r3, #4
 800490a:	009a      	lsls	r2, r3, #2
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f001 ff63 	bl	80067dc <DMA_CalcBaseAndBitshift>
 8004916:	4603      	mov	r3, r0
 8004918:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491e:	f003 031f 	and.w	r3, r3, #31
 8004922:	2201      	movs	r2, #1
 8004924:	409a      	lsls	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	605a      	str	r2, [r3, #4]
 800492a:	e008      	b.n	800493e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2240      	movs	r2, #64	@ 0x40
 8004930:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2203      	movs	r2, #3
 8004936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e0b7      	b.n	8004aae <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a5f      	ldr	r2, [pc, #380]	@ (8004ac0 <HAL_DMA_Init+0x650>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d072      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a5d      	ldr	r2, [pc, #372]	@ (8004ac4 <HAL_DMA_Init+0x654>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d06d      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a5c      	ldr	r2, [pc, #368]	@ (8004ac8 <HAL_DMA_Init+0x658>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d068      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a5a      	ldr	r2, [pc, #360]	@ (8004acc <HAL_DMA_Init+0x65c>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d063      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a59      	ldr	r2, [pc, #356]	@ (8004ad0 <HAL_DMA_Init+0x660>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d05e      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a57      	ldr	r2, [pc, #348]	@ (8004ad4 <HAL_DMA_Init+0x664>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d059      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a56      	ldr	r2, [pc, #344]	@ (8004ad8 <HAL_DMA_Init+0x668>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d054      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a54      	ldr	r2, [pc, #336]	@ (8004adc <HAL_DMA_Init+0x66c>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d04f      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a53      	ldr	r2, [pc, #332]	@ (8004ae0 <HAL_DMA_Init+0x670>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d04a      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a51      	ldr	r2, [pc, #324]	@ (8004ae4 <HAL_DMA_Init+0x674>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d045      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a50      	ldr	r2, [pc, #320]	@ (8004ae8 <HAL_DMA_Init+0x678>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d040      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a4e      	ldr	r2, [pc, #312]	@ (8004aec <HAL_DMA_Init+0x67c>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d03b      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a4d      	ldr	r2, [pc, #308]	@ (8004af0 <HAL_DMA_Init+0x680>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d036      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a4b      	ldr	r2, [pc, #300]	@ (8004af4 <HAL_DMA_Init+0x684>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d031      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a4a      	ldr	r2, [pc, #296]	@ (8004af8 <HAL_DMA_Init+0x688>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d02c      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a48      	ldr	r2, [pc, #288]	@ (8004afc <HAL_DMA_Init+0x68c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d027      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a47      	ldr	r2, [pc, #284]	@ (8004b00 <HAL_DMA_Init+0x690>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d022      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a45      	ldr	r2, [pc, #276]	@ (8004b04 <HAL_DMA_Init+0x694>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d01d      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a44      	ldr	r2, [pc, #272]	@ (8004b08 <HAL_DMA_Init+0x698>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d018      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a42      	ldr	r2, [pc, #264]	@ (8004b0c <HAL_DMA_Init+0x69c>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d013      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a41      	ldr	r2, [pc, #260]	@ (8004b10 <HAL_DMA_Init+0x6a0>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00e      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a3f      	ldr	r2, [pc, #252]	@ (8004b14 <HAL_DMA_Init+0x6a4>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d009      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a3e      	ldr	r2, [pc, #248]	@ (8004b18 <HAL_DMA_Init+0x6a8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d004      	beq.n	8004a2e <HAL_DMA_Init+0x5be>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a3c      	ldr	r2, [pc, #240]	@ (8004b1c <HAL_DMA_Init+0x6ac>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d101      	bne.n	8004a32 <HAL_DMA_Init+0x5c2>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e000      	b.n	8004a34 <HAL_DMA_Init+0x5c4>
 8004a32:	2300      	movs	r3, #0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d032      	beq.n	8004a9e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f001 fffd 	bl	8006a38 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	2b80      	cmp	r3, #128	@ 0x80
 8004a44:	d102      	bne.n	8004a4c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004a60:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d010      	beq.n	8004a8c <HAL_DMA_Init+0x61c>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	2b08      	cmp	r3, #8
 8004a70:	d80c      	bhi.n	8004a8c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f002 f87a 	bl	8006b6c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	e008      	b.n	8004a9e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3718      	adds	r7, #24
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	a7fdabf8 	.word	0xa7fdabf8
 8004abc:	cccccccd 	.word	0xcccccccd
 8004ac0:	40020010 	.word	0x40020010
 8004ac4:	40020028 	.word	0x40020028
 8004ac8:	40020040 	.word	0x40020040
 8004acc:	40020058 	.word	0x40020058
 8004ad0:	40020070 	.word	0x40020070
 8004ad4:	40020088 	.word	0x40020088
 8004ad8:	400200a0 	.word	0x400200a0
 8004adc:	400200b8 	.word	0x400200b8
 8004ae0:	40020410 	.word	0x40020410
 8004ae4:	40020428 	.word	0x40020428
 8004ae8:	40020440 	.word	0x40020440
 8004aec:	40020458 	.word	0x40020458
 8004af0:	40020470 	.word	0x40020470
 8004af4:	40020488 	.word	0x40020488
 8004af8:	400204a0 	.word	0x400204a0
 8004afc:	400204b8 	.word	0x400204b8
 8004b00:	58025408 	.word	0x58025408
 8004b04:	5802541c 	.word	0x5802541c
 8004b08:	58025430 	.word	0x58025430
 8004b0c:	58025444 	.word	0x58025444
 8004b10:	58025458 	.word	0x58025458
 8004b14:	5802546c 	.word	0x5802546c
 8004b18:	58025480 	.word	0x58025480
 8004b1c:	58025494 	.word	0x58025494

08004b20 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
 8004b2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e226      	b.n	8004f8a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d101      	bne.n	8004b4a <HAL_DMA_Start_IT+0x2a>
 8004b46:	2302      	movs	r3, #2
 8004b48:	e21f      	b.n	8004f8a <HAL_DMA_Start_IT+0x46a>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	f040 820a 	bne.w	8004f74 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a68      	ldr	r2, [pc, #416]	@ (8004d14 <HAL_DMA_Start_IT+0x1f4>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d04a      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a66      	ldr	r2, [pc, #408]	@ (8004d18 <HAL_DMA_Start_IT+0x1f8>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d045      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a65      	ldr	r2, [pc, #404]	@ (8004d1c <HAL_DMA_Start_IT+0x1fc>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d040      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a63      	ldr	r2, [pc, #396]	@ (8004d20 <HAL_DMA_Start_IT+0x200>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d03b      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a62      	ldr	r2, [pc, #392]	@ (8004d24 <HAL_DMA_Start_IT+0x204>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d036      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a60      	ldr	r2, [pc, #384]	@ (8004d28 <HAL_DMA_Start_IT+0x208>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d031      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a5f      	ldr	r2, [pc, #380]	@ (8004d2c <HAL_DMA_Start_IT+0x20c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d02c      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a5d      	ldr	r2, [pc, #372]	@ (8004d30 <HAL_DMA_Start_IT+0x210>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d027      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a5c      	ldr	r2, [pc, #368]	@ (8004d34 <HAL_DMA_Start_IT+0x214>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d022      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a5a      	ldr	r2, [pc, #360]	@ (8004d38 <HAL_DMA_Start_IT+0x218>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d01d      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a59      	ldr	r2, [pc, #356]	@ (8004d3c <HAL_DMA_Start_IT+0x21c>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d018      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a57      	ldr	r2, [pc, #348]	@ (8004d40 <HAL_DMA_Start_IT+0x220>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d013      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a56      	ldr	r2, [pc, #344]	@ (8004d44 <HAL_DMA_Start_IT+0x224>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d00e      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a54      	ldr	r2, [pc, #336]	@ (8004d48 <HAL_DMA_Start_IT+0x228>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d009      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a53      	ldr	r2, [pc, #332]	@ (8004d4c <HAL_DMA_Start_IT+0x22c>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d004      	beq.n	8004c0e <HAL_DMA_Start_IT+0xee>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a51      	ldr	r2, [pc, #324]	@ (8004d50 <HAL_DMA_Start_IT+0x230>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d108      	bne.n	8004c20 <HAL_DMA_Start_IT+0x100>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f022 0201 	bic.w	r2, r2, #1
 8004c1c:	601a      	str	r2, [r3, #0]
 8004c1e:	e007      	b.n	8004c30 <HAL_DMA_Start_IT+0x110>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0201 	bic.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	68b9      	ldr	r1, [r7, #8]
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f001 fc24 	bl	8006484 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a34      	ldr	r2, [pc, #208]	@ (8004d14 <HAL_DMA_Start_IT+0x1f4>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d04a      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a33      	ldr	r2, [pc, #204]	@ (8004d18 <HAL_DMA_Start_IT+0x1f8>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d045      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a31      	ldr	r2, [pc, #196]	@ (8004d1c <HAL_DMA_Start_IT+0x1fc>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d040      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a30      	ldr	r2, [pc, #192]	@ (8004d20 <HAL_DMA_Start_IT+0x200>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d03b      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a2e      	ldr	r2, [pc, #184]	@ (8004d24 <HAL_DMA_Start_IT+0x204>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d036      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a2d      	ldr	r2, [pc, #180]	@ (8004d28 <HAL_DMA_Start_IT+0x208>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d031      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8004d2c <HAL_DMA_Start_IT+0x20c>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d02c      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a2a      	ldr	r2, [pc, #168]	@ (8004d30 <HAL_DMA_Start_IT+0x210>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d027      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a28      	ldr	r2, [pc, #160]	@ (8004d34 <HAL_DMA_Start_IT+0x214>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d022      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a27      	ldr	r2, [pc, #156]	@ (8004d38 <HAL_DMA_Start_IT+0x218>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d01d      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a25      	ldr	r2, [pc, #148]	@ (8004d3c <HAL_DMA_Start_IT+0x21c>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d018      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a24      	ldr	r2, [pc, #144]	@ (8004d40 <HAL_DMA_Start_IT+0x220>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d013      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a22      	ldr	r2, [pc, #136]	@ (8004d44 <HAL_DMA_Start_IT+0x224>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d00e      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a21      	ldr	r2, [pc, #132]	@ (8004d48 <HAL_DMA_Start_IT+0x228>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d009      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8004d4c <HAL_DMA_Start_IT+0x22c>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d004      	beq.n	8004cdc <HAL_DMA_Start_IT+0x1bc>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8004d50 <HAL_DMA_Start_IT+0x230>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d101      	bne.n	8004ce0 <HAL_DMA_Start_IT+0x1c0>
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e000      	b.n	8004ce2 <HAL_DMA_Start_IT+0x1c2>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d036      	beq.n	8004d54 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f023 021e 	bic.w	r2, r3, #30
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0216 	orr.w	r2, r2, #22
 8004cf8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d03e      	beq.n	8004d80 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f042 0208 	orr.w	r2, r2, #8
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	e035      	b.n	8004d80 <HAL_DMA_Start_IT+0x260>
 8004d14:	40020010 	.word	0x40020010
 8004d18:	40020028 	.word	0x40020028
 8004d1c:	40020040 	.word	0x40020040
 8004d20:	40020058 	.word	0x40020058
 8004d24:	40020070 	.word	0x40020070
 8004d28:	40020088 	.word	0x40020088
 8004d2c:	400200a0 	.word	0x400200a0
 8004d30:	400200b8 	.word	0x400200b8
 8004d34:	40020410 	.word	0x40020410
 8004d38:	40020428 	.word	0x40020428
 8004d3c:	40020440 	.word	0x40020440
 8004d40:	40020458 	.word	0x40020458
 8004d44:	40020470 	.word	0x40020470
 8004d48:	40020488 	.word	0x40020488
 8004d4c:	400204a0 	.word	0x400204a0
 8004d50:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f023 020e 	bic.w	r2, r3, #14
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f042 020a 	orr.w	r2, r2, #10
 8004d66:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d007      	beq.n	8004d80 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0204 	orr.w	r2, r2, #4
 8004d7e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a83      	ldr	r2, [pc, #524]	@ (8004f94 <HAL_DMA_Start_IT+0x474>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d072      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a82      	ldr	r2, [pc, #520]	@ (8004f98 <HAL_DMA_Start_IT+0x478>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d06d      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a80      	ldr	r2, [pc, #512]	@ (8004f9c <HAL_DMA_Start_IT+0x47c>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d068      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a7f      	ldr	r2, [pc, #508]	@ (8004fa0 <HAL_DMA_Start_IT+0x480>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d063      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a7d      	ldr	r2, [pc, #500]	@ (8004fa4 <HAL_DMA_Start_IT+0x484>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d05e      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a7c      	ldr	r2, [pc, #496]	@ (8004fa8 <HAL_DMA_Start_IT+0x488>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d059      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a7a      	ldr	r2, [pc, #488]	@ (8004fac <HAL_DMA_Start_IT+0x48c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d054      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a79      	ldr	r2, [pc, #484]	@ (8004fb0 <HAL_DMA_Start_IT+0x490>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d04f      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a77      	ldr	r2, [pc, #476]	@ (8004fb4 <HAL_DMA_Start_IT+0x494>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d04a      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a76      	ldr	r2, [pc, #472]	@ (8004fb8 <HAL_DMA_Start_IT+0x498>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d045      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a74      	ldr	r2, [pc, #464]	@ (8004fbc <HAL_DMA_Start_IT+0x49c>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d040      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a73      	ldr	r2, [pc, #460]	@ (8004fc0 <HAL_DMA_Start_IT+0x4a0>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d03b      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a71      	ldr	r2, [pc, #452]	@ (8004fc4 <HAL_DMA_Start_IT+0x4a4>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d036      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a70      	ldr	r2, [pc, #448]	@ (8004fc8 <HAL_DMA_Start_IT+0x4a8>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d031      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a6e      	ldr	r2, [pc, #440]	@ (8004fcc <HAL_DMA_Start_IT+0x4ac>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d02c      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a6d      	ldr	r2, [pc, #436]	@ (8004fd0 <HAL_DMA_Start_IT+0x4b0>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d027      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a6b      	ldr	r2, [pc, #428]	@ (8004fd4 <HAL_DMA_Start_IT+0x4b4>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d022      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a6a      	ldr	r2, [pc, #424]	@ (8004fd8 <HAL_DMA_Start_IT+0x4b8>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d01d      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a68      	ldr	r2, [pc, #416]	@ (8004fdc <HAL_DMA_Start_IT+0x4bc>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d018      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a67      	ldr	r2, [pc, #412]	@ (8004fe0 <HAL_DMA_Start_IT+0x4c0>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d013      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a65      	ldr	r2, [pc, #404]	@ (8004fe4 <HAL_DMA_Start_IT+0x4c4>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d00e      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a64      	ldr	r2, [pc, #400]	@ (8004fe8 <HAL_DMA_Start_IT+0x4c8>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d009      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a62      	ldr	r2, [pc, #392]	@ (8004fec <HAL_DMA_Start_IT+0x4cc>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d004      	beq.n	8004e70 <HAL_DMA_Start_IT+0x350>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a61      	ldr	r2, [pc, #388]	@ (8004ff0 <HAL_DMA_Start_IT+0x4d0>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d101      	bne.n	8004e74 <HAL_DMA_Start_IT+0x354>
 8004e70:	2301      	movs	r3, #1
 8004e72:	e000      	b.n	8004e76 <HAL_DMA_Start_IT+0x356>
 8004e74:	2300      	movs	r3, #0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d01a      	beq.n	8004eb0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d007      	beq.n	8004e98 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e96:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d007      	beq.n	8004eb0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004eaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a37      	ldr	r2, [pc, #220]	@ (8004f94 <HAL_DMA_Start_IT+0x474>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d04a      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a36      	ldr	r2, [pc, #216]	@ (8004f98 <HAL_DMA_Start_IT+0x478>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d045      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a34      	ldr	r2, [pc, #208]	@ (8004f9c <HAL_DMA_Start_IT+0x47c>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d040      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a33      	ldr	r2, [pc, #204]	@ (8004fa0 <HAL_DMA_Start_IT+0x480>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d03b      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a31      	ldr	r2, [pc, #196]	@ (8004fa4 <HAL_DMA_Start_IT+0x484>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d036      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a30      	ldr	r2, [pc, #192]	@ (8004fa8 <HAL_DMA_Start_IT+0x488>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d031      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a2e      	ldr	r2, [pc, #184]	@ (8004fac <HAL_DMA_Start_IT+0x48c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d02c      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a2d      	ldr	r2, [pc, #180]	@ (8004fb0 <HAL_DMA_Start_IT+0x490>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d027      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a2b      	ldr	r2, [pc, #172]	@ (8004fb4 <HAL_DMA_Start_IT+0x494>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d022      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a2a      	ldr	r2, [pc, #168]	@ (8004fb8 <HAL_DMA_Start_IT+0x498>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d01d      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a28      	ldr	r2, [pc, #160]	@ (8004fbc <HAL_DMA_Start_IT+0x49c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d018      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a27      	ldr	r2, [pc, #156]	@ (8004fc0 <HAL_DMA_Start_IT+0x4a0>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d013      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a25      	ldr	r2, [pc, #148]	@ (8004fc4 <HAL_DMA_Start_IT+0x4a4>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d00e      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a24      	ldr	r2, [pc, #144]	@ (8004fc8 <HAL_DMA_Start_IT+0x4a8>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d009      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a22      	ldr	r2, [pc, #136]	@ (8004fcc <HAL_DMA_Start_IT+0x4ac>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d004      	beq.n	8004f50 <HAL_DMA_Start_IT+0x430>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a21      	ldr	r2, [pc, #132]	@ (8004fd0 <HAL_DMA_Start_IT+0x4b0>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d108      	bne.n	8004f62 <HAL_DMA_Start_IT+0x442>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	e012      	b.n	8004f88 <HAL_DMA_Start_IT+0x468>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f042 0201 	orr.w	r2, r2, #1
 8004f70:	601a      	str	r2, [r3, #0]
 8004f72:	e009      	b.n	8004f88 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3718      	adds	r7, #24
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	40020010 	.word	0x40020010
 8004f98:	40020028 	.word	0x40020028
 8004f9c:	40020040 	.word	0x40020040
 8004fa0:	40020058 	.word	0x40020058
 8004fa4:	40020070 	.word	0x40020070
 8004fa8:	40020088 	.word	0x40020088
 8004fac:	400200a0 	.word	0x400200a0
 8004fb0:	400200b8 	.word	0x400200b8
 8004fb4:	40020410 	.word	0x40020410
 8004fb8:	40020428 	.word	0x40020428
 8004fbc:	40020440 	.word	0x40020440
 8004fc0:	40020458 	.word	0x40020458
 8004fc4:	40020470 	.word	0x40020470
 8004fc8:	40020488 	.word	0x40020488
 8004fcc:	400204a0 	.word	0x400204a0
 8004fd0:	400204b8 	.word	0x400204b8
 8004fd4:	58025408 	.word	0x58025408
 8004fd8:	5802541c 	.word	0x5802541c
 8004fdc:	58025430 	.word	0x58025430
 8004fe0:	58025444 	.word	0x58025444
 8004fe4:	58025458 	.word	0x58025458
 8004fe8:	5802546c 	.word	0x5802546c
 8004fec:	58025480 	.word	0x58025480
 8004ff0:	58025494 	.word	0x58025494

08004ff4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004ffc:	f7fc feb6 	bl	8001d6c <HAL_GetTick>
 8005000:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d101      	bne.n	800500c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e2dc      	b.n	80055c6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005012:	b2db      	uxtb	r3, r3
 8005014:	2b02      	cmp	r3, #2
 8005016:	d008      	beq.n	800502a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2280      	movs	r2, #128	@ 0x80
 800501c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e2cd      	b.n	80055c6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a76      	ldr	r2, [pc, #472]	@ (8005208 <HAL_DMA_Abort+0x214>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d04a      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a74      	ldr	r2, [pc, #464]	@ (800520c <HAL_DMA_Abort+0x218>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d045      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a73      	ldr	r2, [pc, #460]	@ (8005210 <HAL_DMA_Abort+0x21c>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d040      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a71      	ldr	r2, [pc, #452]	@ (8005214 <HAL_DMA_Abort+0x220>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d03b      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a70      	ldr	r2, [pc, #448]	@ (8005218 <HAL_DMA_Abort+0x224>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d036      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a6e      	ldr	r2, [pc, #440]	@ (800521c <HAL_DMA_Abort+0x228>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d031      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a6d      	ldr	r2, [pc, #436]	@ (8005220 <HAL_DMA_Abort+0x22c>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d02c      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a6b      	ldr	r2, [pc, #428]	@ (8005224 <HAL_DMA_Abort+0x230>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d027      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a6a      	ldr	r2, [pc, #424]	@ (8005228 <HAL_DMA_Abort+0x234>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d022      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a68      	ldr	r2, [pc, #416]	@ (800522c <HAL_DMA_Abort+0x238>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d01d      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a67      	ldr	r2, [pc, #412]	@ (8005230 <HAL_DMA_Abort+0x23c>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d018      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a65      	ldr	r2, [pc, #404]	@ (8005234 <HAL_DMA_Abort+0x240>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d013      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a64      	ldr	r2, [pc, #400]	@ (8005238 <HAL_DMA_Abort+0x244>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d00e      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a62      	ldr	r2, [pc, #392]	@ (800523c <HAL_DMA_Abort+0x248>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d009      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a61      	ldr	r2, [pc, #388]	@ (8005240 <HAL_DMA_Abort+0x24c>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d004      	beq.n	80050ca <HAL_DMA_Abort+0xd6>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a5f      	ldr	r2, [pc, #380]	@ (8005244 <HAL_DMA_Abort+0x250>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d101      	bne.n	80050ce <HAL_DMA_Abort+0xda>
 80050ca:	2301      	movs	r3, #1
 80050cc:	e000      	b.n	80050d0 <HAL_DMA_Abort+0xdc>
 80050ce:	2300      	movs	r3, #0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d013      	beq.n	80050fc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 021e 	bic.w	r2, r2, #30
 80050e2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	695a      	ldr	r2, [r3, #20]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80050f2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	617b      	str	r3, [r7, #20]
 80050fa:	e00a      	b.n	8005112 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 020e 	bic.w	r2, r2, #14
 800510a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a3c      	ldr	r2, [pc, #240]	@ (8005208 <HAL_DMA_Abort+0x214>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d072      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a3a      	ldr	r2, [pc, #232]	@ (800520c <HAL_DMA_Abort+0x218>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d06d      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a39      	ldr	r2, [pc, #228]	@ (8005210 <HAL_DMA_Abort+0x21c>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d068      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a37      	ldr	r2, [pc, #220]	@ (8005214 <HAL_DMA_Abort+0x220>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d063      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a36      	ldr	r2, [pc, #216]	@ (8005218 <HAL_DMA_Abort+0x224>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d05e      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a34      	ldr	r2, [pc, #208]	@ (800521c <HAL_DMA_Abort+0x228>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d059      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a33      	ldr	r2, [pc, #204]	@ (8005220 <HAL_DMA_Abort+0x22c>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d054      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a31      	ldr	r2, [pc, #196]	@ (8005224 <HAL_DMA_Abort+0x230>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d04f      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a30      	ldr	r2, [pc, #192]	@ (8005228 <HAL_DMA_Abort+0x234>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d04a      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a2e      	ldr	r2, [pc, #184]	@ (800522c <HAL_DMA_Abort+0x238>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d045      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a2d      	ldr	r2, [pc, #180]	@ (8005230 <HAL_DMA_Abort+0x23c>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d040      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a2b      	ldr	r2, [pc, #172]	@ (8005234 <HAL_DMA_Abort+0x240>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d03b      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a2a      	ldr	r2, [pc, #168]	@ (8005238 <HAL_DMA_Abort+0x244>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d036      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a28      	ldr	r2, [pc, #160]	@ (800523c <HAL_DMA_Abort+0x248>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d031      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a27      	ldr	r2, [pc, #156]	@ (8005240 <HAL_DMA_Abort+0x24c>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d02c      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a25      	ldr	r2, [pc, #148]	@ (8005244 <HAL_DMA_Abort+0x250>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d027      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a24      	ldr	r2, [pc, #144]	@ (8005248 <HAL_DMA_Abort+0x254>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d022      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a22      	ldr	r2, [pc, #136]	@ (800524c <HAL_DMA_Abort+0x258>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d01d      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a21      	ldr	r2, [pc, #132]	@ (8005250 <HAL_DMA_Abort+0x25c>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d018      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005254 <HAL_DMA_Abort+0x260>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d013      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a1e      	ldr	r2, [pc, #120]	@ (8005258 <HAL_DMA_Abort+0x264>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d00e      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a1c      	ldr	r2, [pc, #112]	@ (800525c <HAL_DMA_Abort+0x268>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d009      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005260 <HAL_DMA_Abort+0x26c>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d004      	beq.n	8005202 <HAL_DMA_Abort+0x20e>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a19      	ldr	r2, [pc, #100]	@ (8005264 <HAL_DMA_Abort+0x270>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d132      	bne.n	8005268 <HAL_DMA_Abort+0x274>
 8005202:	2301      	movs	r3, #1
 8005204:	e031      	b.n	800526a <HAL_DMA_Abort+0x276>
 8005206:	bf00      	nop
 8005208:	40020010 	.word	0x40020010
 800520c:	40020028 	.word	0x40020028
 8005210:	40020040 	.word	0x40020040
 8005214:	40020058 	.word	0x40020058
 8005218:	40020070 	.word	0x40020070
 800521c:	40020088 	.word	0x40020088
 8005220:	400200a0 	.word	0x400200a0
 8005224:	400200b8 	.word	0x400200b8
 8005228:	40020410 	.word	0x40020410
 800522c:	40020428 	.word	0x40020428
 8005230:	40020440 	.word	0x40020440
 8005234:	40020458 	.word	0x40020458
 8005238:	40020470 	.word	0x40020470
 800523c:	40020488 	.word	0x40020488
 8005240:	400204a0 	.word	0x400204a0
 8005244:	400204b8 	.word	0x400204b8
 8005248:	58025408 	.word	0x58025408
 800524c:	5802541c 	.word	0x5802541c
 8005250:	58025430 	.word	0x58025430
 8005254:	58025444 	.word	0x58025444
 8005258:	58025458 	.word	0x58025458
 800525c:	5802546c 	.word	0x5802546c
 8005260:	58025480 	.word	0x58025480
 8005264:	58025494 	.word	0x58025494
 8005268:	2300      	movs	r3, #0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005278:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800527c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a6d      	ldr	r2, [pc, #436]	@ (8005438 <HAL_DMA_Abort+0x444>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d04a      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a6b      	ldr	r2, [pc, #428]	@ (800543c <HAL_DMA_Abort+0x448>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d045      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a6a      	ldr	r2, [pc, #424]	@ (8005440 <HAL_DMA_Abort+0x44c>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d040      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a68      	ldr	r2, [pc, #416]	@ (8005444 <HAL_DMA_Abort+0x450>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d03b      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a67      	ldr	r2, [pc, #412]	@ (8005448 <HAL_DMA_Abort+0x454>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d036      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a65      	ldr	r2, [pc, #404]	@ (800544c <HAL_DMA_Abort+0x458>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d031      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a64      	ldr	r2, [pc, #400]	@ (8005450 <HAL_DMA_Abort+0x45c>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d02c      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a62      	ldr	r2, [pc, #392]	@ (8005454 <HAL_DMA_Abort+0x460>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d027      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a61      	ldr	r2, [pc, #388]	@ (8005458 <HAL_DMA_Abort+0x464>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d022      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a5f      	ldr	r2, [pc, #380]	@ (800545c <HAL_DMA_Abort+0x468>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d01d      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a5e      	ldr	r2, [pc, #376]	@ (8005460 <HAL_DMA_Abort+0x46c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d018      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a5c      	ldr	r2, [pc, #368]	@ (8005464 <HAL_DMA_Abort+0x470>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d013      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a5b      	ldr	r2, [pc, #364]	@ (8005468 <HAL_DMA_Abort+0x474>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d00e      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a59      	ldr	r2, [pc, #356]	@ (800546c <HAL_DMA_Abort+0x478>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d009      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a58      	ldr	r2, [pc, #352]	@ (8005470 <HAL_DMA_Abort+0x47c>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d004      	beq.n	800531e <HAL_DMA_Abort+0x32a>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a56      	ldr	r2, [pc, #344]	@ (8005474 <HAL_DMA_Abort+0x480>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d108      	bne.n	8005330 <HAL_DMA_Abort+0x33c>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 0201 	bic.w	r2, r2, #1
 800532c:	601a      	str	r2, [r3, #0]
 800532e:	e007      	b.n	8005340 <HAL_DMA_Abort+0x34c>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0201 	bic.w	r2, r2, #1
 800533e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005340:	e013      	b.n	800536a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005342:	f7fc fd13 	bl	8001d6c <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	2b05      	cmp	r3, #5
 800534e:	d90c      	bls.n	800536a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2220      	movs	r2, #32
 8005354:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2203      	movs	r2, #3
 800535a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e12d      	b.n	80055c6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1e5      	bne.n	8005342 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a2f      	ldr	r2, [pc, #188]	@ (8005438 <HAL_DMA_Abort+0x444>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d04a      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a2d      	ldr	r2, [pc, #180]	@ (800543c <HAL_DMA_Abort+0x448>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d045      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a2c      	ldr	r2, [pc, #176]	@ (8005440 <HAL_DMA_Abort+0x44c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d040      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a2a      	ldr	r2, [pc, #168]	@ (8005444 <HAL_DMA_Abort+0x450>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d03b      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a29      	ldr	r2, [pc, #164]	@ (8005448 <HAL_DMA_Abort+0x454>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d036      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a27      	ldr	r2, [pc, #156]	@ (800544c <HAL_DMA_Abort+0x458>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d031      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a26      	ldr	r2, [pc, #152]	@ (8005450 <HAL_DMA_Abort+0x45c>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d02c      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a24      	ldr	r2, [pc, #144]	@ (8005454 <HAL_DMA_Abort+0x460>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d027      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a23      	ldr	r2, [pc, #140]	@ (8005458 <HAL_DMA_Abort+0x464>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d022      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a21      	ldr	r2, [pc, #132]	@ (800545c <HAL_DMA_Abort+0x468>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d01d      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a20      	ldr	r2, [pc, #128]	@ (8005460 <HAL_DMA_Abort+0x46c>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d018      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a1e      	ldr	r2, [pc, #120]	@ (8005464 <HAL_DMA_Abort+0x470>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d013      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a1d      	ldr	r2, [pc, #116]	@ (8005468 <HAL_DMA_Abort+0x474>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d00e      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a1b      	ldr	r2, [pc, #108]	@ (800546c <HAL_DMA_Abort+0x478>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d009      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a1a      	ldr	r2, [pc, #104]	@ (8005470 <HAL_DMA_Abort+0x47c>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d004      	beq.n	8005416 <HAL_DMA_Abort+0x422>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a18      	ldr	r2, [pc, #96]	@ (8005474 <HAL_DMA_Abort+0x480>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d101      	bne.n	800541a <HAL_DMA_Abort+0x426>
 8005416:	2301      	movs	r3, #1
 8005418:	e000      	b.n	800541c <HAL_DMA_Abort+0x428>
 800541a:	2300      	movs	r3, #0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d02b      	beq.n	8005478 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005424:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800542a:	f003 031f 	and.w	r3, r3, #31
 800542e:	223f      	movs	r2, #63	@ 0x3f
 8005430:	409a      	lsls	r2, r3
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	609a      	str	r2, [r3, #8]
 8005436:	e02a      	b.n	800548e <HAL_DMA_Abort+0x49a>
 8005438:	40020010 	.word	0x40020010
 800543c:	40020028 	.word	0x40020028
 8005440:	40020040 	.word	0x40020040
 8005444:	40020058 	.word	0x40020058
 8005448:	40020070 	.word	0x40020070
 800544c:	40020088 	.word	0x40020088
 8005450:	400200a0 	.word	0x400200a0
 8005454:	400200b8 	.word	0x400200b8
 8005458:	40020410 	.word	0x40020410
 800545c:	40020428 	.word	0x40020428
 8005460:	40020440 	.word	0x40020440
 8005464:	40020458 	.word	0x40020458
 8005468:	40020470 	.word	0x40020470
 800546c:	40020488 	.word	0x40020488
 8005470:	400204a0 	.word	0x400204a0
 8005474:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800547c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005482:	f003 031f 	and.w	r3, r3, #31
 8005486:	2201      	movs	r2, #1
 8005488:	409a      	lsls	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a4f      	ldr	r2, [pc, #316]	@ (80055d0 <HAL_DMA_Abort+0x5dc>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d072      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a4d      	ldr	r2, [pc, #308]	@ (80055d4 <HAL_DMA_Abort+0x5e0>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d06d      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a4c      	ldr	r2, [pc, #304]	@ (80055d8 <HAL_DMA_Abort+0x5e4>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d068      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a4a      	ldr	r2, [pc, #296]	@ (80055dc <HAL_DMA_Abort+0x5e8>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d063      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a49      	ldr	r2, [pc, #292]	@ (80055e0 <HAL_DMA_Abort+0x5ec>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d05e      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a47      	ldr	r2, [pc, #284]	@ (80055e4 <HAL_DMA_Abort+0x5f0>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d059      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a46      	ldr	r2, [pc, #280]	@ (80055e8 <HAL_DMA_Abort+0x5f4>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d054      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a44      	ldr	r2, [pc, #272]	@ (80055ec <HAL_DMA_Abort+0x5f8>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d04f      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a43      	ldr	r2, [pc, #268]	@ (80055f0 <HAL_DMA_Abort+0x5fc>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d04a      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a41      	ldr	r2, [pc, #260]	@ (80055f4 <HAL_DMA_Abort+0x600>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d045      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a40      	ldr	r2, [pc, #256]	@ (80055f8 <HAL_DMA_Abort+0x604>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d040      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a3e      	ldr	r2, [pc, #248]	@ (80055fc <HAL_DMA_Abort+0x608>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d03b      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a3d      	ldr	r2, [pc, #244]	@ (8005600 <HAL_DMA_Abort+0x60c>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d036      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a3b      	ldr	r2, [pc, #236]	@ (8005604 <HAL_DMA_Abort+0x610>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d031      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a3a      	ldr	r2, [pc, #232]	@ (8005608 <HAL_DMA_Abort+0x614>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d02c      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a38      	ldr	r2, [pc, #224]	@ (800560c <HAL_DMA_Abort+0x618>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d027      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a37      	ldr	r2, [pc, #220]	@ (8005610 <HAL_DMA_Abort+0x61c>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d022      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a35      	ldr	r2, [pc, #212]	@ (8005614 <HAL_DMA_Abort+0x620>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d01d      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a34      	ldr	r2, [pc, #208]	@ (8005618 <HAL_DMA_Abort+0x624>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d018      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a32      	ldr	r2, [pc, #200]	@ (800561c <HAL_DMA_Abort+0x628>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d013      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a31      	ldr	r2, [pc, #196]	@ (8005620 <HAL_DMA_Abort+0x62c>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d00e      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a2f      	ldr	r2, [pc, #188]	@ (8005624 <HAL_DMA_Abort+0x630>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d009      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a2e      	ldr	r2, [pc, #184]	@ (8005628 <HAL_DMA_Abort+0x634>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d004      	beq.n	800557e <HAL_DMA_Abort+0x58a>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a2c      	ldr	r2, [pc, #176]	@ (800562c <HAL_DMA_Abort+0x638>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d101      	bne.n	8005582 <HAL_DMA_Abort+0x58e>
 800557e:	2301      	movs	r3, #1
 8005580:	e000      	b.n	8005584 <HAL_DMA_Abort+0x590>
 8005582:	2300      	movs	r3, #0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d015      	beq.n	80055b4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005590:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005596:	2b00      	cmp	r3, #0
 8005598:	d00c      	beq.n	80055b4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055a8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80055b2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3718      	adds	r7, #24
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	40020010 	.word	0x40020010
 80055d4:	40020028 	.word	0x40020028
 80055d8:	40020040 	.word	0x40020040
 80055dc:	40020058 	.word	0x40020058
 80055e0:	40020070 	.word	0x40020070
 80055e4:	40020088 	.word	0x40020088
 80055e8:	400200a0 	.word	0x400200a0
 80055ec:	400200b8 	.word	0x400200b8
 80055f0:	40020410 	.word	0x40020410
 80055f4:	40020428 	.word	0x40020428
 80055f8:	40020440 	.word	0x40020440
 80055fc:	40020458 	.word	0x40020458
 8005600:	40020470 	.word	0x40020470
 8005604:	40020488 	.word	0x40020488
 8005608:	400204a0 	.word	0x400204a0
 800560c:	400204b8 	.word	0x400204b8
 8005610:	58025408 	.word	0x58025408
 8005614:	5802541c 	.word	0x5802541c
 8005618:	58025430 	.word	0x58025430
 800561c:	58025444 	.word	0x58025444
 8005620:	58025458 	.word	0x58025458
 8005624:	5802546c 	.word	0x5802546c
 8005628:	58025480 	.word	0x58025480
 800562c:	58025494 	.word	0x58025494

08005630 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b08a      	sub	sp, #40	@ 0x28
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800563c:	4b67      	ldr	r3, [pc, #412]	@ (80057dc <HAL_DMA_IRQHandler+0x1ac>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a67      	ldr	r2, [pc, #412]	@ (80057e0 <HAL_DMA_IRQHandler+0x1b0>)
 8005642:	fba2 2303 	umull	r2, r3, r2, r3
 8005646:	0a9b      	lsrs	r3, r3, #10
 8005648:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800564e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005654:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005656:	6a3b      	ldr	r3, [r7, #32]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a5f      	ldr	r2, [pc, #380]	@ (80057e4 <HAL_DMA_IRQHandler+0x1b4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d04a      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a5d      	ldr	r2, [pc, #372]	@ (80057e8 <HAL_DMA_IRQHandler+0x1b8>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d045      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a5c      	ldr	r2, [pc, #368]	@ (80057ec <HAL_DMA_IRQHandler+0x1bc>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d040      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a5a      	ldr	r2, [pc, #360]	@ (80057f0 <HAL_DMA_IRQHandler+0x1c0>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d03b      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a59      	ldr	r2, [pc, #356]	@ (80057f4 <HAL_DMA_IRQHandler+0x1c4>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d036      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a57      	ldr	r2, [pc, #348]	@ (80057f8 <HAL_DMA_IRQHandler+0x1c8>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d031      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a56      	ldr	r2, [pc, #344]	@ (80057fc <HAL_DMA_IRQHandler+0x1cc>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d02c      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a54      	ldr	r2, [pc, #336]	@ (8005800 <HAL_DMA_IRQHandler+0x1d0>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d027      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a53      	ldr	r2, [pc, #332]	@ (8005804 <HAL_DMA_IRQHandler+0x1d4>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d022      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a51      	ldr	r2, [pc, #324]	@ (8005808 <HAL_DMA_IRQHandler+0x1d8>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d01d      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a50      	ldr	r2, [pc, #320]	@ (800580c <HAL_DMA_IRQHandler+0x1dc>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d018      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a4e      	ldr	r2, [pc, #312]	@ (8005810 <HAL_DMA_IRQHandler+0x1e0>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d013      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a4d      	ldr	r2, [pc, #308]	@ (8005814 <HAL_DMA_IRQHandler+0x1e4>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d00e      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a4b      	ldr	r2, [pc, #300]	@ (8005818 <HAL_DMA_IRQHandler+0x1e8>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d009      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a4a      	ldr	r2, [pc, #296]	@ (800581c <HAL_DMA_IRQHandler+0x1ec>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d004      	beq.n	8005702 <HAL_DMA_IRQHandler+0xd2>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a48      	ldr	r2, [pc, #288]	@ (8005820 <HAL_DMA_IRQHandler+0x1f0>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d101      	bne.n	8005706 <HAL_DMA_IRQHandler+0xd6>
 8005702:	2301      	movs	r3, #1
 8005704:	e000      	b.n	8005708 <HAL_DMA_IRQHandler+0xd8>
 8005706:	2300      	movs	r3, #0
 8005708:	2b00      	cmp	r3, #0
 800570a:	f000 842b 	beq.w	8005f64 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005712:	f003 031f 	and.w	r3, r3, #31
 8005716:	2208      	movs	r2, #8
 8005718:	409a      	lsls	r2, r3
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	4013      	ands	r3, r2
 800571e:	2b00      	cmp	r3, #0
 8005720:	f000 80a2 	beq.w	8005868 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a2e      	ldr	r2, [pc, #184]	@ (80057e4 <HAL_DMA_IRQHandler+0x1b4>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d04a      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a2d      	ldr	r2, [pc, #180]	@ (80057e8 <HAL_DMA_IRQHandler+0x1b8>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d045      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a2b      	ldr	r2, [pc, #172]	@ (80057ec <HAL_DMA_IRQHandler+0x1bc>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d040      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a2a      	ldr	r2, [pc, #168]	@ (80057f0 <HAL_DMA_IRQHandler+0x1c0>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d03b      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a28      	ldr	r2, [pc, #160]	@ (80057f4 <HAL_DMA_IRQHandler+0x1c4>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d036      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a27      	ldr	r2, [pc, #156]	@ (80057f8 <HAL_DMA_IRQHandler+0x1c8>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d031      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a25      	ldr	r2, [pc, #148]	@ (80057fc <HAL_DMA_IRQHandler+0x1cc>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d02c      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a24      	ldr	r2, [pc, #144]	@ (8005800 <HAL_DMA_IRQHandler+0x1d0>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d027      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a22      	ldr	r2, [pc, #136]	@ (8005804 <HAL_DMA_IRQHandler+0x1d4>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d022      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a21      	ldr	r2, [pc, #132]	@ (8005808 <HAL_DMA_IRQHandler+0x1d8>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d01d      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a1f      	ldr	r2, [pc, #124]	@ (800580c <HAL_DMA_IRQHandler+0x1dc>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d018      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a1e      	ldr	r2, [pc, #120]	@ (8005810 <HAL_DMA_IRQHandler+0x1e0>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d013      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005814 <HAL_DMA_IRQHandler+0x1e4>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d00e      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005818 <HAL_DMA_IRQHandler+0x1e8>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d009      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a19      	ldr	r2, [pc, #100]	@ (800581c <HAL_DMA_IRQHandler+0x1ec>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d004      	beq.n	80057c4 <HAL_DMA_IRQHandler+0x194>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a18      	ldr	r2, [pc, #96]	@ (8005820 <HAL_DMA_IRQHandler+0x1f0>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d12f      	bne.n	8005824 <HAL_DMA_IRQHandler+0x1f4>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0304 	and.w	r3, r3, #4
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	bf14      	ite	ne
 80057d2:	2301      	movne	r3, #1
 80057d4:	2300      	moveq	r3, #0
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	e02e      	b.n	8005838 <HAL_DMA_IRQHandler+0x208>
 80057da:	bf00      	nop
 80057dc:	24000004 	.word	0x24000004
 80057e0:	1b4e81b5 	.word	0x1b4e81b5
 80057e4:	40020010 	.word	0x40020010
 80057e8:	40020028 	.word	0x40020028
 80057ec:	40020040 	.word	0x40020040
 80057f0:	40020058 	.word	0x40020058
 80057f4:	40020070 	.word	0x40020070
 80057f8:	40020088 	.word	0x40020088
 80057fc:	400200a0 	.word	0x400200a0
 8005800:	400200b8 	.word	0x400200b8
 8005804:	40020410 	.word	0x40020410
 8005808:	40020428 	.word	0x40020428
 800580c:	40020440 	.word	0x40020440
 8005810:	40020458 	.word	0x40020458
 8005814:	40020470 	.word	0x40020470
 8005818:	40020488 	.word	0x40020488
 800581c:	400204a0 	.word	0x400204a0
 8005820:	400204b8 	.word	0x400204b8
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0308 	and.w	r3, r3, #8
 800582e:	2b00      	cmp	r3, #0
 8005830:	bf14      	ite	ne
 8005832:	2301      	movne	r3, #1
 8005834:	2300      	moveq	r3, #0
 8005836:	b2db      	uxtb	r3, r3
 8005838:	2b00      	cmp	r3, #0
 800583a:	d015      	beq.n	8005868 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f022 0204 	bic.w	r2, r2, #4
 800584a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005850:	f003 031f 	and.w	r3, r3, #31
 8005854:	2208      	movs	r2, #8
 8005856:	409a      	lsls	r2, r3
 8005858:	6a3b      	ldr	r3, [r7, #32]
 800585a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005860:	f043 0201 	orr.w	r2, r3, #1
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800586c:	f003 031f 	and.w	r3, r3, #31
 8005870:	69ba      	ldr	r2, [r7, #24]
 8005872:	fa22 f303 	lsr.w	r3, r2, r3
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d06e      	beq.n	800595c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a69      	ldr	r2, [pc, #420]	@ (8005a28 <HAL_DMA_IRQHandler+0x3f8>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d04a      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a67      	ldr	r2, [pc, #412]	@ (8005a2c <HAL_DMA_IRQHandler+0x3fc>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d045      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a66      	ldr	r2, [pc, #408]	@ (8005a30 <HAL_DMA_IRQHandler+0x400>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d040      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a64      	ldr	r2, [pc, #400]	@ (8005a34 <HAL_DMA_IRQHandler+0x404>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d03b      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a63      	ldr	r2, [pc, #396]	@ (8005a38 <HAL_DMA_IRQHandler+0x408>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d036      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a61      	ldr	r2, [pc, #388]	@ (8005a3c <HAL_DMA_IRQHandler+0x40c>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d031      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a60      	ldr	r2, [pc, #384]	@ (8005a40 <HAL_DMA_IRQHandler+0x410>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d02c      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a5e      	ldr	r2, [pc, #376]	@ (8005a44 <HAL_DMA_IRQHandler+0x414>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d027      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a5d      	ldr	r2, [pc, #372]	@ (8005a48 <HAL_DMA_IRQHandler+0x418>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d022      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a5b      	ldr	r2, [pc, #364]	@ (8005a4c <HAL_DMA_IRQHandler+0x41c>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d01d      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a5a      	ldr	r2, [pc, #360]	@ (8005a50 <HAL_DMA_IRQHandler+0x420>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d018      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a58      	ldr	r2, [pc, #352]	@ (8005a54 <HAL_DMA_IRQHandler+0x424>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d013      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a57      	ldr	r2, [pc, #348]	@ (8005a58 <HAL_DMA_IRQHandler+0x428>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d00e      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a55      	ldr	r2, [pc, #340]	@ (8005a5c <HAL_DMA_IRQHandler+0x42c>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d009      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a54      	ldr	r2, [pc, #336]	@ (8005a60 <HAL_DMA_IRQHandler+0x430>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d004      	beq.n	800591e <HAL_DMA_IRQHandler+0x2ee>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a52      	ldr	r2, [pc, #328]	@ (8005a64 <HAL_DMA_IRQHandler+0x434>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d10a      	bne.n	8005934 <HAL_DMA_IRQHandler+0x304>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005928:	2b00      	cmp	r3, #0
 800592a:	bf14      	ite	ne
 800592c:	2301      	movne	r3, #1
 800592e:	2300      	moveq	r3, #0
 8005930:	b2db      	uxtb	r3, r3
 8005932:	e003      	b.n	800593c <HAL_DMA_IRQHandler+0x30c>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2300      	movs	r3, #0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00d      	beq.n	800595c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005944:	f003 031f 	and.w	r3, r3, #31
 8005948:	2201      	movs	r2, #1
 800594a:	409a      	lsls	r2, r3
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005954:	f043 0202 	orr.w	r2, r3, #2
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005960:	f003 031f 	and.w	r3, r3, #31
 8005964:	2204      	movs	r2, #4
 8005966:	409a      	lsls	r2, r3
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	4013      	ands	r3, r2
 800596c:	2b00      	cmp	r3, #0
 800596e:	f000 808f 	beq.w	8005a90 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a2c      	ldr	r2, [pc, #176]	@ (8005a28 <HAL_DMA_IRQHandler+0x3f8>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d04a      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a2a      	ldr	r2, [pc, #168]	@ (8005a2c <HAL_DMA_IRQHandler+0x3fc>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d045      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a29      	ldr	r2, [pc, #164]	@ (8005a30 <HAL_DMA_IRQHandler+0x400>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d040      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a27      	ldr	r2, [pc, #156]	@ (8005a34 <HAL_DMA_IRQHandler+0x404>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d03b      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a26      	ldr	r2, [pc, #152]	@ (8005a38 <HAL_DMA_IRQHandler+0x408>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d036      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a24      	ldr	r2, [pc, #144]	@ (8005a3c <HAL_DMA_IRQHandler+0x40c>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d031      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a23      	ldr	r2, [pc, #140]	@ (8005a40 <HAL_DMA_IRQHandler+0x410>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d02c      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a21      	ldr	r2, [pc, #132]	@ (8005a44 <HAL_DMA_IRQHandler+0x414>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d027      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a20      	ldr	r2, [pc, #128]	@ (8005a48 <HAL_DMA_IRQHandler+0x418>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d022      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a1e      	ldr	r2, [pc, #120]	@ (8005a4c <HAL_DMA_IRQHandler+0x41c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d01d      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a1d      	ldr	r2, [pc, #116]	@ (8005a50 <HAL_DMA_IRQHandler+0x420>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d018      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a54 <HAL_DMA_IRQHandler+0x424>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d013      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005a58 <HAL_DMA_IRQHandler+0x428>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d00e      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a18      	ldr	r2, [pc, #96]	@ (8005a5c <HAL_DMA_IRQHandler+0x42c>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d009      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a17      	ldr	r2, [pc, #92]	@ (8005a60 <HAL_DMA_IRQHandler+0x430>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d004      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x3e2>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a15      	ldr	r2, [pc, #84]	@ (8005a64 <HAL_DMA_IRQHandler+0x434>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d12a      	bne.n	8005a68 <HAL_DMA_IRQHandler+0x438>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	bf14      	ite	ne
 8005a20:	2301      	movne	r3, #1
 8005a22:	2300      	moveq	r3, #0
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	e023      	b.n	8005a70 <HAL_DMA_IRQHandler+0x440>
 8005a28:	40020010 	.word	0x40020010
 8005a2c:	40020028 	.word	0x40020028
 8005a30:	40020040 	.word	0x40020040
 8005a34:	40020058 	.word	0x40020058
 8005a38:	40020070 	.word	0x40020070
 8005a3c:	40020088 	.word	0x40020088
 8005a40:	400200a0 	.word	0x400200a0
 8005a44:	400200b8 	.word	0x400200b8
 8005a48:	40020410 	.word	0x40020410
 8005a4c:	40020428 	.word	0x40020428
 8005a50:	40020440 	.word	0x40020440
 8005a54:	40020458 	.word	0x40020458
 8005a58:	40020470 	.word	0x40020470
 8005a5c:	40020488 	.word	0x40020488
 8005a60:	400204a0 	.word	0x400204a0
 8005a64:	400204b8 	.word	0x400204b8
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2300      	movs	r3, #0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00d      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a78:	f003 031f 	and.w	r3, r3, #31
 8005a7c:	2204      	movs	r2, #4
 8005a7e:	409a      	lsls	r2, r3
 8005a80:	6a3b      	ldr	r3, [r7, #32]
 8005a82:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a88:	f043 0204 	orr.w	r2, r3, #4
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a94:	f003 031f 	and.w	r3, r3, #31
 8005a98:	2210      	movs	r2, #16
 8005a9a:	409a      	lsls	r2, r3
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f000 80a6 	beq.w	8005bf2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a85      	ldr	r2, [pc, #532]	@ (8005cc0 <HAL_DMA_IRQHandler+0x690>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d04a      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a83      	ldr	r2, [pc, #524]	@ (8005cc4 <HAL_DMA_IRQHandler+0x694>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d045      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a82      	ldr	r2, [pc, #520]	@ (8005cc8 <HAL_DMA_IRQHandler+0x698>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d040      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a80      	ldr	r2, [pc, #512]	@ (8005ccc <HAL_DMA_IRQHandler+0x69c>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d03b      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a7f      	ldr	r2, [pc, #508]	@ (8005cd0 <HAL_DMA_IRQHandler+0x6a0>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d036      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a7d      	ldr	r2, [pc, #500]	@ (8005cd4 <HAL_DMA_IRQHandler+0x6a4>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d031      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a7c      	ldr	r2, [pc, #496]	@ (8005cd8 <HAL_DMA_IRQHandler+0x6a8>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d02c      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a7a      	ldr	r2, [pc, #488]	@ (8005cdc <HAL_DMA_IRQHandler+0x6ac>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d027      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a79      	ldr	r2, [pc, #484]	@ (8005ce0 <HAL_DMA_IRQHandler+0x6b0>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d022      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a77      	ldr	r2, [pc, #476]	@ (8005ce4 <HAL_DMA_IRQHandler+0x6b4>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d01d      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a76      	ldr	r2, [pc, #472]	@ (8005ce8 <HAL_DMA_IRQHandler+0x6b8>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d018      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a74      	ldr	r2, [pc, #464]	@ (8005cec <HAL_DMA_IRQHandler+0x6bc>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d013      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a73      	ldr	r2, [pc, #460]	@ (8005cf0 <HAL_DMA_IRQHandler+0x6c0>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d00e      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a71      	ldr	r2, [pc, #452]	@ (8005cf4 <HAL_DMA_IRQHandler+0x6c4>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d009      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a70      	ldr	r2, [pc, #448]	@ (8005cf8 <HAL_DMA_IRQHandler+0x6c8>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d004      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x516>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a6e      	ldr	r2, [pc, #440]	@ (8005cfc <HAL_DMA_IRQHandler+0x6cc>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d10a      	bne.n	8005b5c <HAL_DMA_IRQHandler+0x52c>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0308 	and.w	r3, r3, #8
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	bf14      	ite	ne
 8005b54:	2301      	movne	r3, #1
 8005b56:	2300      	moveq	r3, #0
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	e009      	b.n	8005b70 <HAL_DMA_IRQHandler+0x540>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0304 	and.w	r3, r3, #4
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	bf14      	ite	ne
 8005b6a:	2301      	movne	r3, #1
 8005b6c:	2300      	moveq	r3, #0
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d03e      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b78:	f003 031f 	and.w	r3, r3, #31
 8005b7c:	2210      	movs	r2, #16
 8005b7e:	409a      	lsls	r2, r3
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d018      	beq.n	8005bc4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d108      	bne.n	8005bb2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d024      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	4798      	blx	r3
 8005bb0:	e01f      	b.n	8005bf2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d01b      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	4798      	blx	r3
 8005bc2:	e016      	b.n	8005bf2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d107      	bne.n	8005be2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0208 	bic.w	r2, r2, #8
 8005be0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d003      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bf6:	f003 031f 	and.w	r3, r3, #31
 8005bfa:	2220      	movs	r2, #32
 8005bfc:	409a      	lsls	r2, r3
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	4013      	ands	r3, r2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 8110 	beq.w	8005e28 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a2c      	ldr	r2, [pc, #176]	@ (8005cc0 <HAL_DMA_IRQHandler+0x690>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d04a      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a2b      	ldr	r2, [pc, #172]	@ (8005cc4 <HAL_DMA_IRQHandler+0x694>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d045      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a29      	ldr	r2, [pc, #164]	@ (8005cc8 <HAL_DMA_IRQHandler+0x698>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d040      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a28      	ldr	r2, [pc, #160]	@ (8005ccc <HAL_DMA_IRQHandler+0x69c>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d03b      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a26      	ldr	r2, [pc, #152]	@ (8005cd0 <HAL_DMA_IRQHandler+0x6a0>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d036      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a25      	ldr	r2, [pc, #148]	@ (8005cd4 <HAL_DMA_IRQHandler+0x6a4>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d031      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a23      	ldr	r2, [pc, #140]	@ (8005cd8 <HAL_DMA_IRQHandler+0x6a8>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d02c      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a22      	ldr	r2, [pc, #136]	@ (8005cdc <HAL_DMA_IRQHandler+0x6ac>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d027      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a20      	ldr	r2, [pc, #128]	@ (8005ce0 <HAL_DMA_IRQHandler+0x6b0>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d022      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a1f      	ldr	r2, [pc, #124]	@ (8005ce4 <HAL_DMA_IRQHandler+0x6b4>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d01d      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a1d      	ldr	r2, [pc, #116]	@ (8005ce8 <HAL_DMA_IRQHandler+0x6b8>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d018      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8005cec <HAL_DMA_IRQHandler+0x6bc>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d013      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a1a      	ldr	r2, [pc, #104]	@ (8005cf0 <HAL_DMA_IRQHandler+0x6c0>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d00e      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a19      	ldr	r2, [pc, #100]	@ (8005cf4 <HAL_DMA_IRQHandler+0x6c4>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d009      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a17      	ldr	r2, [pc, #92]	@ (8005cf8 <HAL_DMA_IRQHandler+0x6c8>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d004      	beq.n	8005ca8 <HAL_DMA_IRQHandler+0x678>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a16      	ldr	r2, [pc, #88]	@ (8005cfc <HAL_DMA_IRQHandler+0x6cc>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d12b      	bne.n	8005d00 <HAL_DMA_IRQHandler+0x6d0>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 0310 	and.w	r3, r3, #16
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	bf14      	ite	ne
 8005cb6:	2301      	movne	r3, #1
 8005cb8:	2300      	moveq	r3, #0
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	e02a      	b.n	8005d14 <HAL_DMA_IRQHandler+0x6e4>
 8005cbe:	bf00      	nop
 8005cc0:	40020010 	.word	0x40020010
 8005cc4:	40020028 	.word	0x40020028
 8005cc8:	40020040 	.word	0x40020040
 8005ccc:	40020058 	.word	0x40020058
 8005cd0:	40020070 	.word	0x40020070
 8005cd4:	40020088 	.word	0x40020088
 8005cd8:	400200a0 	.word	0x400200a0
 8005cdc:	400200b8 	.word	0x400200b8
 8005ce0:	40020410 	.word	0x40020410
 8005ce4:	40020428 	.word	0x40020428
 8005ce8:	40020440 	.word	0x40020440
 8005cec:	40020458 	.word	0x40020458
 8005cf0:	40020470 	.word	0x40020470
 8005cf4:	40020488 	.word	0x40020488
 8005cf8:	400204a0 	.word	0x400204a0
 8005cfc:	400204b8 	.word	0x400204b8
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	bf14      	ite	ne
 8005d0e:	2301      	movne	r3, #1
 8005d10:	2300      	moveq	r3, #0
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 8087 	beq.w	8005e28 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d1e:	f003 031f 	and.w	r3, r3, #31
 8005d22:	2220      	movs	r2, #32
 8005d24:	409a      	lsls	r2, r3
 8005d26:	6a3b      	ldr	r3, [r7, #32]
 8005d28:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	d139      	bne.n	8005daa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f022 0216 	bic.w	r2, r2, #22
 8005d44:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	695a      	ldr	r2, [r3, #20]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d54:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d103      	bne.n	8005d66 <HAL_DMA_IRQHandler+0x736>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d007      	beq.n	8005d76 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f022 0208 	bic.w	r2, r2, #8
 8005d74:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d7a:	f003 031f 	and.w	r3, r3, #31
 8005d7e:	223f      	movs	r2, #63	@ 0x3f
 8005d80:	409a      	lsls	r2, r3
 8005d82:	6a3b      	ldr	r3, [r7, #32]
 8005d84:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 834a 	beq.w	8006434 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	4798      	blx	r3
          }
          return;
 8005da8:	e344      	b.n	8006434 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d018      	beq.n	8005dea <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d108      	bne.n	8005dd8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d02c      	beq.n	8005e28 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	4798      	blx	r3
 8005dd6:	e027      	b.n	8005e28 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d023      	beq.n	8005e28 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	4798      	blx	r3
 8005de8:	e01e      	b.n	8005e28 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10f      	bne.n	8005e18 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 0210 	bic.w	r2, r2, #16
 8005e06:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d003      	beq.n	8005e28 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 8306 	beq.w	800643e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f000 8088 	beq.w	8005f50 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2204      	movs	r2, #4
 8005e44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a7a      	ldr	r2, [pc, #488]	@ (8006038 <HAL_DMA_IRQHandler+0xa08>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d04a      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a79      	ldr	r2, [pc, #484]	@ (800603c <HAL_DMA_IRQHandler+0xa0c>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d045      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a77      	ldr	r2, [pc, #476]	@ (8006040 <HAL_DMA_IRQHandler+0xa10>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d040      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a76      	ldr	r2, [pc, #472]	@ (8006044 <HAL_DMA_IRQHandler+0xa14>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d03b      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a74      	ldr	r2, [pc, #464]	@ (8006048 <HAL_DMA_IRQHandler+0xa18>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d036      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a73      	ldr	r2, [pc, #460]	@ (800604c <HAL_DMA_IRQHandler+0xa1c>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d031      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a71      	ldr	r2, [pc, #452]	@ (8006050 <HAL_DMA_IRQHandler+0xa20>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d02c      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a70      	ldr	r2, [pc, #448]	@ (8006054 <HAL_DMA_IRQHandler+0xa24>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d027      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a6e      	ldr	r2, [pc, #440]	@ (8006058 <HAL_DMA_IRQHandler+0xa28>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d022      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a6d      	ldr	r2, [pc, #436]	@ (800605c <HAL_DMA_IRQHandler+0xa2c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d01d      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a6b      	ldr	r2, [pc, #428]	@ (8006060 <HAL_DMA_IRQHandler+0xa30>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d018      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a6a      	ldr	r2, [pc, #424]	@ (8006064 <HAL_DMA_IRQHandler+0xa34>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d013      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a68      	ldr	r2, [pc, #416]	@ (8006068 <HAL_DMA_IRQHandler+0xa38>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d00e      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a67      	ldr	r2, [pc, #412]	@ (800606c <HAL_DMA_IRQHandler+0xa3c>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d009      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a65      	ldr	r2, [pc, #404]	@ (8006070 <HAL_DMA_IRQHandler+0xa40>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d004      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0x8b8>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a64      	ldr	r2, [pc, #400]	@ (8006074 <HAL_DMA_IRQHandler+0xa44>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d108      	bne.n	8005efa <HAL_DMA_IRQHandler+0x8ca>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 0201 	bic.w	r2, r2, #1
 8005ef6:	601a      	str	r2, [r3, #0]
 8005ef8:	e007      	b.n	8005f0a <HAL_DMA_IRQHandler+0x8da>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 0201 	bic.w	r2, r2, #1
 8005f08:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d307      	bcc.n	8005f26 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0301 	and.w	r3, r3, #1
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1f2      	bne.n	8005f0a <HAL_DMA_IRQHandler+0x8da>
 8005f24:	e000      	b.n	8005f28 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005f26:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d004      	beq.n	8005f40 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2203      	movs	r2, #3
 8005f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005f3e:	e003      	b.n	8005f48 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 8272 	beq.w	800643e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	4798      	blx	r3
 8005f62:	e26c      	b.n	800643e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a43      	ldr	r2, [pc, #268]	@ (8006078 <HAL_DMA_IRQHandler+0xa48>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d022      	beq.n	8005fb4 <HAL_DMA_IRQHandler+0x984>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a42      	ldr	r2, [pc, #264]	@ (800607c <HAL_DMA_IRQHandler+0xa4c>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d01d      	beq.n	8005fb4 <HAL_DMA_IRQHandler+0x984>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a40      	ldr	r2, [pc, #256]	@ (8006080 <HAL_DMA_IRQHandler+0xa50>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d018      	beq.n	8005fb4 <HAL_DMA_IRQHandler+0x984>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a3f      	ldr	r2, [pc, #252]	@ (8006084 <HAL_DMA_IRQHandler+0xa54>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d013      	beq.n	8005fb4 <HAL_DMA_IRQHandler+0x984>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a3d      	ldr	r2, [pc, #244]	@ (8006088 <HAL_DMA_IRQHandler+0xa58>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d00e      	beq.n	8005fb4 <HAL_DMA_IRQHandler+0x984>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a3c      	ldr	r2, [pc, #240]	@ (800608c <HAL_DMA_IRQHandler+0xa5c>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d009      	beq.n	8005fb4 <HAL_DMA_IRQHandler+0x984>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a3a      	ldr	r2, [pc, #232]	@ (8006090 <HAL_DMA_IRQHandler+0xa60>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d004      	beq.n	8005fb4 <HAL_DMA_IRQHandler+0x984>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a39      	ldr	r2, [pc, #228]	@ (8006094 <HAL_DMA_IRQHandler+0xa64>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d101      	bne.n	8005fb8 <HAL_DMA_IRQHandler+0x988>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e000      	b.n	8005fba <HAL_DMA_IRQHandler+0x98a>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f000 823f 	beq.w	800643e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fcc:	f003 031f 	and.w	r3, r3, #31
 8005fd0:	2204      	movs	r2, #4
 8005fd2:	409a      	lsls	r2, r3
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f000 80cd 	beq.w	8006178 <HAL_DMA_IRQHandler+0xb48>
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 80c7 	beq.w	8006178 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fee:	f003 031f 	and.w	r3, r3, #31
 8005ff2:	2204      	movs	r2, #4
 8005ff4:	409a      	lsls	r2, r3
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006000:	2b00      	cmp	r3, #0
 8006002:	d049      	beq.n	8006098 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d109      	bne.n	8006022 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 8210 	beq.w	8006438 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006020:	e20a      	b.n	8006438 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 8206 	beq.w	8006438 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006034:	e200      	b.n	8006438 <HAL_DMA_IRQHandler+0xe08>
 8006036:	bf00      	nop
 8006038:	40020010 	.word	0x40020010
 800603c:	40020028 	.word	0x40020028
 8006040:	40020040 	.word	0x40020040
 8006044:	40020058 	.word	0x40020058
 8006048:	40020070 	.word	0x40020070
 800604c:	40020088 	.word	0x40020088
 8006050:	400200a0 	.word	0x400200a0
 8006054:	400200b8 	.word	0x400200b8
 8006058:	40020410 	.word	0x40020410
 800605c:	40020428 	.word	0x40020428
 8006060:	40020440 	.word	0x40020440
 8006064:	40020458 	.word	0x40020458
 8006068:	40020470 	.word	0x40020470
 800606c:	40020488 	.word	0x40020488
 8006070:	400204a0 	.word	0x400204a0
 8006074:	400204b8 	.word	0x400204b8
 8006078:	58025408 	.word	0x58025408
 800607c:	5802541c 	.word	0x5802541c
 8006080:	58025430 	.word	0x58025430
 8006084:	58025444 	.word	0x58025444
 8006088:	58025458 	.word	0x58025458
 800608c:	5802546c 	.word	0x5802546c
 8006090:	58025480 	.word	0x58025480
 8006094:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	f003 0320 	and.w	r3, r3, #32
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d160      	bne.n	8006164 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a7f      	ldr	r2, [pc, #508]	@ (80062a4 <HAL_DMA_IRQHandler+0xc74>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d04a      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a7d      	ldr	r2, [pc, #500]	@ (80062a8 <HAL_DMA_IRQHandler+0xc78>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d045      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a7c      	ldr	r2, [pc, #496]	@ (80062ac <HAL_DMA_IRQHandler+0xc7c>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d040      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a7a      	ldr	r2, [pc, #488]	@ (80062b0 <HAL_DMA_IRQHandler+0xc80>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d03b      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a79      	ldr	r2, [pc, #484]	@ (80062b4 <HAL_DMA_IRQHandler+0xc84>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d036      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a77      	ldr	r2, [pc, #476]	@ (80062b8 <HAL_DMA_IRQHandler+0xc88>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d031      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a76      	ldr	r2, [pc, #472]	@ (80062bc <HAL_DMA_IRQHandler+0xc8c>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d02c      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a74      	ldr	r2, [pc, #464]	@ (80062c0 <HAL_DMA_IRQHandler+0xc90>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d027      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a73      	ldr	r2, [pc, #460]	@ (80062c4 <HAL_DMA_IRQHandler+0xc94>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d022      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a71      	ldr	r2, [pc, #452]	@ (80062c8 <HAL_DMA_IRQHandler+0xc98>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d01d      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a70      	ldr	r2, [pc, #448]	@ (80062cc <HAL_DMA_IRQHandler+0xc9c>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d018      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a6e      	ldr	r2, [pc, #440]	@ (80062d0 <HAL_DMA_IRQHandler+0xca0>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d013      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a6d      	ldr	r2, [pc, #436]	@ (80062d4 <HAL_DMA_IRQHandler+0xca4>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d00e      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a6b      	ldr	r2, [pc, #428]	@ (80062d8 <HAL_DMA_IRQHandler+0xca8>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d009      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a6a      	ldr	r2, [pc, #424]	@ (80062dc <HAL_DMA_IRQHandler+0xcac>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d004      	beq.n	8006142 <HAL_DMA_IRQHandler+0xb12>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a68      	ldr	r2, [pc, #416]	@ (80062e0 <HAL_DMA_IRQHandler+0xcb0>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d108      	bne.n	8006154 <HAL_DMA_IRQHandler+0xb24>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 0208 	bic.w	r2, r2, #8
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	e007      	b.n	8006164 <HAL_DMA_IRQHandler+0xb34>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0204 	bic.w	r2, r2, #4
 8006162:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006168:	2b00      	cmp	r3, #0
 800616a:	f000 8165 	beq.w	8006438 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006176:	e15f      	b.n	8006438 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800617c:	f003 031f 	and.w	r3, r3, #31
 8006180:	2202      	movs	r2, #2
 8006182:	409a      	lsls	r2, r3
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	4013      	ands	r3, r2
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 80c5 	beq.w	8006318 <HAL_DMA_IRQHandler+0xce8>
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b00      	cmp	r3, #0
 8006196:	f000 80bf 	beq.w	8006318 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800619e:	f003 031f 	and.w	r3, r3, #31
 80061a2:	2202      	movs	r2, #2
 80061a4:	409a      	lsls	r2, r3
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d018      	beq.n	80061e6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d109      	bne.n	80061d2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f000 813a 	beq.w	800643c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80061d0:	e134      	b.n	800643c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f000 8130 	beq.w	800643c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80061e4:	e12a      	b.n	800643c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f040 8089 	bne.w	8006304 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a2b      	ldr	r2, [pc, #172]	@ (80062a4 <HAL_DMA_IRQHandler+0xc74>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d04a      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a29      	ldr	r2, [pc, #164]	@ (80062a8 <HAL_DMA_IRQHandler+0xc78>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d045      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a28      	ldr	r2, [pc, #160]	@ (80062ac <HAL_DMA_IRQHandler+0xc7c>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d040      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a26      	ldr	r2, [pc, #152]	@ (80062b0 <HAL_DMA_IRQHandler+0xc80>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d03b      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a25      	ldr	r2, [pc, #148]	@ (80062b4 <HAL_DMA_IRQHandler+0xc84>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d036      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a23      	ldr	r2, [pc, #140]	@ (80062b8 <HAL_DMA_IRQHandler+0xc88>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d031      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a22      	ldr	r2, [pc, #136]	@ (80062bc <HAL_DMA_IRQHandler+0xc8c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d02c      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a20      	ldr	r2, [pc, #128]	@ (80062c0 <HAL_DMA_IRQHandler+0xc90>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d027      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a1f      	ldr	r2, [pc, #124]	@ (80062c4 <HAL_DMA_IRQHandler+0xc94>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d022      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a1d      	ldr	r2, [pc, #116]	@ (80062c8 <HAL_DMA_IRQHandler+0xc98>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d01d      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a1c      	ldr	r2, [pc, #112]	@ (80062cc <HAL_DMA_IRQHandler+0xc9c>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d018      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a1a      	ldr	r2, [pc, #104]	@ (80062d0 <HAL_DMA_IRQHandler+0xca0>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d013      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a19      	ldr	r2, [pc, #100]	@ (80062d4 <HAL_DMA_IRQHandler+0xca4>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d00e      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a17      	ldr	r2, [pc, #92]	@ (80062d8 <HAL_DMA_IRQHandler+0xca8>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d009      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a16      	ldr	r2, [pc, #88]	@ (80062dc <HAL_DMA_IRQHandler+0xcac>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d004      	beq.n	8006292 <HAL_DMA_IRQHandler+0xc62>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a14      	ldr	r2, [pc, #80]	@ (80062e0 <HAL_DMA_IRQHandler+0xcb0>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d128      	bne.n	80062e4 <HAL_DMA_IRQHandler+0xcb4>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f022 0214 	bic.w	r2, r2, #20
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	e027      	b.n	80062f4 <HAL_DMA_IRQHandler+0xcc4>
 80062a4:	40020010 	.word	0x40020010
 80062a8:	40020028 	.word	0x40020028
 80062ac:	40020040 	.word	0x40020040
 80062b0:	40020058 	.word	0x40020058
 80062b4:	40020070 	.word	0x40020070
 80062b8:	40020088 	.word	0x40020088
 80062bc:	400200a0 	.word	0x400200a0
 80062c0:	400200b8 	.word	0x400200b8
 80062c4:	40020410 	.word	0x40020410
 80062c8:	40020428 	.word	0x40020428
 80062cc:	40020440 	.word	0x40020440
 80062d0:	40020458 	.word	0x40020458
 80062d4:	40020470 	.word	0x40020470
 80062d8:	40020488 	.word	0x40020488
 80062dc:	400204a0 	.word	0x400204a0
 80062e0:	400204b8 	.word	0x400204b8
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f022 020a 	bic.w	r2, r2, #10
 80062f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006308:	2b00      	cmp	r3, #0
 800630a:	f000 8097 	beq.w	800643c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006316:	e091      	b.n	800643c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800631c:	f003 031f 	and.w	r3, r3, #31
 8006320:	2208      	movs	r2, #8
 8006322:	409a      	lsls	r2, r3
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	4013      	ands	r3, r2
 8006328:	2b00      	cmp	r3, #0
 800632a:	f000 8088 	beq.w	800643e <HAL_DMA_IRQHandler+0xe0e>
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	f003 0308 	and.w	r3, r3, #8
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 8082 	beq.w	800643e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a41      	ldr	r2, [pc, #260]	@ (8006444 <HAL_DMA_IRQHandler+0xe14>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d04a      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a3f      	ldr	r2, [pc, #252]	@ (8006448 <HAL_DMA_IRQHandler+0xe18>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d045      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a3e      	ldr	r2, [pc, #248]	@ (800644c <HAL_DMA_IRQHandler+0xe1c>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d040      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a3c      	ldr	r2, [pc, #240]	@ (8006450 <HAL_DMA_IRQHandler+0xe20>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d03b      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a3b      	ldr	r2, [pc, #236]	@ (8006454 <HAL_DMA_IRQHandler+0xe24>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d036      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a39      	ldr	r2, [pc, #228]	@ (8006458 <HAL_DMA_IRQHandler+0xe28>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d031      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a38      	ldr	r2, [pc, #224]	@ (800645c <HAL_DMA_IRQHandler+0xe2c>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d02c      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a36      	ldr	r2, [pc, #216]	@ (8006460 <HAL_DMA_IRQHandler+0xe30>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d027      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a35      	ldr	r2, [pc, #212]	@ (8006464 <HAL_DMA_IRQHandler+0xe34>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d022      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a33      	ldr	r2, [pc, #204]	@ (8006468 <HAL_DMA_IRQHandler+0xe38>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d01d      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a32      	ldr	r2, [pc, #200]	@ (800646c <HAL_DMA_IRQHandler+0xe3c>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d018      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a30      	ldr	r2, [pc, #192]	@ (8006470 <HAL_DMA_IRQHandler+0xe40>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d013      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a2f      	ldr	r2, [pc, #188]	@ (8006474 <HAL_DMA_IRQHandler+0xe44>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d00e      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006478 <HAL_DMA_IRQHandler+0xe48>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d009      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a2c      	ldr	r2, [pc, #176]	@ (800647c <HAL_DMA_IRQHandler+0xe4c>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d004      	beq.n	80063da <HAL_DMA_IRQHandler+0xdaa>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a2a      	ldr	r2, [pc, #168]	@ (8006480 <HAL_DMA_IRQHandler+0xe50>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d108      	bne.n	80063ec <HAL_DMA_IRQHandler+0xdbc>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 021c 	bic.w	r2, r2, #28
 80063e8:	601a      	str	r2, [r3, #0]
 80063ea:	e007      	b.n	80063fc <HAL_DMA_IRQHandler+0xdcc>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f022 020e 	bic.w	r2, r2, #14
 80063fa:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006400:	f003 031f 	and.w	r3, r3, #31
 8006404:	2201      	movs	r2, #1
 8006406:	409a      	lsls	r2, r3
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006426:	2b00      	cmp	r3, #0
 8006428:	d009      	beq.n	800643e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	4798      	blx	r3
 8006432:	e004      	b.n	800643e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006434:	bf00      	nop
 8006436:	e002      	b.n	800643e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006438:	bf00      	nop
 800643a:	e000      	b.n	800643e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800643c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800643e:	3728      	adds	r7, #40	@ 0x28
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}
 8006444:	40020010 	.word	0x40020010
 8006448:	40020028 	.word	0x40020028
 800644c:	40020040 	.word	0x40020040
 8006450:	40020058 	.word	0x40020058
 8006454:	40020070 	.word	0x40020070
 8006458:	40020088 	.word	0x40020088
 800645c:	400200a0 	.word	0x400200a0
 8006460:	400200b8 	.word	0x400200b8
 8006464:	40020410 	.word	0x40020410
 8006468:	40020428 	.word	0x40020428
 800646c:	40020440 	.word	0x40020440
 8006470:	40020458 	.word	0x40020458
 8006474:	40020470 	.word	0x40020470
 8006478:	40020488 	.word	0x40020488
 800647c:	400204a0 	.word	0x400204a0
 8006480:	400204b8 	.word	0x400204b8

08006484 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006484:	b480      	push	{r7}
 8006486:	b087      	sub	sp, #28
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
 8006490:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006496:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800649c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a7f      	ldr	r2, [pc, #508]	@ (80066a0 <DMA_SetConfig+0x21c>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d072      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a7d      	ldr	r2, [pc, #500]	@ (80066a4 <DMA_SetConfig+0x220>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d06d      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a7c      	ldr	r2, [pc, #496]	@ (80066a8 <DMA_SetConfig+0x224>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d068      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a7a      	ldr	r2, [pc, #488]	@ (80066ac <DMA_SetConfig+0x228>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d063      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a79      	ldr	r2, [pc, #484]	@ (80066b0 <DMA_SetConfig+0x22c>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d05e      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a77      	ldr	r2, [pc, #476]	@ (80066b4 <DMA_SetConfig+0x230>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d059      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a76      	ldr	r2, [pc, #472]	@ (80066b8 <DMA_SetConfig+0x234>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d054      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a74      	ldr	r2, [pc, #464]	@ (80066bc <DMA_SetConfig+0x238>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d04f      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a73      	ldr	r2, [pc, #460]	@ (80066c0 <DMA_SetConfig+0x23c>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d04a      	beq.n	800658e <DMA_SetConfig+0x10a>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a71      	ldr	r2, [pc, #452]	@ (80066c4 <DMA_SetConfig+0x240>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d045      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a70      	ldr	r2, [pc, #448]	@ (80066c8 <DMA_SetConfig+0x244>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d040      	beq.n	800658e <DMA_SetConfig+0x10a>
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a6e      	ldr	r2, [pc, #440]	@ (80066cc <DMA_SetConfig+0x248>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d03b      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a6d      	ldr	r2, [pc, #436]	@ (80066d0 <DMA_SetConfig+0x24c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d036      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a6b      	ldr	r2, [pc, #428]	@ (80066d4 <DMA_SetConfig+0x250>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d031      	beq.n	800658e <DMA_SetConfig+0x10a>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a6a      	ldr	r2, [pc, #424]	@ (80066d8 <DMA_SetConfig+0x254>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d02c      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a68      	ldr	r2, [pc, #416]	@ (80066dc <DMA_SetConfig+0x258>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d027      	beq.n	800658e <DMA_SetConfig+0x10a>
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a67      	ldr	r2, [pc, #412]	@ (80066e0 <DMA_SetConfig+0x25c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d022      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a65      	ldr	r2, [pc, #404]	@ (80066e4 <DMA_SetConfig+0x260>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d01d      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a64      	ldr	r2, [pc, #400]	@ (80066e8 <DMA_SetConfig+0x264>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d018      	beq.n	800658e <DMA_SetConfig+0x10a>
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a62      	ldr	r2, [pc, #392]	@ (80066ec <DMA_SetConfig+0x268>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d013      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a61      	ldr	r2, [pc, #388]	@ (80066f0 <DMA_SetConfig+0x26c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d00e      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a5f      	ldr	r2, [pc, #380]	@ (80066f4 <DMA_SetConfig+0x270>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d009      	beq.n	800658e <DMA_SetConfig+0x10a>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a5e      	ldr	r2, [pc, #376]	@ (80066f8 <DMA_SetConfig+0x274>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d004      	beq.n	800658e <DMA_SetConfig+0x10a>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a5c      	ldr	r2, [pc, #368]	@ (80066fc <DMA_SetConfig+0x278>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d101      	bne.n	8006592 <DMA_SetConfig+0x10e>
 800658e:	2301      	movs	r3, #1
 8006590:	e000      	b.n	8006594 <DMA_SetConfig+0x110>
 8006592:	2300      	movs	r3, #0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00d      	beq.n	80065b4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80065a0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d004      	beq.n	80065b4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80065b2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a39      	ldr	r2, [pc, #228]	@ (80066a0 <DMA_SetConfig+0x21c>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d04a      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a38      	ldr	r2, [pc, #224]	@ (80066a4 <DMA_SetConfig+0x220>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d045      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a36      	ldr	r2, [pc, #216]	@ (80066a8 <DMA_SetConfig+0x224>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d040      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a35      	ldr	r2, [pc, #212]	@ (80066ac <DMA_SetConfig+0x228>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d03b      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a33      	ldr	r2, [pc, #204]	@ (80066b0 <DMA_SetConfig+0x22c>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d036      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a32      	ldr	r2, [pc, #200]	@ (80066b4 <DMA_SetConfig+0x230>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d031      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a30      	ldr	r2, [pc, #192]	@ (80066b8 <DMA_SetConfig+0x234>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d02c      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a2f      	ldr	r2, [pc, #188]	@ (80066bc <DMA_SetConfig+0x238>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d027      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a2d      	ldr	r2, [pc, #180]	@ (80066c0 <DMA_SetConfig+0x23c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d022      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a2c      	ldr	r2, [pc, #176]	@ (80066c4 <DMA_SetConfig+0x240>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d01d      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a2a      	ldr	r2, [pc, #168]	@ (80066c8 <DMA_SetConfig+0x244>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d018      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a29      	ldr	r2, [pc, #164]	@ (80066cc <DMA_SetConfig+0x248>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d013      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a27      	ldr	r2, [pc, #156]	@ (80066d0 <DMA_SetConfig+0x24c>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d00e      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a26      	ldr	r2, [pc, #152]	@ (80066d4 <DMA_SetConfig+0x250>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d009      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a24      	ldr	r2, [pc, #144]	@ (80066d8 <DMA_SetConfig+0x254>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d004      	beq.n	8006654 <DMA_SetConfig+0x1d0>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a23      	ldr	r2, [pc, #140]	@ (80066dc <DMA_SetConfig+0x258>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d101      	bne.n	8006658 <DMA_SetConfig+0x1d4>
 8006654:	2301      	movs	r3, #1
 8006656:	e000      	b.n	800665a <DMA_SetConfig+0x1d6>
 8006658:	2300      	movs	r3, #0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d059      	beq.n	8006712 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006662:	f003 031f 	and.w	r3, r3, #31
 8006666:	223f      	movs	r2, #63	@ 0x3f
 8006668:	409a      	lsls	r2, r3
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800667c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	2b40      	cmp	r3, #64	@ 0x40
 800668c:	d138      	bne.n	8006700 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800669e:	e086      	b.n	80067ae <DMA_SetConfig+0x32a>
 80066a0:	40020010 	.word	0x40020010
 80066a4:	40020028 	.word	0x40020028
 80066a8:	40020040 	.word	0x40020040
 80066ac:	40020058 	.word	0x40020058
 80066b0:	40020070 	.word	0x40020070
 80066b4:	40020088 	.word	0x40020088
 80066b8:	400200a0 	.word	0x400200a0
 80066bc:	400200b8 	.word	0x400200b8
 80066c0:	40020410 	.word	0x40020410
 80066c4:	40020428 	.word	0x40020428
 80066c8:	40020440 	.word	0x40020440
 80066cc:	40020458 	.word	0x40020458
 80066d0:	40020470 	.word	0x40020470
 80066d4:	40020488 	.word	0x40020488
 80066d8:	400204a0 	.word	0x400204a0
 80066dc:	400204b8 	.word	0x400204b8
 80066e0:	58025408 	.word	0x58025408
 80066e4:	5802541c 	.word	0x5802541c
 80066e8:	58025430 	.word	0x58025430
 80066ec:	58025444 	.word	0x58025444
 80066f0:	58025458 	.word	0x58025458
 80066f4:	5802546c 	.word	0x5802546c
 80066f8:	58025480 	.word	0x58025480
 80066fc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	60da      	str	r2, [r3, #12]
}
 8006710:	e04d      	b.n	80067ae <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a29      	ldr	r2, [pc, #164]	@ (80067bc <DMA_SetConfig+0x338>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d022      	beq.n	8006762 <DMA_SetConfig+0x2de>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a27      	ldr	r2, [pc, #156]	@ (80067c0 <DMA_SetConfig+0x33c>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d01d      	beq.n	8006762 <DMA_SetConfig+0x2de>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a26      	ldr	r2, [pc, #152]	@ (80067c4 <DMA_SetConfig+0x340>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d018      	beq.n	8006762 <DMA_SetConfig+0x2de>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a24      	ldr	r2, [pc, #144]	@ (80067c8 <DMA_SetConfig+0x344>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d013      	beq.n	8006762 <DMA_SetConfig+0x2de>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a23      	ldr	r2, [pc, #140]	@ (80067cc <DMA_SetConfig+0x348>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d00e      	beq.n	8006762 <DMA_SetConfig+0x2de>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a21      	ldr	r2, [pc, #132]	@ (80067d0 <DMA_SetConfig+0x34c>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d009      	beq.n	8006762 <DMA_SetConfig+0x2de>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a20      	ldr	r2, [pc, #128]	@ (80067d4 <DMA_SetConfig+0x350>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d004      	beq.n	8006762 <DMA_SetConfig+0x2de>
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a1e      	ldr	r2, [pc, #120]	@ (80067d8 <DMA_SetConfig+0x354>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d101      	bne.n	8006766 <DMA_SetConfig+0x2e2>
 8006762:	2301      	movs	r3, #1
 8006764:	e000      	b.n	8006768 <DMA_SetConfig+0x2e4>
 8006766:	2300      	movs	r3, #0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d020      	beq.n	80067ae <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006770:	f003 031f 	and.w	r3, r3, #31
 8006774:	2201      	movs	r2, #1
 8006776:	409a      	lsls	r2, r3
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	2b40      	cmp	r3, #64	@ 0x40
 800678a:	d108      	bne.n	800679e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68ba      	ldr	r2, [r7, #8]
 800679a:	60da      	str	r2, [r3, #12]
}
 800679c:	e007      	b.n	80067ae <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68ba      	ldr	r2, [r7, #8]
 80067a4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	60da      	str	r2, [r3, #12]
}
 80067ae:	bf00      	nop
 80067b0:	371c      	adds	r7, #28
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	58025408 	.word	0x58025408
 80067c0:	5802541c 	.word	0x5802541c
 80067c4:	58025430 	.word	0x58025430
 80067c8:	58025444 	.word	0x58025444
 80067cc:	58025458 	.word	0x58025458
 80067d0:	5802546c 	.word	0x5802546c
 80067d4:	58025480 	.word	0x58025480
 80067d8:	58025494 	.word	0x58025494

080067dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80067dc:	b480      	push	{r7}
 80067de:	b085      	sub	sp, #20
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a42      	ldr	r2, [pc, #264]	@ (80068f4 <DMA_CalcBaseAndBitshift+0x118>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d04a      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a41      	ldr	r2, [pc, #260]	@ (80068f8 <DMA_CalcBaseAndBitshift+0x11c>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d045      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a3f      	ldr	r2, [pc, #252]	@ (80068fc <DMA_CalcBaseAndBitshift+0x120>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d040      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a3e      	ldr	r2, [pc, #248]	@ (8006900 <DMA_CalcBaseAndBitshift+0x124>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d03b      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a3c      	ldr	r2, [pc, #240]	@ (8006904 <DMA_CalcBaseAndBitshift+0x128>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d036      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a3b      	ldr	r2, [pc, #236]	@ (8006908 <DMA_CalcBaseAndBitshift+0x12c>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d031      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a39      	ldr	r2, [pc, #228]	@ (800690c <DMA_CalcBaseAndBitshift+0x130>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d02c      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a38      	ldr	r2, [pc, #224]	@ (8006910 <DMA_CalcBaseAndBitshift+0x134>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d027      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a36      	ldr	r2, [pc, #216]	@ (8006914 <DMA_CalcBaseAndBitshift+0x138>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d022      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a35      	ldr	r2, [pc, #212]	@ (8006918 <DMA_CalcBaseAndBitshift+0x13c>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d01d      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a33      	ldr	r2, [pc, #204]	@ (800691c <DMA_CalcBaseAndBitshift+0x140>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d018      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a32      	ldr	r2, [pc, #200]	@ (8006920 <DMA_CalcBaseAndBitshift+0x144>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d013      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a30      	ldr	r2, [pc, #192]	@ (8006924 <DMA_CalcBaseAndBitshift+0x148>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d00e      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a2f      	ldr	r2, [pc, #188]	@ (8006928 <DMA_CalcBaseAndBitshift+0x14c>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d009      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a2d      	ldr	r2, [pc, #180]	@ (800692c <DMA_CalcBaseAndBitshift+0x150>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d004      	beq.n	8006884 <DMA_CalcBaseAndBitshift+0xa8>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a2c      	ldr	r2, [pc, #176]	@ (8006930 <DMA_CalcBaseAndBitshift+0x154>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d101      	bne.n	8006888 <DMA_CalcBaseAndBitshift+0xac>
 8006884:	2301      	movs	r3, #1
 8006886:	e000      	b.n	800688a <DMA_CalcBaseAndBitshift+0xae>
 8006888:	2300      	movs	r3, #0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d024      	beq.n	80068d8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	b2db      	uxtb	r3, r3
 8006894:	3b10      	subs	r3, #16
 8006896:	4a27      	ldr	r2, [pc, #156]	@ (8006934 <DMA_CalcBaseAndBitshift+0x158>)
 8006898:	fba2 2303 	umull	r2, r3, r2, r3
 800689c:	091b      	lsrs	r3, r3, #4
 800689e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f003 0307 	and.w	r3, r3, #7
 80068a6:	4a24      	ldr	r2, [pc, #144]	@ (8006938 <DMA_CalcBaseAndBitshift+0x15c>)
 80068a8:	5cd3      	ldrb	r3, [r2, r3]
 80068aa:	461a      	mov	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2b03      	cmp	r3, #3
 80068b4:	d908      	bls.n	80068c8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	4b1f      	ldr	r3, [pc, #124]	@ (800693c <DMA_CalcBaseAndBitshift+0x160>)
 80068be:	4013      	ands	r3, r2
 80068c0:	1d1a      	adds	r2, r3, #4
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	659a      	str	r2, [r3, #88]	@ 0x58
 80068c6:	e00d      	b.n	80068e4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	461a      	mov	r2, r3
 80068ce:	4b1b      	ldr	r3, [pc, #108]	@ (800693c <DMA_CalcBaseAndBitshift+0x160>)
 80068d0:	4013      	ands	r3, r2
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80068d6:	e005      	b.n	80068e4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	40020010 	.word	0x40020010
 80068f8:	40020028 	.word	0x40020028
 80068fc:	40020040 	.word	0x40020040
 8006900:	40020058 	.word	0x40020058
 8006904:	40020070 	.word	0x40020070
 8006908:	40020088 	.word	0x40020088
 800690c:	400200a0 	.word	0x400200a0
 8006910:	400200b8 	.word	0x400200b8
 8006914:	40020410 	.word	0x40020410
 8006918:	40020428 	.word	0x40020428
 800691c:	40020440 	.word	0x40020440
 8006920:	40020458 	.word	0x40020458
 8006924:	40020470 	.word	0x40020470
 8006928:	40020488 	.word	0x40020488
 800692c:	400204a0 	.word	0x400204a0
 8006930:	400204b8 	.word	0x400204b8
 8006934:	aaaaaaab 	.word	0xaaaaaaab
 8006938:	0807bbfc 	.word	0x0807bbfc
 800693c:	fffffc00 	.word	0xfffffc00

08006940 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8006940:	b480      	push	{r7}
 8006942:	b085      	sub	sp, #20
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006948:	2300      	movs	r3, #0
 800694a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d120      	bne.n	8006996 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006958:	2b03      	cmp	r3, #3
 800695a:	d858      	bhi.n	8006a0e <DMA_CheckFifoParam+0xce>
 800695c:	a201      	add	r2, pc, #4	@ (adr r2, 8006964 <DMA_CheckFifoParam+0x24>)
 800695e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006962:	bf00      	nop
 8006964:	08006975 	.word	0x08006975
 8006968:	08006987 	.word	0x08006987
 800696c:	08006975 	.word	0x08006975
 8006970:	08006a0f 	.word	0x08006a0f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006978:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800697c:	2b00      	cmp	r3, #0
 800697e:	d048      	beq.n	8006a12 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006984:	e045      	b.n	8006a12 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800698e:	d142      	bne.n	8006a16 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006994:	e03f      	b.n	8006a16 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800699e:	d123      	bne.n	80069e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a4:	2b03      	cmp	r3, #3
 80069a6:	d838      	bhi.n	8006a1a <DMA_CheckFifoParam+0xda>
 80069a8:	a201      	add	r2, pc, #4	@ (adr r2, 80069b0 <DMA_CheckFifoParam+0x70>)
 80069aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ae:	bf00      	nop
 80069b0:	080069c1 	.word	0x080069c1
 80069b4:	080069c7 	.word	0x080069c7
 80069b8:	080069c1 	.word	0x080069c1
 80069bc:	080069d9 	.word	0x080069d9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	73fb      	strb	r3, [r7, #15]
        break;
 80069c4:	e030      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d025      	beq.n	8006a1e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80069d6:	e022      	b.n	8006a1e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80069e0:	d11f      	bne.n	8006a22 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80069e6:	e01c      	b.n	8006a22 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d902      	bls.n	80069f6 <DMA_CheckFifoParam+0xb6>
 80069f0:	2b03      	cmp	r3, #3
 80069f2:	d003      	beq.n	80069fc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80069f4:	e018      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	73fb      	strb	r3, [r7, #15]
        break;
 80069fa:	e015      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00e      	beq.n	8006a26 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	73fb      	strb	r3, [r7, #15]
    break;
 8006a0c:	e00b      	b.n	8006a26 <DMA_CheckFifoParam+0xe6>
        break;
 8006a0e:	bf00      	nop
 8006a10:	e00a      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>
        break;
 8006a12:	bf00      	nop
 8006a14:	e008      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>
        break;
 8006a16:	bf00      	nop
 8006a18:	e006      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>
        break;
 8006a1a:	bf00      	nop
 8006a1c:	e004      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>
        break;
 8006a1e:	bf00      	nop
 8006a20:	e002      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>
        break;
 8006a22:	bf00      	nop
 8006a24:	e000      	b.n	8006a28 <DMA_CheckFifoParam+0xe8>
    break;
 8006a26:	bf00      	nop
    }
  }

  return status;
 8006a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3714      	adds	r7, #20
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop

08006a38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a38      	ldr	r2, [pc, #224]	@ (8006b2c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d022      	beq.n	8006a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a36      	ldr	r2, [pc, #216]	@ (8006b30 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d01d      	beq.n	8006a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a35      	ldr	r2, [pc, #212]	@ (8006b34 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d018      	beq.n	8006a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a33      	ldr	r2, [pc, #204]	@ (8006b38 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d013      	beq.n	8006a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a32      	ldr	r2, [pc, #200]	@ (8006b3c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d00e      	beq.n	8006a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a30      	ldr	r2, [pc, #192]	@ (8006b40 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d009      	beq.n	8006a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a2f      	ldr	r2, [pc, #188]	@ (8006b44 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d004      	beq.n	8006a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a2d      	ldr	r2, [pc, #180]	@ (8006b48 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d101      	bne.n	8006a9a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006a96:	2301      	movs	r3, #1
 8006a98:	e000      	b.n	8006a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01a      	beq.n	8006ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	3b08      	subs	r3, #8
 8006aa8:	4a28      	ldr	r2, [pc, #160]	@ (8006b4c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8006aae:	091b      	lsrs	r3, r3, #4
 8006ab0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	4b26      	ldr	r3, [pc, #152]	@ (8006b50 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006ab6:	4413      	add	r3, r2
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	461a      	mov	r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a24      	ldr	r2, [pc, #144]	@ (8006b54 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006ac4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f003 031f 	and.w	r3, r3, #31
 8006acc:	2201      	movs	r2, #1
 8006ace:	409a      	lsls	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006ad4:	e024      	b.n	8006b20 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	3b10      	subs	r3, #16
 8006ade:	4a1e      	ldr	r2, [pc, #120]	@ (8006b58 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae4:	091b      	lsrs	r3, r3, #4
 8006ae6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	4a1c      	ldr	r2, [pc, #112]	@ (8006b5c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d806      	bhi.n	8006afe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	4a1b      	ldr	r2, [pc, #108]	@ (8006b60 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d902      	bls.n	8006afe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	3308      	adds	r3, #8
 8006afc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	4b18      	ldr	r3, [pc, #96]	@ (8006b64 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006b02:	4413      	add	r3, r2
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	461a      	mov	r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a16      	ldr	r2, [pc, #88]	@ (8006b68 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006b10:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	f003 031f 	and.w	r3, r3, #31
 8006b18:	2201      	movs	r2, #1
 8006b1a:	409a      	lsls	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006b20:	bf00      	nop
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	58025408 	.word	0x58025408
 8006b30:	5802541c 	.word	0x5802541c
 8006b34:	58025430 	.word	0x58025430
 8006b38:	58025444 	.word	0x58025444
 8006b3c:	58025458 	.word	0x58025458
 8006b40:	5802546c 	.word	0x5802546c
 8006b44:	58025480 	.word	0x58025480
 8006b48:	58025494 	.word	0x58025494
 8006b4c:	cccccccd 	.word	0xcccccccd
 8006b50:	16009600 	.word	0x16009600
 8006b54:	58025880 	.word	0x58025880
 8006b58:	aaaaaaab 	.word	0xaaaaaaab
 8006b5c:	400204b8 	.word	0x400204b8
 8006b60:	4002040f 	.word	0x4002040f
 8006b64:	10008200 	.word	0x10008200
 8006b68:	40020880 	.word	0x40020880

08006b6c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d04a      	beq.n	8006c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2b08      	cmp	r3, #8
 8006b86:	d847      	bhi.n	8006c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a25      	ldr	r2, [pc, #148]	@ (8006c24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d022      	beq.n	8006bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a24      	ldr	r2, [pc, #144]	@ (8006c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d01d      	beq.n	8006bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a22      	ldr	r2, [pc, #136]	@ (8006c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d018      	beq.n	8006bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a21      	ldr	r2, [pc, #132]	@ (8006c30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d013      	beq.n	8006bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8006c34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d00e      	beq.n	8006bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a1e      	ldr	r2, [pc, #120]	@ (8006c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d009      	beq.n	8006bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8006c3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d004      	beq.n	8006bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8006c40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d101      	bne.n	8006bdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e000      	b.n	8006bde <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d00a      	beq.n	8006bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	4b17      	ldr	r3, [pc, #92]	@ (8006c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006be6:	4413      	add	r3, r2
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	461a      	mov	r2, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a15      	ldr	r2, [pc, #84]	@ (8006c48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006bf4:	671a      	str	r2, [r3, #112]	@ 0x70
 8006bf6:	e009      	b.n	8006c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	4b14      	ldr	r3, [pc, #80]	@ (8006c4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006bfc:	4413      	add	r3, r2
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	461a      	mov	r2, r3
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a11      	ldr	r2, [pc, #68]	@ (8006c50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006c0a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	2201      	movs	r2, #1
 8006c12:	409a      	lsls	r2, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006c18:	bf00      	nop
 8006c1a:	3714      	adds	r7, #20
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr
 8006c24:	58025408 	.word	0x58025408
 8006c28:	5802541c 	.word	0x5802541c
 8006c2c:	58025430 	.word	0x58025430
 8006c30:	58025444 	.word	0x58025444
 8006c34:	58025458 	.word	0x58025458
 8006c38:	5802546c 	.word	0x5802546c
 8006c3c:	58025480 	.word	0x58025480
 8006c40:	58025494 	.word	0x58025494
 8006c44:	1600963f 	.word	0x1600963f
 8006c48:	58025940 	.word	0x58025940
 8006c4c:	1000823f 	.word	0x1000823f
 8006c50:	40020940 	.word	0x40020940

08006c54 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b098      	sub	sp, #96	@ 0x60
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8006c5c:	4a84      	ldr	r2, [pc, #528]	@ (8006e70 <HAL_FDCAN_Init+0x21c>)
 8006c5e:	f107 030c 	add.w	r3, r7, #12
 8006c62:	4611      	mov	r1, r2
 8006c64:	224c      	movs	r2, #76	@ 0x4c
 8006c66:	4618      	mov	r0, r3
 8006c68:	f005 ff1c 	bl	800caa4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e1c6      	b.n	8007004 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a7e      	ldr	r2, [pc, #504]	@ (8006e74 <HAL_FDCAN_Init+0x220>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d106      	bne.n	8006c8e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006c88:	461a      	mov	r2, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d106      	bne.n	8006ca8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f7f9 fd7c 	bl	80007a0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	699a      	ldr	r2, [r3, #24]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f022 0210 	bic.w	r2, r2, #16
 8006cb6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cb8:	f7fb f858 	bl	8001d6c <HAL_GetTick>
 8006cbc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006cbe:	e014      	b.n	8006cea <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006cc0:	f7fb f854 	bl	8001d6c <HAL_GetTick>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006cc8:	1ad3      	subs	r3, r2, r3
 8006cca:	2b0a      	cmp	r3, #10
 8006ccc:	d90d      	bls.n	8006cea <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006cd4:	f043 0201 	orr.w	r2, r3, #1
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2203      	movs	r2, #3
 8006ce2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e18c      	b.n	8007004 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	699b      	ldr	r3, [r3, #24]
 8006cf0:	f003 0308 	and.w	r3, r3, #8
 8006cf4:	2b08      	cmp	r3, #8
 8006cf6:	d0e3      	beq.n	8006cc0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	699a      	ldr	r2, [r3, #24]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f042 0201 	orr.w	r2, r2, #1
 8006d06:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006d08:	f7fb f830 	bl	8001d6c <HAL_GetTick>
 8006d0c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006d0e:	e014      	b.n	8006d3a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006d10:	f7fb f82c 	bl	8001d6c <HAL_GetTick>
 8006d14:	4602      	mov	r2, r0
 8006d16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	2b0a      	cmp	r3, #10
 8006d1c:	d90d      	bls.n	8006d3a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d24:	f043 0201 	orr.w	r2, r3, #1
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2203      	movs	r2, #3
 8006d32:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e164      	b.n	8007004 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	699b      	ldr	r3, [r3, #24]
 8006d40:	f003 0301 	and.w	r3, r3, #1
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d0e3      	beq.n	8006d10 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	699a      	ldr	r2, [r3, #24]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f042 0202 	orr.w	r2, r2, #2
 8006d56:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	7c1b      	ldrb	r3, [r3, #16]
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d108      	bne.n	8006d72 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	699a      	ldr	r2, [r3, #24]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d6e:	619a      	str	r2, [r3, #24]
 8006d70:	e007      	b.n	8006d82 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	699a      	ldr	r2, [r3, #24]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d80:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	7c5b      	ldrb	r3, [r3, #17]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d108      	bne.n	8006d9c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	699a      	ldr	r2, [r3, #24]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d98:	619a      	str	r2, [r3, #24]
 8006d9a:	e007      	b.n	8006dac <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	699a      	ldr	r2, [r3, #24]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006daa:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	7c9b      	ldrb	r3, [r3, #18]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d108      	bne.n	8006dc6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	699a      	ldr	r2, [r3, #24]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006dc2:	619a      	str	r2, [r3, #24]
 8006dc4:	e007      	b.n	8006dd6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	699a      	ldr	r2, [r3, #24]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006dd4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	689a      	ldr	r2, [r3, #8]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	430a      	orrs	r2, r1
 8006dea:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	699a      	ldr	r2, [r3, #24]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006dfa:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	691a      	ldr	r2, [r3, #16]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 0210 	bic.w	r2, r2, #16
 8006e0a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d108      	bne.n	8006e26 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	699a      	ldr	r2, [r3, #24]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f042 0204 	orr.w	r2, r2, #4
 8006e22:	619a      	str	r2, [r3, #24]
 8006e24:	e030      	b.n	8006e88 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d02c      	beq.n	8006e88 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d020      	beq.n	8006e78 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	699a      	ldr	r2, [r3, #24]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006e44:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	691a      	ldr	r2, [r3, #16]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f042 0210 	orr.w	r2, r2, #16
 8006e54:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	2b03      	cmp	r3, #3
 8006e5c:	d114      	bne.n	8006e88 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	699a      	ldr	r2, [r3, #24]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f042 0220 	orr.w	r2, r2, #32
 8006e6c:	619a      	str	r2, [r3, #24]
 8006e6e:	e00b      	b.n	8006e88 <HAL_FDCAN_Init+0x234>
 8006e70:	0800cad8 	.word	0x0800cad8
 8006e74:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699a      	ldr	r2, [r3, #24]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f042 0220 	orr.w	r2, r2, #32
 8006e86:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	69db      	ldr	r3, [r3, #28]
 8006e94:	3b01      	subs	r3, #1
 8006e96:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006e98:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a1b      	ldr	r3, [r3, #32]
 8006e9e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006ea0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	695b      	ldr	r3, [r3, #20]
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006eb0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006eb2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ebc:	d115      	bne.n	8006eea <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006ecc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006ed6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006ee6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006ee8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00a      	beq.n	8006f08 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	430a      	orrs	r2, r1
 8006f04:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f10:	4413      	add	r3, r2
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d011      	beq.n	8006f3a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006f1e:	f023 0107 	bic.w	r1, r3, #7
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	3360      	adds	r3, #96	@ 0x60
 8006f2a:	443b      	add	r3, r7
 8006f2c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	430a      	orrs	r2, r1
 8006f36:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d011      	beq.n	8006f66 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006f4a:	f023 0107 	bic.w	r1, r3, #7
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	3360      	adds	r3, #96	@ 0x60
 8006f56:	443b      	add	r3, r7
 8006f58:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	430a      	orrs	r2, r1
 8006f62:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d012      	beq.n	8006f94 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006f76:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	3360      	adds	r3, #96	@ 0x60
 8006f82:	443b      	add	r3, r7
 8006f84:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006f88:	011a      	lsls	r2, r3, #4
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d012      	beq.n	8006fc2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006fa4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	3360      	adds	r3, #96	@ 0x60
 8006fb0:	443b      	add	r3, r7
 8006fb2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006fb6:	021a      	lsls	r2, r3, #8
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	430a      	orrs	r2, r1
 8006fbe:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a11      	ldr	r2, [pc, #68]	@ (800700c <HAL_FDCAN_Init+0x3b8>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d107      	bne.n	8006fdc <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	689a      	ldr	r2, [r3, #8]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f022 0203 	bic.w	r2, r2, #3
 8006fda:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 fe19 	bl	8007c2c <FDCAN_CalcultateRamBlockAddresses>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8007000:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8007004:	4618      	mov	r0, r3
 8007006:	3760      	adds	r7, #96	@ 0x60
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}
 800700c:	4000a000 	.word	0x4000a000

08007010 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007010:	b480      	push	{r7}
 8007012:	b087      	sub	sp, #28
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007020:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007022:	7bfb      	ldrb	r3, [r7, #15]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d002      	beq.n	800702e <HAL_FDCAN_ConfigFilter+0x1e>
 8007028:	7bfb      	ldrb	r3, [r7, #15]
 800702a:	2b02      	cmp	r3, #2
 800702c:	d157      	bne.n	80070de <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d12b      	bne.n	800708e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	2b07      	cmp	r3, #7
 800703c:	d10d      	bne.n	800705a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	69db      	ldr	r3, [r3, #28]
 8007048:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800704a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8007050:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8007052:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8007056:	617b      	str	r3, [r7, #20]
 8007058:	e00e      	b.n	8007078 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007066:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800706e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007074:	4313      	orrs	r3, r2
 8007076:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	4413      	add	r3, r2
 8007084:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	697a      	ldr	r2, [r7, #20]
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	e025      	b.n	80070da <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	075a      	lsls	r2, r3, #29
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	4313      	orrs	r3, r2
 800709a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	2b07      	cmp	r3, #7
 80070a2:	d103      	bne.n	80070ac <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	613b      	str	r3, [r7, #16]
 80070aa:	e006      	b.n	80070ba <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	079a      	lsls	r2, r3, #30
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	00db      	lsls	r3, r3, #3
 80070c4:	4413      	add	r3, r2
 80070c6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	3304      	adds	r3, #4
 80070d2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	693a      	ldr	r2, [r7, #16]
 80070d8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80070da:	2300      	movs	r3, #0
 80070dc:	e008      	b.n	80070f0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070e4:	f043 0202 	orr.w	r2, r3, #2
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
  }
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	371c      	adds	r7, #28
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b085      	sub	sp, #20
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007110:	b2db      	uxtb	r3, r3
 8007112:	2b01      	cmp	r3, #1
 8007114:	d110      	bne.n	8007138 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800711e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8007124:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800712c:	69ba      	ldr	r2, [r7, #24]
 800712e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8007130:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	e008      	b.n	800714a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800713e:	f043 0204 	orr.w	r2, r3, #4
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
  }
}
 800714a:	4618      	mov	r0, r3
 800714c:	3714      	adds	r7, #20
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr

08007156 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007156:	b480      	push	{r7}
 8007158:	b083      	sub	sp, #12
 800715a:	af00      	add	r7, sp, #0
 800715c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007164:	b2db      	uxtb	r3, r3
 8007166:	2b01      	cmp	r3, #1
 8007168:	d111      	bne.n	800718e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2202      	movs	r2, #2
 800716e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	699a      	ldr	r2, [r3, #24]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f022 0201 	bic.w	r2, r2, #1
 8007180:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800718a:	2300      	movs	r3, #0
 800718c:	e008      	b.n	80071a0 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007194:	f043 0204 	orr.w	r2, r3, #4
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
  }
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b086      	sub	sp, #24
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b02      	cmp	r3, #2
 80071c2:	d141      	bne.n	8007248 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80071cc:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d109      	bne.n	80071e8 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80071da:	f043 0220 	orr.w	r2, r3, #32
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e038      	b.n	800725a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80071f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d009      	beq.n	800720c <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80071fe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e026      	b.n	800725a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007214:	0c1b      	lsrs	r3, r3, #16
 8007216:	f003 031f 	and.w	r3, r3, #31
 800721a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	68b9      	ldr	r1, [r7, #8]
 8007222:	68f8      	ldr	r0, [r7, #12]
 8007224:	f000 fe88 	bl	8007f38 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2101      	movs	r1, #1
 800722e:	697a      	ldr	r2, [r7, #20]
 8007230:	fa01 f202 	lsl.w	r2, r1, r2
 8007234:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007238:	2201      	movs	r2, #1
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	409a      	lsls	r2, r3
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	e008      	b.n	800725a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800724e:	f043 0208 	orr.w	r2, r3, #8
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
  }
}
 800725a:	4618      	mov	r0, r3
 800725c:	3718      	adds	r7, #24
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
	...

08007264 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007264:	b480      	push	{r7}
 8007266:	b08b      	sub	sp, #44	@ 0x2c
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
 8007270:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8007272:	2300      	movs	r3, #0
 8007274:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800727c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800727e:	7efb      	ldrb	r3, [r7, #27]
 8007280:	2b02      	cmp	r3, #2
 8007282:	f040 8149 	bne.w	8007518 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	2b40      	cmp	r3, #64	@ 0x40
 800728a:	d14c      	bne.n	8007326 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007294:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d109      	bne.n	80072b0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072a2:	f043 0220 	orr.w	r2, r3, #32
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e13c      	b.n	800752a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d109      	bne.n	80072d4 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e12a      	b.n	800752a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80072e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072e4:	d10a      	bne.n	80072fc <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80072ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072f6:	d101      	bne.n	80072fc <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80072f8:	2301      	movs	r3, #1
 80072fa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007304:	0a1b      	lsrs	r3, r3, #8
 8007306:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800730a:	69fa      	ldr	r2, [r7, #28]
 800730c:	4413      	add	r3, r2
 800730e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007318:	69f9      	ldr	r1, [r7, #28]
 800731a:	fb01 f303 	mul.w	r3, r1, r3
 800731e:	009b      	lsls	r3, r3, #2
 8007320:	4413      	add	r3, r2
 8007322:	627b      	str	r3, [r7, #36]	@ 0x24
 8007324:	e068      	b.n	80073f8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	2b41      	cmp	r3, #65	@ 0x41
 800732a:	d14c      	bne.n	80073c6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007334:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d109      	bne.n	8007350 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007342:	f043 0220 	orr.w	r2, r3, #32
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	e0ec      	b.n	800752a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007358:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800735c:	2b00      	cmp	r3, #0
 800735e:	d109      	bne.n	8007374 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007366:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e0da      	b.n	800752a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800737c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007380:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007384:	d10a      	bne.n	800739c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800738e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007392:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007396:	d101      	bne.n	800739c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007398:	2301      	movs	r3, #1
 800739a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80073a4:	0a1b      	lsrs	r3, r3, #8
 80073a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073aa:	69fa      	ldr	r2, [r7, #28]
 80073ac:	4413      	add	r3, r2
 80073ae:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073b8:	69f9      	ldr	r1, [r7, #28]
 80073ba:	fb01 f303 	mul.w	r3, r1, r3
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4413      	add	r3, r2
 80073c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80073c4:	e018      	b.n	80073f8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073ca:	68ba      	ldr	r2, [r7, #8]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d309      	bcc.n	80073e4 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073d6:	f043 0220 	orr.w	r2, r3, #32
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	e0a2      	b.n	800752a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073ec:	68b9      	ldr	r1, [r7, #8]
 80073ee:	fb01 f303 	mul.w	r3, r1, r3
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	4413      	add	r3, r2
 80073f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80073f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d107      	bne.n	800741c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800740c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	0c9b      	lsrs	r3, r3, #18
 8007412:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	e005      	b.n	8007428 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800741c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007442:	3304      	adds	r3, #4
 8007444:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	b29a      	uxth	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8007450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	0c1b      	lsrs	r3, r3, #16
 8007456:	f003 020f 	and.w	r2, r3, #15
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800745e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800746a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	0e1b      	lsrs	r3, r3, #24
 800747c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	0fda      	lsrs	r2, r3, #31
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800748e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007490:	3304      	adds	r3, #4
 8007492:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8007494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007496:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007498:	2300      	movs	r3, #0
 800749a:	623b      	str	r3, [r7, #32]
 800749c:	e00a      	b.n	80074b4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800749e:	697a      	ldr	r2, [r7, #20]
 80074a0:	6a3b      	ldr	r3, [r7, #32]
 80074a2:	441a      	add	r2, r3
 80074a4:	6839      	ldr	r1, [r7, #0]
 80074a6:	6a3b      	ldr	r3, [r7, #32]
 80074a8:	440b      	add	r3, r1
 80074aa:	7812      	ldrb	r2, [r2, #0]
 80074ac:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80074ae:	6a3b      	ldr	r3, [r7, #32]
 80074b0:	3301      	adds	r3, #1
 80074b2:	623b      	str	r3, [r7, #32]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	68db      	ldr	r3, [r3, #12]
 80074b8:	4a1f      	ldr	r2, [pc, #124]	@ (8007538 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80074ba:	5cd3      	ldrb	r3, [r2, r3]
 80074bc:	461a      	mov	r2, r3
 80074be:	6a3b      	ldr	r3, [r7, #32]
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d3ec      	bcc.n	800749e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	2b40      	cmp	r3, #64	@ 0x40
 80074c8:	d105      	bne.n	80074d6 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	69fa      	ldr	r2, [r7, #28]
 80074d0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80074d4:	e01e      	b.n	8007514 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	2b41      	cmp	r3, #65	@ 0x41
 80074da:	d105      	bne.n	80074e8 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	69fa      	ldr	r2, [r7, #28]
 80074e2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80074e6:	e015      	b.n	8007514 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b1f      	cmp	r3, #31
 80074ec:	d808      	bhi.n	8007500 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2101      	movs	r1, #1
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	fa01 f202 	lsl.w	r2, r1, r2
 80074fa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80074fe:	e009      	b.n	8007514 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f003 021f 	and.w	r2, r3, #31
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2101      	movs	r1, #1
 800750c:	fa01 f202 	lsl.w	r2, r1, r2
 8007510:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8007514:	2300      	movs	r3, #0
 8007516:	e008      	b.n	800752a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800751e:	f043 0208 	orr.w	r2, r3, #8
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
  }
}
 800752a:	4618      	mov	r0, r3
 800752c:	372c      	adds	r7, #44	@ 0x2c
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	0807bc04 	.word	0x0807bc04

0800753c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800753c:	b480      	push	{r7}
 800753e:	b087      	sub	sp, #28
 8007540:	af00      	add	r7, sp, #0
 8007542:	60f8      	str	r0, [r7, #12]
 8007544:	60b9      	str	r1, [r7, #8]
 8007546:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800754e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007550:	7dfb      	ldrb	r3, [r7, #23]
 8007552:	2b01      	cmp	r3, #1
 8007554:	d002      	beq.n	800755c <HAL_FDCAN_ActivateNotification+0x20>
 8007556:	7dfb      	ldrb	r3, [r7, #23]
 8007558:	2b02      	cmp	r3, #2
 800755a:	d155      	bne.n	8007608 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	4013      	ands	r3, r2
 8007566:	2b00      	cmp	r3, #0
 8007568:	d108      	bne.n	800757c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f042 0201 	orr.w	r2, r2, #1
 8007578:	65da      	str	r2, [r3, #92]	@ 0x5c
 800757a:	e014      	b.n	80075a6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	4013      	ands	r3, r2
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	429a      	cmp	r2, r3
 800758a:	d108      	bne.n	800759e <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f042 0202 	orr.w	r2, r2, #2
 800759a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800759c:	e003      	b.n	80075a6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	2203      	movs	r2, #3
 80075a4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d009      	beq.n	80075c4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	430a      	orrs	r2, r1
 80075c0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d009      	beq.n	80075e2 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	430a      	orrs	r2, r1
 80075de:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80075e8:	68ba      	ldr	r2, [r7, #8]
 80075ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007628 <HAL_FDCAN_ActivateNotification+0xec>)
 80075ec:	4013      	ands	r3, r2
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	6812      	ldr	r2, [r2, #0]
 80075f2:	430b      	orrs	r3, r1
 80075f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80075f6:	4b0d      	ldr	r3, [pc, #52]	@ (800762c <HAL_FDCAN_ActivateNotification+0xf0>)
 80075f8:	695a      	ldr	r2, [r3, #20]
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	0f9b      	lsrs	r3, r3, #30
 80075fe:	490b      	ldr	r1, [pc, #44]	@ (800762c <HAL_FDCAN_ActivateNotification+0xf0>)
 8007600:	4313      	orrs	r3, r2
 8007602:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8007604:	2300      	movs	r3, #0
 8007606:	e008      	b.n	800761a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800760e:	f043 0202 	orr.w	r2, r3, #2
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
  }
}
 800761a:	4618      	mov	r0, r3
 800761c:	371c      	adds	r7, #28
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	3fcfffff 	.word	0x3fcfffff
 800762c:	4000a800 	.word	0x4000a800

08007630 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b096      	sub	sp, #88	@ 0x58
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8007638:	4b9a      	ldr	r3, [pc, #616]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 800763a:	691b      	ldr	r3, [r3, #16]
 800763c:	079b      	lsls	r3, r3, #30
 800763e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8007640:	4b98      	ldr	r3, [pc, #608]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 8007642:	695b      	ldr	r3, [r3, #20]
 8007644:	079b      	lsls	r3, r3, #30
 8007646:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007648:	4013      	ands	r3, r2
 800764a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007652:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007656:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800765e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007660:	4013      	ands	r3, r2
 8007662:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800766a:	f003 030f 	and.w	r3, r3, #15
 800766e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007676:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007678:	4013      	ands	r3, r2
 800767a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007682:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007686:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800768e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007690:	4013      	ands	r3, r2
 8007692:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800769a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800769e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076a8:	4013      	ands	r3, r2
 80076aa:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076b2:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80076b6:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076c0:	4013      	ands	r3, r2
 80076c2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80076d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076d6:	0a1b      	lsrs	r3, r3, #8
 80076d8:	f003 0301 	and.w	r3, r3, #1
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d010      	beq.n	8007702 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80076e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e2:	0a1b      	lsrs	r3, r3, #8
 80076e4:	f003 0301 	and.w	r3, r3, #1
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d00a      	beq.n	8007702 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80076f4:	651a      	str	r2, [r3, #80]	@ 0x50
 80076f6:	4b6b      	ldr	r3, [pc, #428]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 fa49 	bl	8007b94 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8007702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007704:	0a9b      	lsrs	r3, r3, #10
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b00      	cmp	r3, #0
 800770c:	d01d      	beq.n	800774a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800770e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007710:	0a9b      	lsrs	r3, r3, #10
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	2b00      	cmp	r3, #0
 8007718:	d017      	beq.n	800774a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007722:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800772c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800772e:	4013      	ands	r3, r2
 8007730:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800773a:	651a      	str	r2, [r3, #80]	@ 0x50
 800773c:	4b59      	ldr	r3, [pc, #356]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 800773e:	2200      	movs	r2, #0
 8007740:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007742:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 f9fc 	bl	8007b42 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800774a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800774c:	2b00      	cmp	r3, #0
 800774e:	d00d      	beq.n	800776c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007756:	4b54      	ldr	r3, [pc, #336]	@ (80078a8 <HAL_FDCAN_IRQHandler+0x278>)
 8007758:	400b      	ands	r3, r1
 800775a:	6513      	str	r3, [r2, #80]	@ 0x50
 800775c:	4a51      	ldr	r2, [pc, #324]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 800775e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007760:	0f9b      	lsrs	r3, r3, #30
 8007762:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8007764:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f9c0 	bl	8007aec <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800776c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00d      	beq.n	800778e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007778:	4b4b      	ldr	r3, [pc, #300]	@ (80078a8 <HAL_FDCAN_IRQHandler+0x278>)
 800777a:	400b      	ands	r3, r1
 800777c:	6513      	str	r3, [r2, #80]	@ 0x50
 800777e:	4a49      	ldr	r2, [pc, #292]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 8007780:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007782:	0f9b      	lsrs	r3, r3, #30
 8007784:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007786:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f9ba 	bl	8007b02 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800778e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00d      	beq.n	80077b0 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800779a:	4b43      	ldr	r3, [pc, #268]	@ (80078a8 <HAL_FDCAN_IRQHandler+0x278>)
 800779c:	400b      	ands	r3, r1
 800779e:	6513      	str	r3, [r2, #80]	@ 0x50
 80077a0:	4a40      	ldr	r2, [pc, #256]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 80077a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077a4:	0f9b      	lsrs	r3, r3, #30
 80077a6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80077a8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f7f9 fcc4 	bl	8001138 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80077b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00d      	beq.n	80077d2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80077bc:	4b3a      	ldr	r3, [pc, #232]	@ (80078a8 <HAL_FDCAN_IRQHandler+0x278>)
 80077be:	400b      	ands	r3, r1
 80077c0:	6513      	str	r3, [r2, #80]	@ 0x50
 80077c2:	4a38      	ldr	r2, [pc, #224]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 80077c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077c6:	0f9b      	lsrs	r3, r3, #30
 80077c8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80077ca:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f7f9 fce5 	bl	800119c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80077d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077d4:	0adb      	lsrs	r3, r3, #11
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d010      	beq.n	8007800 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80077de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077e0:	0adb      	lsrs	r3, r3, #11
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d00a      	beq.n	8007800 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80077f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80077f4:	4b2b      	ldr	r3, [pc, #172]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 80077f6:	2200      	movs	r2, #0
 80077f8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 f98c 	bl	8007b18 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8007800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007802:	0a5b      	lsrs	r3, r3, #9
 8007804:	f003 0301 	and.w	r3, r3, #1
 8007808:	2b00      	cmp	r3, #0
 800780a:	d01d      	beq.n	8007848 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800780c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800780e:	0a5b      	lsrs	r3, r3, #9
 8007810:	f003 0301 	and.w	r3, r3, #1
 8007814:	2b00      	cmp	r3, #0
 8007816:	d017      	beq.n	8007848 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007820:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800782a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800782c:	4013      	ands	r3, r2
 800782e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007838:	651a      	str	r2, [r3, #80]	@ 0x50
 800783a:	4b1a      	ldr	r3, [pc, #104]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 800783c:	2200      	movs	r2, #0
 800783e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007840:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 f972 	bl	8007b2c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8007848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800784a:	0cdb      	lsrs	r3, r3, #19
 800784c:	f003 0301 	and.w	r3, r3, #1
 8007850:	2b00      	cmp	r3, #0
 8007852:	d010      	beq.n	8007876 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8007854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007856:	0cdb      	lsrs	r3, r3, #19
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	2b00      	cmp	r3, #0
 800785e:	d00a      	beq.n	8007876 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8007868:	651a      	str	r2, [r3, #80]	@ 0x50
 800786a:	4b0e      	ldr	r3, [pc, #56]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 800786c:	2200      	movs	r2, #0
 800786e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 f971 	bl	8007b58 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8007876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007878:	0c1b      	lsrs	r3, r3, #16
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	2b00      	cmp	r3, #0
 8007880:	d016      	beq.n	80078b0 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8007882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007884:	0c1b      	lsrs	r3, r3, #16
 8007886:	f003 0301 	and.w	r3, r3, #1
 800788a:	2b00      	cmp	r3, #0
 800788c:	d010      	beq.n	80078b0 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007896:	651a      	str	r2, [r3, #80]	@ 0x50
 8007898:	4b02      	ldr	r3, [pc, #8]	@ (80078a4 <HAL_FDCAN_IRQHandler+0x274>)
 800789a:	2200      	movs	r2, #0
 800789c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	e004      	b.n	80078ac <HAL_FDCAN_IRQHandler+0x27c>
 80078a2:	bf00      	nop
 80078a4:	4000a800 	.word	0x4000a800
 80078a8:	3fcfffff 	.word	0x3fcfffff
 80078ac:	f000 f95e 	bl	8007b6c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80078b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078b2:	0c9b      	lsrs	r3, r3, #18
 80078b4:	f003 0301 	and.w	r3, r3, #1
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d010      	beq.n	80078de <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80078bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078be:	0c9b      	lsrs	r3, r3, #18
 80078c0:	f003 0301 	and.w	r3, r3, #1
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d00a      	beq.n	80078de <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80078d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80078d2:	4b83      	ldr	r3, [pc, #524]	@ (8007ae0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80078d4:	2200      	movs	r2, #0
 80078d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 f951 	bl	8007b80 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80078de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078e0:	0c5b      	lsrs	r3, r3, #17
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d015      	beq.n	8007916 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80078ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ec:	0c5b      	lsrs	r3, r3, #17
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00f      	beq.n	8007916 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80078fe:	651a      	str	r2, [r3, #80]	@ 0x50
 8007900:	4b77      	ldr	r3, [pc, #476]	@ (8007ae0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8007902:	2200      	movs	r2, #0
 8007904:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800790c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8007916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00d      	beq.n	8007938 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007922:	4b70      	ldr	r3, [pc, #448]	@ (8007ae4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8007924:	400b      	ands	r3, r1
 8007926:	6513      	str	r3, [r2, #80]	@ 0x50
 8007928:	4a6d      	ldr	r2, [pc, #436]	@ (8007ae0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800792a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800792c:	0f9b      	lsrs	r3, r3, #30
 800792e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f942 	bl	8007bbc <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8007938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800793a:	2b00      	cmp	r3, #0
 800793c:	d011      	beq.n	8007962 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007944:	4b67      	ldr	r3, [pc, #412]	@ (8007ae4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8007946:	400b      	ands	r3, r1
 8007948:	6513      	str	r3, [r2, #80]	@ 0x50
 800794a:	4a65      	ldr	r2, [pc, #404]	@ (8007ae0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800794c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800794e:	0f9b      	lsrs	r3, r3, #30
 8007950:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800795a:	431a      	orrs	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a60      	ldr	r2, [pc, #384]	@ (8007ae8 <HAL_FDCAN_IRQHandler+0x4b8>)
 8007968:	4293      	cmp	r3, r2
 800796a:	f040 80ac 	bne.w	8007ac6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f003 0303 	and.w	r3, r3, #3
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 80a4 	beq.w	8007ac6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	6a1b      	ldr	r3, [r3, #32]
 8007984:	f003 030f 	and.w	r3, r3, #15
 8007988:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007990:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007992:	4013      	ands	r3, r2
 8007994:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	6a1b      	ldr	r3, [r3, #32]
 800799c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80079a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079aa:	4013      	ands	r3, r2
 80079ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	6a1b      	ldr	r3, [r3, #32]
 80079b4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80079b8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079c2:	4013      	ands	r3, r2
 80079c4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
 80079cc:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80079d0:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d8:	6a3a      	ldr	r2, [r7, #32]
 80079da:	4013      	ands	r3, r2
 80079dc:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	6a1b      	ldr	r3, [r3, #32]
 80079e4:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80079e8:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f0:	69fa      	ldr	r2, [r7, #28]
 80079f2:	4013      	ands	r3, r2
 80079f4:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079fc:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	6a1b      	ldr	r3, [r3, #32]
 8007a04:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8007a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d007      	beq.n	8007a1c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a12:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8007a14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 f8db 	bl	8007bd2 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8007a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d007      	beq.n	8007a32 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a28:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8007a2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 f8db 	bl	8007be8 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	099b      	lsrs	r3, r3, #6
 8007a36:	f003 0301 	and.w	r3, r3, #1
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d01a      	beq.n	8007a74 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	099b      	lsrs	r3, r3, #6
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d014      	beq.n	8007a74 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a50:	0c1b      	lsrs	r3, r3, #16
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a60:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	2240      	movs	r2, #64	@ 0x40
 8007a68:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	6939      	ldr	r1, [r7, #16]
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f8c5 	bl	8007bfe <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8007a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d007      	beq.n	8007a8a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a80:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8007a82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 f8c6 	bl	8007c16 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8007a8a:	6a3b      	ldr	r3, [r7, #32]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00b      	beq.n	8007aa8 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	6a3a      	ldr	r2, [r7, #32]
 8007a96:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	431a      	orrs	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d00b      	beq.n	8007ac6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	69fa      	ldr	r2, [r7, #28]
 8007ab4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	431a      	orrs	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d002      	beq.n	8007ad6 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 f869 	bl	8007ba8 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8007ad6:	bf00      	nop
 8007ad8:	3758      	adds	r7, #88	@ 0x58
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	4000a800 	.word	0x4000a800
 8007ae4:	3fcfffff 	.word	0x3fcfffff
 8007ae8:	4000a000 	.word	0x4000a000

08007aec <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8007af6:	bf00      	nop
 8007af8:	370c      	adds	r7, #12
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr

08007b02 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8007b02:	b480      	push	{r7}
 8007b04:	b083      	sub	sp, #12
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	6078      	str	r0, [r7, #4]
 8007b0a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8007b20:	bf00      	nop
 8007b22:	370c      	adds	r7, #12
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007b36:	bf00      	nop
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007b42:	b480      	push	{r7}
 8007b44:	b083      	sub	sp, #12
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
 8007b4a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8007b4c:	bf00      	nop
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8007b60:	bf00      	nop
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b083      	sub	sp, #12
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8007b74:	bf00      	nop
 8007b76:	370c      	adds	r7, #12
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8007bc6:	bf00      	nop
 8007bc8:	370c      	adds	r7, #12
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8007bd2:	b480      	push	{r7}
 8007bd4:	b083      	sub	sp, #12
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
 8007bda:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8007bdc:	bf00      	nop
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8007bf2:	bf00      	nop
 8007bf4:	370c      	adds	r7, #12
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr

08007bfe <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b085      	sub	sp, #20
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	60f8      	str	r0, [r7, #12]
 8007c06:	60b9      	str	r1, [r7, #8]
 8007c08:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8007c0a:	bf00      	nop
 8007c0c:	3714      	adds	r7, #20
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8007c16:	b480      	push	{r7}
 8007c18:	b083      	sub	sp, #12
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
 8007c1e:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c38:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007c42:	4ba7      	ldr	r3, [pc, #668]	@ (8007ee0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007c44:	4013      	ands	r3, r2
 8007c46:	68ba      	ldr	r2, [r7, #8]
 8007c48:	0091      	lsls	r1, r2, #2
 8007c4a:	687a      	ldr	r2, [r7, #4]
 8007c4c:	6812      	ldr	r2, [r2, #0]
 8007c4e:	430b      	orrs	r3, r1
 8007c50:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c5c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c64:	041a      	lsls	r2, r3, #16
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	430a      	orrs	r2, r1
 8007c6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c74:	68ba      	ldr	r2, [r7, #8]
 8007c76:	4413      	add	r3, r2
 8007c78:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007c82:	4b97      	ldr	r3, [pc, #604]	@ (8007ee0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007c84:	4013      	ands	r3, r2
 8007c86:	68ba      	ldr	r2, [r7, #8]
 8007c88:	0091      	lsls	r1, r2, #2
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	6812      	ldr	r2, [r2, #0]
 8007c8e:	430b      	orrs	r3, r1
 8007c90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c9c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ca4:	041a      	lsls	r2, r3, #16
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	430a      	orrs	r2, r1
 8007cac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cb4:	005b      	lsls	r3, r3, #1
 8007cb6:	68ba      	ldr	r2, [r7, #8]
 8007cb8:	4413      	add	r3, r2
 8007cba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007cc4:	4b86      	ldr	r3, [pc, #536]	@ (8007ee0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	0091      	lsls	r1, r2, #2
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	6812      	ldr	r2, [r2, #0]
 8007cd0:	430b      	orrs	r3, r1
 8007cd2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007cde:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce6:	041a      	lsls	r2, r3, #16
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	430a      	orrs	r2, r1
 8007cee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007cfa:	fb02 f303 	mul.w	r3, r2, r3
 8007cfe:	68ba      	ldr	r2, [r7, #8]
 8007d00:	4413      	add	r3, r2
 8007d02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007d0c:	4b74      	ldr	r3, [pc, #464]	@ (8007ee0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007d0e:	4013      	ands	r3, r2
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	0091      	lsls	r1, r2, #2
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	6812      	ldr	r2, [r2, #0]
 8007d18:	430b      	orrs	r3, r1
 8007d1a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007d26:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d2e:	041a      	lsls	r2, r3, #16
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007d42:	fb02 f303 	mul.w	r3, r2, r3
 8007d46:	68ba      	ldr	r2, [r7, #8]
 8007d48:	4413      	add	r3, r2
 8007d4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8007d54:	4b62      	ldr	r3, [pc, #392]	@ (8007ee0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007d56:	4013      	ands	r3, r2
 8007d58:	68ba      	ldr	r2, [r7, #8]
 8007d5a:	0091      	lsls	r1, r2, #2
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	6812      	ldr	r2, [r2, #0]
 8007d60:	430b      	orrs	r3, r1
 8007d62:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007d6e:	fb02 f303 	mul.w	r3, r2, r3
 8007d72:	68ba      	ldr	r2, [r7, #8]
 8007d74:	4413      	add	r3, r2
 8007d76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8007d80:	4b57      	ldr	r3, [pc, #348]	@ (8007ee0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007d82:	4013      	ands	r3, r2
 8007d84:	68ba      	ldr	r2, [r7, #8]
 8007d86:	0091      	lsls	r1, r2, #2
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	6812      	ldr	r2, [r2, #0]
 8007d8c:	430b      	orrs	r3, r1
 8007d8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d9a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007da2:	041a      	lsls	r2, r3, #16
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007db2:	005b      	lsls	r3, r3, #1
 8007db4:	68ba      	ldr	r2, [r7, #8]
 8007db6:	4413      	add	r3, r2
 8007db8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8007dc2:	4b47      	ldr	r3, [pc, #284]	@ (8007ee0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	68ba      	ldr	r2, [r7, #8]
 8007dc8:	0091      	lsls	r1, r2, #2
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	6812      	ldr	r2, [r2, #0]
 8007dce:	430b      	orrs	r3, r1
 8007dd0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007ddc:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007de4:	041a      	lsls	r2, r3, #16
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	430a      	orrs	r2, r1
 8007dec:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007df8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e00:	061a      	lsls	r2, r3, #24
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e10:	4b34      	ldr	r3, [pc, #208]	@ (8007ee4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8007e12:	4413      	add	r3, r2
 8007e14:	009a      	lsls	r2, r3, #2
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	441a      	add	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e32:	00db      	lsls	r3, r3, #3
 8007e34:	441a      	add	r2, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e42:	6879      	ldr	r1, [r7, #4]
 8007e44:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8007e46:	fb01 f303 	mul.w	r3, r1, r3
 8007e4a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8007e4c:	441a      	add	r2, r3
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e5a:	6879      	ldr	r1, [r7, #4]
 8007e5c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8007e5e:	fb01 f303 	mul.w	r3, r1, r3
 8007e62:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8007e64:	441a      	add	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e72:	6879      	ldr	r1, [r7, #4]
 8007e74:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8007e76:	fb01 f303 	mul.w	r3, r1, r3
 8007e7a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8007e7c:	441a      	add	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e8e:	00db      	lsls	r3, r3, #3
 8007e90:	441a      	add	r2, r3
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ea2:	6879      	ldr	r1, [r7, #4]
 8007ea4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007ea6:	fb01 f303 	mul.w	r3, r1, r3
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	441a      	add	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ebe:	6879      	ldr	r1, [r7, #4]
 8007ec0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007ec2:	fb01 f303 	mul.w	r3, r1, r3
 8007ec6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007ec8:	441a      	add	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ed6:	4a04      	ldr	r2, [pc, #16]	@ (8007ee8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d915      	bls.n	8007f08 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007edc:	e006      	b.n	8007eec <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007ede:	bf00      	nop
 8007ee0:	ffff0003 	.word	0xffff0003
 8007ee4:	10002b00 	.word	0x10002b00
 8007ee8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ef2:	f043 0220 	orr.w	r2, r3, #32
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2203      	movs	r2, #3
 8007f00:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e010      	b.n	8007f2a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	e005      	b.n	8007f1c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2200      	movs	r2, #0
 8007f14:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	3304      	adds	r3, #4
 8007f1a:	60fb      	str	r3, [r7, #12]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d3f3      	bcc.n	8007f10 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8007f28:	2300      	movs	r3, #0
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	3714      	adds	r7, #20
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop

08007f38 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b089      	sub	sp, #36	@ 0x24
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	60f8      	str	r0, [r7, #12]
 8007f40:	60b9      	str	r1, [r7, #8]
 8007f42:	607a      	str	r2, [r7, #4]
 8007f44:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10a      	bne.n	8007f64 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8007f56:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	61fb      	str	r3, [r7, #28]
 8007f62:	e00a      	b.n	8007f7a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8007f6c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8007f72:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007f74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f78:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	6a1b      	ldr	r3, [r3, #32]
 8007f7e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007f84:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8007f8a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8007f90:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fa6:	6839      	ldr	r1, [r7, #0]
 8007fa8:	fb01 f303 	mul.w	r3, r1, r3
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	4413      	add	r3, r2
 8007fb0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007fb2:	69bb      	ldr	r3, [r7, #24]
 8007fb4:	69fa      	ldr	r2, [r7, #28]
 8007fb6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	3304      	adds	r3, #4
 8007fbc:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	693a      	ldr	r2, [r7, #16]
 8007fc2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	3304      	adds	r3, #4
 8007fc8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007fca:	2300      	movs	r3, #0
 8007fcc:	617b      	str	r3, [r7, #20]
 8007fce:	e020      	b.n	8008012 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	3303      	adds	r3, #3
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	4413      	add	r3, r2
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	3302      	adds	r3, #2
 8007fe0:	6879      	ldr	r1, [r7, #4]
 8007fe2:	440b      	add	r3, r1
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007fe8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	3301      	adds	r3, #1
 8007fee:	6879      	ldr	r1, [r7, #4]
 8007ff0:	440b      	add	r3, r1
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007ff6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8007ff8:	6879      	ldr	r1, [r7, #4]
 8007ffa:	697a      	ldr	r2, [r7, #20]
 8007ffc:	440a      	add	r2, r1
 8007ffe:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8008000:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	3304      	adds	r3, #4
 800800a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	3304      	adds	r3, #4
 8008010:	617b      	str	r3, [r7, #20]
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	4a06      	ldr	r2, [pc, #24]	@ (8008030 <FDCAN_CopyMessageToRAM+0xf8>)
 8008018:	5cd3      	ldrb	r3, [r2, r3]
 800801a:	461a      	mov	r2, r3
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	4293      	cmp	r3, r2
 8008020:	d3d6      	bcc.n	8007fd0 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8008022:	bf00      	nop
 8008024:	bf00      	nop
 8008026:	3724      	adds	r7, #36	@ 0x24
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	0807bc04 	.word	0x0807bc04

08008034 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008034:	b480      	push	{r7}
 8008036:	b089      	sub	sp, #36	@ 0x24
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800803e:	2300      	movs	r3, #0
 8008040:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008042:	4b86      	ldr	r3, [pc, #536]	@ (800825c <HAL_GPIO_Init+0x228>)
 8008044:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008046:	e18c      	b.n	8008362 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	2101      	movs	r1, #1
 800804e:	69fb      	ldr	r3, [r7, #28]
 8008050:	fa01 f303 	lsl.w	r3, r1, r3
 8008054:	4013      	ands	r3, r2
 8008056:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	2b00      	cmp	r3, #0
 800805c:	f000 817e 	beq.w	800835c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	f003 0303 	and.w	r3, r3, #3
 8008068:	2b01      	cmp	r3, #1
 800806a:	d005      	beq.n	8008078 <HAL_GPIO_Init+0x44>
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	f003 0303 	and.w	r3, r3, #3
 8008074:	2b02      	cmp	r3, #2
 8008076:	d130      	bne.n	80080da <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	005b      	lsls	r3, r3, #1
 8008082:	2203      	movs	r2, #3
 8008084:	fa02 f303 	lsl.w	r3, r2, r3
 8008088:	43db      	mvns	r3, r3
 800808a:	69ba      	ldr	r2, [r7, #24]
 800808c:	4013      	ands	r3, r2
 800808e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	68da      	ldr	r2, [r3, #12]
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	005b      	lsls	r3, r3, #1
 8008098:	fa02 f303 	lsl.w	r3, r2, r3
 800809c:	69ba      	ldr	r2, [r7, #24]
 800809e:	4313      	orrs	r3, r2
 80080a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	69ba      	ldr	r2, [r7, #24]
 80080a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80080ae:	2201      	movs	r2, #1
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	fa02 f303 	lsl.w	r3, r2, r3
 80080b6:	43db      	mvns	r3, r3
 80080b8:	69ba      	ldr	r2, [r7, #24]
 80080ba:	4013      	ands	r3, r2
 80080bc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	091b      	lsrs	r3, r3, #4
 80080c4:	f003 0201 	and.w	r2, r3, #1
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	fa02 f303 	lsl.w	r3, r2, r3
 80080ce:	69ba      	ldr	r2, [r7, #24]
 80080d0:	4313      	orrs	r3, r2
 80080d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	69ba      	ldr	r2, [r7, #24]
 80080d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	f003 0303 	and.w	r3, r3, #3
 80080e2:	2b03      	cmp	r3, #3
 80080e4:	d017      	beq.n	8008116 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	005b      	lsls	r3, r3, #1
 80080f0:	2203      	movs	r2, #3
 80080f2:	fa02 f303 	lsl.w	r3, r2, r3
 80080f6:	43db      	mvns	r3, r3
 80080f8:	69ba      	ldr	r2, [r7, #24]
 80080fa:	4013      	ands	r3, r2
 80080fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	689a      	ldr	r2, [r3, #8]
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	005b      	lsls	r3, r3, #1
 8008106:	fa02 f303 	lsl.w	r3, r2, r3
 800810a:	69ba      	ldr	r2, [r7, #24]
 800810c:	4313      	orrs	r3, r2
 800810e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	69ba      	ldr	r2, [r7, #24]
 8008114:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	f003 0303 	and.w	r3, r3, #3
 800811e:	2b02      	cmp	r3, #2
 8008120:	d123      	bne.n	800816a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	08da      	lsrs	r2, r3, #3
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	3208      	adds	r2, #8
 800812a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800812e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	f003 0307 	and.w	r3, r3, #7
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	220f      	movs	r2, #15
 800813a:	fa02 f303 	lsl.w	r3, r2, r3
 800813e:	43db      	mvns	r3, r3
 8008140:	69ba      	ldr	r2, [r7, #24]
 8008142:	4013      	ands	r3, r2
 8008144:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	691a      	ldr	r2, [r3, #16]
 800814a:	69fb      	ldr	r3, [r7, #28]
 800814c:	f003 0307 	and.w	r3, r3, #7
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	fa02 f303 	lsl.w	r3, r2, r3
 8008156:	69ba      	ldr	r2, [r7, #24]
 8008158:	4313      	orrs	r3, r2
 800815a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	08da      	lsrs	r2, r3, #3
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	3208      	adds	r2, #8
 8008164:	69b9      	ldr	r1, [r7, #24]
 8008166:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	005b      	lsls	r3, r3, #1
 8008174:	2203      	movs	r2, #3
 8008176:	fa02 f303 	lsl.w	r3, r2, r3
 800817a:	43db      	mvns	r3, r3
 800817c:	69ba      	ldr	r2, [r7, #24]
 800817e:	4013      	ands	r3, r2
 8008180:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	f003 0203 	and.w	r2, r3, #3
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	005b      	lsls	r3, r3, #1
 800818e:	fa02 f303 	lsl.w	r3, r2, r3
 8008192:	69ba      	ldr	r2, [r7, #24]
 8008194:	4313      	orrs	r3, r2
 8008196:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	69ba      	ldr	r2, [r7, #24]
 800819c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	f000 80d8 	beq.w	800835c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80081ac:	4b2c      	ldr	r3, [pc, #176]	@ (8008260 <HAL_GPIO_Init+0x22c>)
 80081ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80081b2:	4a2b      	ldr	r2, [pc, #172]	@ (8008260 <HAL_GPIO_Init+0x22c>)
 80081b4:	f043 0302 	orr.w	r3, r3, #2
 80081b8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80081bc:	4b28      	ldr	r3, [pc, #160]	@ (8008260 <HAL_GPIO_Init+0x22c>)
 80081be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80081c2:	f003 0302 	and.w	r3, r3, #2
 80081c6:	60fb      	str	r3, [r7, #12]
 80081c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80081ca:	4a26      	ldr	r2, [pc, #152]	@ (8008264 <HAL_GPIO_Init+0x230>)
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	089b      	lsrs	r3, r3, #2
 80081d0:	3302      	adds	r3, #2
 80081d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	f003 0303 	and.w	r3, r3, #3
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	220f      	movs	r2, #15
 80081e2:	fa02 f303 	lsl.w	r3, r2, r3
 80081e6:	43db      	mvns	r3, r3
 80081e8:	69ba      	ldr	r2, [r7, #24]
 80081ea:	4013      	ands	r3, r2
 80081ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	4a1d      	ldr	r2, [pc, #116]	@ (8008268 <HAL_GPIO_Init+0x234>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d04a      	beq.n	800828c <HAL_GPIO_Init+0x258>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	4a1c      	ldr	r2, [pc, #112]	@ (800826c <HAL_GPIO_Init+0x238>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d02b      	beq.n	8008256 <HAL_GPIO_Init+0x222>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	4a1b      	ldr	r2, [pc, #108]	@ (8008270 <HAL_GPIO_Init+0x23c>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d025      	beq.n	8008252 <HAL_GPIO_Init+0x21e>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4a1a      	ldr	r2, [pc, #104]	@ (8008274 <HAL_GPIO_Init+0x240>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d01f      	beq.n	800824e <HAL_GPIO_Init+0x21a>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	4a19      	ldr	r2, [pc, #100]	@ (8008278 <HAL_GPIO_Init+0x244>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d019      	beq.n	800824a <HAL_GPIO_Init+0x216>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	4a18      	ldr	r2, [pc, #96]	@ (800827c <HAL_GPIO_Init+0x248>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d013      	beq.n	8008246 <HAL_GPIO_Init+0x212>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a17      	ldr	r2, [pc, #92]	@ (8008280 <HAL_GPIO_Init+0x24c>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d00d      	beq.n	8008242 <HAL_GPIO_Init+0x20e>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a16      	ldr	r2, [pc, #88]	@ (8008284 <HAL_GPIO_Init+0x250>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d007      	beq.n	800823e <HAL_GPIO_Init+0x20a>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a15      	ldr	r2, [pc, #84]	@ (8008288 <HAL_GPIO_Init+0x254>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d101      	bne.n	800823a <HAL_GPIO_Init+0x206>
 8008236:	2309      	movs	r3, #9
 8008238:	e029      	b.n	800828e <HAL_GPIO_Init+0x25a>
 800823a:	230a      	movs	r3, #10
 800823c:	e027      	b.n	800828e <HAL_GPIO_Init+0x25a>
 800823e:	2307      	movs	r3, #7
 8008240:	e025      	b.n	800828e <HAL_GPIO_Init+0x25a>
 8008242:	2306      	movs	r3, #6
 8008244:	e023      	b.n	800828e <HAL_GPIO_Init+0x25a>
 8008246:	2305      	movs	r3, #5
 8008248:	e021      	b.n	800828e <HAL_GPIO_Init+0x25a>
 800824a:	2304      	movs	r3, #4
 800824c:	e01f      	b.n	800828e <HAL_GPIO_Init+0x25a>
 800824e:	2303      	movs	r3, #3
 8008250:	e01d      	b.n	800828e <HAL_GPIO_Init+0x25a>
 8008252:	2302      	movs	r3, #2
 8008254:	e01b      	b.n	800828e <HAL_GPIO_Init+0x25a>
 8008256:	2301      	movs	r3, #1
 8008258:	e019      	b.n	800828e <HAL_GPIO_Init+0x25a>
 800825a:	bf00      	nop
 800825c:	58000080 	.word	0x58000080
 8008260:	58024400 	.word	0x58024400
 8008264:	58000400 	.word	0x58000400
 8008268:	58020000 	.word	0x58020000
 800826c:	58020400 	.word	0x58020400
 8008270:	58020800 	.word	0x58020800
 8008274:	58020c00 	.word	0x58020c00
 8008278:	58021000 	.word	0x58021000
 800827c:	58021400 	.word	0x58021400
 8008280:	58021800 	.word	0x58021800
 8008284:	58021c00 	.word	0x58021c00
 8008288:	58022400 	.word	0x58022400
 800828c:	2300      	movs	r3, #0
 800828e:	69fa      	ldr	r2, [r7, #28]
 8008290:	f002 0203 	and.w	r2, r2, #3
 8008294:	0092      	lsls	r2, r2, #2
 8008296:	4093      	lsls	r3, r2
 8008298:	69ba      	ldr	r2, [r7, #24]
 800829a:	4313      	orrs	r3, r2
 800829c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800829e:	4938      	ldr	r1, [pc, #224]	@ (8008380 <HAL_GPIO_Init+0x34c>)
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	089b      	lsrs	r3, r3, #2
 80082a4:	3302      	adds	r3, #2
 80082a6:	69ba      	ldr	r2, [r7, #24]
 80082a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80082ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	43db      	mvns	r3, r3
 80082b8:	69ba      	ldr	r2, [r7, #24]
 80082ba:	4013      	ands	r3, r2
 80082bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80082ca:	69ba      	ldr	r2, [r7, #24]
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80082d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80082da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	43db      	mvns	r3, r3
 80082e6:	69ba      	ldr	r2, [r7, #24]
 80082e8:	4013      	ands	r3, r2
 80082ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d003      	beq.n	8008300 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80082f8:	69ba      	ldr	r2, [r7, #24]
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008300:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	43db      	mvns	r3, r3
 8008312:	69ba      	ldr	r2, [r7, #24]
 8008314:	4013      	ands	r3, r2
 8008316:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008320:	2b00      	cmp	r3, #0
 8008322:	d003      	beq.n	800832c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008324:	69ba      	ldr	r2, [r7, #24]
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	4313      	orrs	r3, r2
 800832a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	69ba      	ldr	r2, [r7, #24]
 8008330:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	43db      	mvns	r3, r3
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	4013      	ands	r3, r2
 8008340:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800834a:	2b00      	cmp	r3, #0
 800834c:	d003      	beq.n	8008356 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800834e:	69ba      	ldr	r2, [r7, #24]
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	4313      	orrs	r3, r2
 8008354:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	69ba      	ldr	r2, [r7, #24]
 800835a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	3301      	adds	r3, #1
 8008360:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	fa22 f303 	lsr.w	r3, r2, r3
 800836c:	2b00      	cmp	r3, #0
 800836e:	f47f ae6b 	bne.w	8008048 <HAL_GPIO_Init+0x14>
  }
}
 8008372:	bf00      	nop
 8008374:	bf00      	nop
 8008376:	3724      	adds	r7, #36	@ 0x24
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr
 8008380:	58000400 	.word	0x58000400

08008384 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008384:	b480      	push	{r7}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	460b      	mov	r3, r1
 800838e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	691a      	ldr	r2, [r3, #16]
 8008394:	887b      	ldrh	r3, [r7, #2]
 8008396:	4013      	ands	r3, r2
 8008398:	2b00      	cmp	r3, #0
 800839a:	d002      	beq.n	80083a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800839c:	2301      	movs	r3, #1
 800839e:	73fb      	strb	r3, [r7, #15]
 80083a0:	e001      	b.n	80083a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80083a2:	2300      	movs	r3, #0
 80083a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3714      	adds	r7, #20
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	4603      	mov	r3, r0
 80083bc:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80083be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80083c6:	88fb      	ldrh	r3, [r7, #6]
 80083c8:	4013      	ands	r3, r2
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d008      	beq.n	80083e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80083ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80083d2:	88fb      	ldrh	r3, [r7, #6]
 80083d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80083d8:	88fb      	ldrh	r3, [r7, #6]
 80083da:	4618      	mov	r0, r3
 80083dc:	f7f8 fdea 	bl	8000fb4 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80083e0:	bf00      	nop
 80083e2:	3708      	adds	r7, #8
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b088      	sub	sp, #32
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d101      	bne.n	80083fa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80083f6:	2301      	movs	r3, #1
 80083f8:	e11a      	b.n	8008630 <HAL_I2S_Init+0x248>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008400:	b2db      	uxtb	r3, r3
 8008402:	2b00      	cmp	r3, #0
 8008404:	d106      	bne.n	8008414 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f7f8 fbb8 	bl	8000b84 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2202      	movs	r2, #2
 8008418:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	2b01      	cmp	r3, #1
 8008428:	d107      	bne.n	800843a <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f022 0201 	bic.w	r2, r2, #1
 8008438:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2200      	movs	r2, #0
 8008440:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	2b04      	cmp	r3, #4
 8008448:	d008      	beq.n	800845c <HAL_I2S_Init+0x74>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	2b06      	cmp	r3, #6
 8008450:	d004      	beq.n	800845c <HAL_I2S_Init+0x74>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	2b0a      	cmp	r3, #10
 8008458:	f040 8094 	bne.w	8008584 <HAL_I2S_Init+0x19c>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	695b      	ldr	r3, [r3, #20]
 8008460:	2b02      	cmp	r3, #2
 8008462:	d067      	beq.n	8008534 <HAL_I2S_Init+0x14c>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d002      	beq.n	8008472 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 800846c:	2302      	movs	r3, #2
 800846e:	617b      	str	r3, [r7, #20]
 8008470:	e001      	b.n	8008476 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8008472:	2301      	movs	r3, #1
 8008474:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	2b30      	cmp	r3, #48	@ 0x30
 800847c:	d003      	beq.n	8008486 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8008482:	2bb0      	cmp	r3, #176	@ 0xb0
 8008484:	d102      	bne.n	800848c <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8008486:	2301      	movs	r3, #1
 8008488:	60bb      	str	r3, [r7, #8]
 800848a:	e001      	b.n	8008490 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 800848c:	2300      	movs	r3, #0
 800848e:	60bb      	str	r3, [r7, #8]
      }

      /* Get the source clock value: based on System Clock value */
#if defined (SPI_SPI6I2S_SUPPORT)
      if (hi2s->Instance == SPI6)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a68      	ldr	r2, [pc, #416]	@ (8008638 <HAL_I2S_Init+0x250>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d107      	bne.n	80084aa <HAL_I2S_Init+0xc2>
      {
        /* SPI6 source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI6);
 800849a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800849e:	f04f 0100 	mov.w	r1, #0
 80084a2:	f002 fb55 	bl	800ab50 <HAL_RCCEx_GetPeriphCLKFreq>
 80084a6:	60f8      	str	r0, [r7, #12]
 80084a8:	e006      	b.n	80084b8 <HAL_I2S_Init+0xd0>
      }
      else
      {
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 80084aa:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80084ae:	f04f 0100 	mov.w	r1, #0
 80084b2:	f002 fb4d 	bl	800ab50 <HAL_RCCEx_GetPeriphCLKFreq>
 80084b6:	60f8      	str	r0, [r7, #12]
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084c0:	d113      	bne.n	80084ea <HAL_I2S_Init+0x102>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 80084c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	fa22 f303 	lsr.w	r3, r2, r3
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80084d2:	4613      	mov	r3, r2
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	4413      	add	r3, r2
 80084d8:	005b      	lsls	r3, r3, #1
 80084da:	461a      	mov	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	695b      	ldr	r3, [r3, #20]
 80084e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084e4:	3305      	adds	r3, #5
 80084e6:	613b      	str	r3, [r7, #16]
 80084e8:	e014      	b.n	8008514 <HAL_I2S_Init+0x12c>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 80084ea:	2220      	movs	r2, #32
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	fa22 f303 	lsr.w	r3, r2, r3
 80084f2:	697a      	ldr	r2, [r7, #20]
 80084f4:	fb02 f303 	mul.w	r3, r2, r3
 80084f8:	68fa      	ldr	r2, [r7, #12]
 80084fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80084fe:	4613      	mov	r3, r2
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	4413      	add	r3, r2
 8008504:	005b      	lsls	r3, r3, #1
 8008506:	461a      	mov	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	695b      	ldr	r3, [r3, #20]
 800850c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008510:	3305      	adds	r3, #5
 8008512:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	4a49      	ldr	r2, [pc, #292]	@ (800863c <HAL_I2S_Init+0x254>)
 8008518:	fba2 2303 	umull	r2, r3, r2, r3
 800851c:	08db      	lsrs	r3, r3, #3
 800851e:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	f003 0301 	and.w	r3, r3, #1
 8008526:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8008528:	693a      	ldr	r2, [r7, #16]
 800852a:	69bb      	ldr	r3, [r7, #24]
 800852c:	1ad3      	subs	r3, r2, r3
 800852e:	085b      	lsrs	r3, r3, #1
 8008530:	61fb      	str	r3, [r7, #28]
 8008532:	e003      	b.n	800853c <HAL_I2S_Init+0x154>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8008534:	2302      	movs	r3, #2
 8008536:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8008538:	2300      	movs	r3, #0
 800853a:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	2b01      	cmp	r3, #1
 8008540:	d102      	bne.n	8008548 <HAL_I2S_Init+0x160>
 8008542:	69fb      	ldr	r3, [r7, #28]
 8008544:	2b01      	cmp	r3, #1
 8008546:	d002      	beq.n	800854e <HAL_I2S_Init+0x166>
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	2bff      	cmp	r3, #255	@ 0xff
 800854c:	d907      	bls.n	800855e <HAL_I2S_Init+0x176>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008552:	f043 0210 	orr.w	r2, r3, #16
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 800855a:	2301      	movs	r3, #1
 800855c:	e068      	b.n	8008630 <HAL_I2S_Init+0x248>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 800855e:	69fb      	ldr	r3, [r7, #28]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d101      	bne.n	8008568 <HAL_I2S_Init+0x180>
    {
      i2sodd = 1UL;
 8008564:	2301      	movs	r3, #1
 8008566:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800856e:	4b34      	ldr	r3, [pc, #208]	@ (8008640 <HAL_I2S_Init+0x258>)
 8008570:	4013      	ands	r3, r2
 8008572:	69fa      	ldr	r2, [r7, #28]
 8008574:	0411      	lsls	r1, r2, #16
 8008576:	69ba      	ldr	r2, [r7, #24]
 8008578:	0612      	lsls	r2, r2, #24
 800857a:	4311      	orrs	r1, r2
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	6812      	ldr	r2, [r2, #0]
 8008580:	430b      	orrs	r3, r1
 8008582:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800858a:	4b2e      	ldr	r3, [pc, #184]	@ (8008644 <HAL_I2S_Init+0x25c>)
 800858c:	4013      	ands	r3, r2
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	6851      	ldr	r1, [r2, #4]
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	6892      	ldr	r2, [r2, #8]
 8008596:	4311      	orrs	r1, r2
 8008598:	687a      	ldr	r2, [r7, #4]
 800859a:	68d2      	ldr	r2, [r2, #12]
 800859c:	4311      	orrs	r1, r2
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	6992      	ldr	r2, [r2, #24]
 80085a2:	4311      	orrs	r1, r2
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	6a12      	ldr	r2, [r2, #32]
 80085a8:	4311      	orrs	r1, r2
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80085ae:	4311      	orrs	r1, r2
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	6912      	ldr	r2, [r2, #16]
 80085b4:	430a      	orrs	r2, r1
 80085b6:	431a      	orrs	r2, r3
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f042 0201 	orr.w	r2, r2, #1
 80085c0:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f640 72f8 	movw	r2, #4088	@ 0xff8
 80085ca:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80085da:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	69da      	ldr	r2, [r3, #28]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	430a      	orrs	r2, r1
 80085f0:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	2b04      	cmp	r3, #4
 80085f8:	d007      	beq.n	800860a <HAL_I2S_Init+0x222>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	2b06      	cmp	r3, #6
 8008600:	d003      	beq.n	800860a <HAL_I2S_Init+0x222>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	2b0a      	cmp	r3, #10
 8008608:	d10a      	bne.n	8008620 <HAL_I2S_Init+0x238>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	430a      	orrs	r2, r1
 800861e:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2200      	movs	r2, #0
 8008624:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2201      	movs	r2, #1
 800862a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3720      	adds	r7, #32
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}
 8008638:	58001400 	.word	0x58001400
 800863c:	cccccccd 	.word	0xcccccccd
 8008640:	fe00ffff 	.word	0xfe00ffff
 8008644:	fdff9040 	.word	0xfdff9040

08008648 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, const uint16_t *pData, uint16_t Size)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	4613      	mov	r3, r2
 8008654:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008656:	2300      	movs	r3, #0
 8008658:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d002      	beq.n	8008666 <HAL_I2S_Transmit_DMA+0x1e>
 8008660:	88fb      	ldrh	r3, [r7, #6]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d101      	bne.n	800866a <HAL_I2S_Transmit_DMA+0x22>
  {
    return  HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	e086      	b.n	8008778 <HAL_I2S_Transmit_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008670:	b2db      	uxtb	r3, r3
 8008672:	2b01      	cmp	r3, #1
 8008674:	d001      	beq.n	800867a <HAL_I2S_Transmit_DMA+0x32>
  {
    return HAL_BUSY;
 8008676:	2302      	movs	r3, #2
 8008678:	e07e      	b.n	8008778 <HAL_I2S_Transmit_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008680:	b2db      	uxtb	r3, r3
 8008682:	2b01      	cmp	r3, #1
 8008684:	d101      	bne.n	800868a <HAL_I2S_Transmit_DMA+0x42>
 8008686:	2302      	movs	r3, #2
 8008688:	e076      	b.n	8008778 <HAL_I2S_Transmit_DMA+0x130>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2201      	movs	r2, #1
 800868e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_TX;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2203      	movs	r2, #3
 8008696:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->pTxBuffPtr  = (const uint16_t *)pData;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	68ba      	ldr	r2, [r7, #8]
 80086a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->TxXferSize  = Size;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	88fa      	ldrh	r2, [r7, #6]
 80086aa:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = Size;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	88fa      	ldrh	r2, [r7, #6]
 80086b0:	865a      	strh	r2, [r3, #50]	@ 0x32

  /* Init field not used in handle to zero */
  hi2s->pRxBuffPtr  = NULL;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2200      	movs	r2, #0
 80086b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2s->RxXferSize  = (uint16_t)0UL;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2200      	movs	r2, #0
 80086bc:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = (uint16_t)0UL;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2200      	movs	r2, #0
 80086c2:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086c8:	4a2d      	ldr	r2, [pc, #180]	@ (8008780 <HAL_I2S_Transmit_DMA+0x138>)
 80086ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086d0:	4a2c      	ldr	r2, [pc, #176]	@ (8008784 <HAL_I2S_Transmit_DMA+0x13c>)
 80086d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086d8:	4a2b      	ldr	r2, [pc, #172]	@ (8008788 <HAL_I2S_Transmit_DMA+0x140>)
 80086da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e4:	4619      	mov	r1, r3
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	3320      	adds	r3, #32
 80086ec:	461a      	mov	r2, r3
                                 hi2s->TxXferCount))
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80086f2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 80086f4:	f7fc fa14 	bl	8004b20 <HAL_DMA_Start_IT>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d011      	beq.n	8008722 <HAL_I2S_Transmit_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008702:	f043 0208 	orr.w	r2, r3, #8
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2201      	movs	r2, #1
 800870e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    __HAL_UNLOCK(hi2s);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2200      	movs	r2, #0
 8008716:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    errorcode = HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800871e:	7dfb      	ldrb	r3, [r7, #23]
 8008720:	e02a      	b.n	8008778 <HAL_I2S_Transmit_DMA+0x130>
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN))
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800872c:	2b00      	cmp	r3, #0
 800872e:	d107      	bne.n	8008740 <HAL_I2S_Transmit_DMA+0xf8>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	689a      	ldr	r2, [r3, #8]
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800873e:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f003 0301 	and.w	r3, r3, #1
 800874a:	2b00      	cmp	r3, #0
 800874c:	d107      	bne.n	800875e <HAL_I2S_Transmit_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f042 0201 	orr.w	r2, r2, #1
 800875c:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800876c:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 8008776:	7dfb      	ldrb	r3, [r7, #23]
}
 8008778:	4618      	mov	r0, r3
 800877a:	3718      	adds	r7, #24
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}
 8008780:	08008895 	.word	0x08008895
 8008784:	08008853 	.word	0x08008853
 8008788:	080088b1 	.word	0x080088b1

0800878c <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008794:	2300      	movs	r3, #0
 8008796:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  /* Disable the I2S Tx/Rx DMA requests */
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	689a      	ldr	r2, [r3, #8]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80087a6:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	689a      	ldr	r2, [r3, #8]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80087b6:	609a      	str	r2, [r3, #8]

  /* Abort the I2S DMA tx Stream/Channel */
  if (hi2s->hdmatx != NULL)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d00f      	beq.n	80087e0 <HAL_I2S_DMAStop+0x54>
  {
    /* Disable the I2S DMA tx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087c4:	4618      	mov	r0, r3
 80087c6:	f7fc fc15 	bl	8004ff4 <HAL_DMA_Abort>
 80087ca:	4603      	mov	r3, r0
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d007      	beq.n	80087e0 <HAL_I2S_DMAStop+0x54>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087d4:	f043 0208 	orr.w	r2, r3, #8
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	651a      	str	r2, [r3, #80]	@ 0x50
      errorcode = HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Abort the I2S DMA rx Stream/Channel */
  if (hi2s->hdmarx != NULL)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d00f      	beq.n	8008808 <HAL_I2S_DMAStop+0x7c>
  {
    /* Disable the I2S DMA rx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7fc fc01 	bl	8004ff4 <HAL_DMA_Abort>
 80087f2:	4603      	mov	r3, r0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d007      	beq.n	8008808 <HAL_I2S_DMAStop+0x7c>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087fc:	f043 0208 	orr.w	r2, r3, #8
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	651a      	str	r2, [r3, #80]	@ 0x50
      errorcode = HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable I2S peripheral */
  __HAL_I2S_DISABLE(hi2s);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f022 0201 	bic.w	r2, r2, #1
 8008816:	601a      	str	r2, [r3, #0]

  hi2s->State = HAL_I2S_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return errorcode;
 8008820:	7bfb      	ldrb	r3, [r7, #15]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800882a:	b480      	push	{r7}
 800882c:	b083      	sub	sp, #12
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008832:	bf00      	nop
 8008834:	370c      	adds	r7, #12
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr

0800883e <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800883e:	b480      	push	{r7}
 8008840:	b083      	sub	sp, #12
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8008846:	bf00      	nop
 8008848:	370c      	adds	r7, #12
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr

08008852 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b084      	sub	sp, #16
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800885e:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	69db      	ldr	r3, [r3, #28]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d10e      	bne.n	8008886 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	689a      	ldr	r2, [r3, #8]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008876:	609a      	str	r2, [r3, #8]

    hi2s->TxXferCount = (uint16_t) 0UL;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2200      	movs	r2, #0
 800887c:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2201      	movs	r2, #1
 8008882:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8008886:	68f8      	ldr	r0, [r7, #12]
 8008888:	f7f8 fa48 	bl	8000d1c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800888c:	bf00      	nop
 800888e:	3710      	adds	r7, #16
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80088a2:	68f8      	ldr	r0, [r7, #12]
 80088a4:	f7ff ffc1 	bl	800882a <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80088a8:	bf00      	nop
 80088aa:	3710      	adds	r7, #16
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b084      	sub	sp, #16
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088bc:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	689a      	ldr	r2, [r3, #8]
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80088cc:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2200      	movs	r2, #0
 80088d2:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2200      	movs	r2, #0
 80088d8:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2201      	movs	r2, #1
 80088de:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088e6:	f043 0208 	orr.w	r2, r3, #8
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80088ee:	68f8      	ldr	r0, [r7, #12]
 80088f0:	f7ff ffa5 	bl	800883e <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80088f4:	bf00      	nop
 80088f6:	3710      	adds	r7, #16
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}

080088fc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b084      	sub	sp, #16
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008904:	4b19      	ldr	r3, [pc, #100]	@ (800896c <HAL_PWREx_ConfigSupply+0x70>)
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	f003 0304 	and.w	r3, r3, #4
 800890c:	2b04      	cmp	r3, #4
 800890e:	d00a      	beq.n	8008926 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008910:	4b16      	ldr	r3, [pc, #88]	@ (800896c <HAL_PWREx_ConfigSupply+0x70>)
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	f003 0307 	and.w	r3, r3, #7
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	429a      	cmp	r2, r3
 800891c:	d001      	beq.n	8008922 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e01f      	b.n	8008962 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008922:	2300      	movs	r3, #0
 8008924:	e01d      	b.n	8008962 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008926:	4b11      	ldr	r3, [pc, #68]	@ (800896c <HAL_PWREx_ConfigSupply+0x70>)
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	f023 0207 	bic.w	r2, r3, #7
 800892e:	490f      	ldr	r1, [pc, #60]	@ (800896c <HAL_PWREx_ConfigSupply+0x70>)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	4313      	orrs	r3, r2
 8008934:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008936:	f7f9 fa19 	bl	8001d6c <HAL_GetTick>
 800893a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800893c:	e009      	b.n	8008952 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800893e:	f7f9 fa15 	bl	8001d6c <HAL_GetTick>
 8008942:	4602      	mov	r2, r0
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	1ad3      	subs	r3, r2, r3
 8008948:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800894c:	d901      	bls.n	8008952 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	e007      	b.n	8008962 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008952:	4b06      	ldr	r3, [pc, #24]	@ (800896c <HAL_PWREx_ConfigSupply+0x70>)
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800895a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800895e:	d1ee      	bne.n	800893e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008960:	2300      	movs	r3, #0
}
 8008962:	4618      	mov	r0, r3
 8008964:	3710      	adds	r7, #16
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
 800896a:	bf00      	nop
 800896c:	58024800 	.word	0x58024800

08008970 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b08c      	sub	sp, #48	@ 0x30
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d101      	bne.n	8008982 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	e3c8      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f003 0301 	and.w	r3, r3, #1
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 8087 	beq.w	8008a9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008990:	4b88      	ldr	r3, [pc, #544]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008992:	691b      	ldr	r3, [r3, #16]
 8008994:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008998:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800899a:	4b86      	ldr	r3, [pc, #536]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 800899c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800899e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80089a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a2:	2b10      	cmp	r3, #16
 80089a4:	d007      	beq.n	80089b6 <HAL_RCC_OscConfig+0x46>
 80089a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a8:	2b18      	cmp	r3, #24
 80089aa:	d110      	bne.n	80089ce <HAL_RCC_OscConfig+0x5e>
 80089ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ae:	f003 0303 	and.w	r3, r3, #3
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	d10b      	bne.n	80089ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089b6:	4b7f      	ldr	r3, [pc, #508]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d06c      	beq.n	8008a9c <HAL_RCC_OscConfig+0x12c>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d168      	bne.n	8008a9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e3a2      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089d6:	d106      	bne.n	80089e6 <HAL_RCC_OscConfig+0x76>
 80089d8:	4b76      	ldr	r3, [pc, #472]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4a75      	ldr	r2, [pc, #468]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 80089de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089e2:	6013      	str	r3, [r2, #0]
 80089e4:	e02e      	b.n	8008a44 <HAL_RCC_OscConfig+0xd4>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d10c      	bne.n	8008a08 <HAL_RCC_OscConfig+0x98>
 80089ee:	4b71      	ldr	r3, [pc, #452]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a70      	ldr	r2, [pc, #448]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 80089f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089f8:	6013      	str	r3, [r2, #0]
 80089fa:	4b6e      	ldr	r3, [pc, #440]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a6d      	ldr	r2, [pc, #436]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a04:	6013      	str	r3, [r2, #0]
 8008a06:	e01d      	b.n	8008a44 <HAL_RCC_OscConfig+0xd4>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a10:	d10c      	bne.n	8008a2c <HAL_RCC_OscConfig+0xbc>
 8008a12:	4b68      	ldr	r3, [pc, #416]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a67      	ldr	r2, [pc, #412]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008a1c:	6013      	str	r3, [r2, #0]
 8008a1e:	4b65      	ldr	r3, [pc, #404]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a64      	ldr	r2, [pc, #400]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a28:	6013      	str	r3, [r2, #0]
 8008a2a:	e00b      	b.n	8008a44 <HAL_RCC_OscConfig+0xd4>
 8008a2c:	4b61      	ldr	r3, [pc, #388]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a60      	ldr	r2, [pc, #384]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a36:	6013      	str	r3, [r2, #0]
 8008a38:	4b5e      	ldr	r3, [pc, #376]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a5d      	ldr	r2, [pc, #372]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d013      	beq.n	8008a74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a4c:	f7f9 f98e 	bl	8001d6c <HAL_GetTick>
 8008a50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008a52:	e008      	b.n	8008a66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a54:	f7f9 f98a 	bl	8001d6c <HAL_GetTick>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	2b64      	cmp	r3, #100	@ 0x64
 8008a60:	d901      	bls.n	8008a66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e356      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008a66:	4b53      	ldr	r3, [pc, #332]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d0f0      	beq.n	8008a54 <HAL_RCC_OscConfig+0xe4>
 8008a72:	e014      	b.n	8008a9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a74:	f7f9 f97a 	bl	8001d6c <HAL_GetTick>
 8008a78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008a7a:	e008      	b.n	8008a8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a7c:	f7f9 f976 	bl	8001d6c <HAL_GetTick>
 8008a80:	4602      	mov	r2, r0
 8008a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a84:	1ad3      	subs	r3, r2, r3
 8008a86:	2b64      	cmp	r3, #100	@ 0x64
 8008a88:	d901      	bls.n	8008a8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	e342      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008a8e:	4b49      	ldr	r3, [pc, #292]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1f0      	bne.n	8008a7c <HAL_RCC_OscConfig+0x10c>
 8008a9a:	e000      	b.n	8008a9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f003 0302 	and.w	r3, r3, #2
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f000 808c 	beq.w	8008bc4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008aac:	4b41      	ldr	r3, [pc, #260]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ab4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aba:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008abc:	6a3b      	ldr	r3, [r7, #32]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d007      	beq.n	8008ad2 <HAL_RCC_OscConfig+0x162>
 8008ac2:	6a3b      	ldr	r3, [r7, #32]
 8008ac4:	2b18      	cmp	r3, #24
 8008ac6:	d137      	bne.n	8008b38 <HAL_RCC_OscConfig+0x1c8>
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	f003 0303 	and.w	r3, r3, #3
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d132      	bne.n	8008b38 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ad2:	4b38      	ldr	r3, [pc, #224]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f003 0304 	and.w	r3, r3, #4
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d005      	beq.n	8008aea <HAL_RCC_OscConfig+0x17a>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d101      	bne.n	8008aea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e314      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008aea:	4b32      	ldr	r3, [pc, #200]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f023 0219 	bic.w	r2, r3, #25
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	68db      	ldr	r3, [r3, #12]
 8008af6:	492f      	ldr	r1, [pc, #188]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008af8:	4313      	orrs	r3, r2
 8008afa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008afc:	f7f9 f936 	bl	8001d6c <HAL_GetTick>
 8008b00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008b02:	e008      	b.n	8008b16 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b04:	f7f9 f932 	bl	8001d6c <HAL_GetTick>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b0c:	1ad3      	subs	r3, r2, r3
 8008b0e:	2b02      	cmp	r3, #2
 8008b10:	d901      	bls.n	8008b16 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8008b12:	2303      	movs	r3, #3
 8008b14:	e2fe      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008b16:	4b27      	ldr	r3, [pc, #156]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f003 0304 	and.w	r3, r3, #4
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d0f0      	beq.n	8008b04 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b22:	4b24      	ldr	r3, [pc, #144]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	061b      	lsls	r3, r3, #24
 8008b30:	4920      	ldr	r1, [pc, #128]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b32:	4313      	orrs	r3, r2
 8008b34:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008b36:	e045      	b.n	8008bc4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d026      	beq.n	8008b8e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008b40:	4b1c      	ldr	r3, [pc, #112]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f023 0219 	bic.w	r2, r3, #25
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	68db      	ldr	r3, [r3, #12]
 8008b4c:	4919      	ldr	r1, [pc, #100]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b52:	f7f9 f90b 	bl	8001d6c <HAL_GetTick>
 8008b56:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008b58:	e008      	b.n	8008b6c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b5a:	f7f9 f907 	bl	8001d6c <HAL_GetTick>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	2b02      	cmp	r3, #2
 8008b66:	d901      	bls.n	8008b6c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	e2d3      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008b6c:	4b11      	ldr	r3, [pc, #68]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f003 0304 	and.w	r3, r3, #4
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d0f0      	beq.n	8008b5a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b78:	4b0e      	ldr	r3, [pc, #56]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	061b      	lsls	r3, r3, #24
 8008b86:	490b      	ldr	r1, [pc, #44]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	604b      	str	r3, [r1, #4]
 8008b8c:	e01a      	b.n	8008bc4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008b8e:	4b09      	ldr	r3, [pc, #36]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a08      	ldr	r2, [pc, #32]	@ (8008bb4 <HAL_RCC_OscConfig+0x244>)
 8008b94:	f023 0301 	bic.w	r3, r3, #1
 8008b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b9a:	f7f9 f8e7 	bl	8001d6c <HAL_GetTick>
 8008b9e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008ba0:	e00a      	b.n	8008bb8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ba2:	f7f9 f8e3 	bl	8001d6c <HAL_GetTick>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008baa:	1ad3      	subs	r3, r2, r3
 8008bac:	2b02      	cmp	r3, #2
 8008bae:	d903      	bls.n	8008bb8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008bb0:	2303      	movs	r3, #3
 8008bb2:	e2af      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
 8008bb4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008bb8:	4b96      	ldr	r3, [pc, #600]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f003 0304 	and.w	r3, r3, #4
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d1ee      	bne.n	8008ba2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 0310 	and.w	r3, r3, #16
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d06a      	beq.n	8008ca6 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008bd0:	4b90      	ldr	r3, [pc, #576]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008bd8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008bda:	4b8e      	ldr	r3, [pc, #568]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bde:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	2b08      	cmp	r3, #8
 8008be4:	d007      	beq.n	8008bf6 <HAL_RCC_OscConfig+0x286>
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	2b18      	cmp	r3, #24
 8008bea:	d11b      	bne.n	8008c24 <HAL_RCC_OscConfig+0x2b4>
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	f003 0303 	and.w	r3, r3, #3
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d116      	bne.n	8008c24 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008bf6:	4b87      	ldr	r3, [pc, #540]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d005      	beq.n	8008c0e <HAL_RCC_OscConfig+0x29e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	69db      	ldr	r3, [r3, #28]
 8008c06:	2b80      	cmp	r3, #128	@ 0x80
 8008c08:	d001      	beq.n	8008c0e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e282      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008c0e:	4b81      	ldr	r3, [pc, #516]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c10:	68db      	ldr	r3, [r3, #12]
 8008c12:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	061b      	lsls	r3, r3, #24
 8008c1c:	497d      	ldr	r1, [pc, #500]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008c22:	e040      	b.n	8008ca6 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	69db      	ldr	r3, [r3, #28]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d023      	beq.n	8008c74 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008c2c:	4b79      	ldr	r3, [pc, #484]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a78      	ldr	r2, [pc, #480]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c38:	f7f9 f898 	bl	8001d6c <HAL_GetTick>
 8008c3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008c3e:	e008      	b.n	8008c52 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008c40:	f7f9 f894 	bl	8001d6c <HAL_GetTick>
 8008c44:	4602      	mov	r2, r0
 8008c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c48:	1ad3      	subs	r3, r2, r3
 8008c4a:	2b02      	cmp	r3, #2
 8008c4c:	d901      	bls.n	8008c52 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008c4e:	2303      	movs	r3, #3
 8008c50:	e260      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008c52:	4b70      	ldr	r3, [pc, #448]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d0f0      	beq.n	8008c40 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008c5e:	4b6d      	ldr	r3, [pc, #436]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6a1b      	ldr	r3, [r3, #32]
 8008c6a:	061b      	lsls	r3, r3, #24
 8008c6c:	4969      	ldr	r1, [pc, #420]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	60cb      	str	r3, [r1, #12]
 8008c72:	e018      	b.n	8008ca6 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008c74:	4b67      	ldr	r3, [pc, #412]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a66      	ldr	r2, [pc, #408]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c80:	f7f9 f874 	bl	8001d6c <HAL_GetTick>
 8008c84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008c86:	e008      	b.n	8008c9a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008c88:	f7f9 f870 	bl	8001d6c <HAL_GetTick>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c90:	1ad3      	subs	r3, r2, r3
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d901      	bls.n	8008c9a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8008c96:	2303      	movs	r3, #3
 8008c98:	e23c      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008c9a:	4b5e      	ldr	r3, [pc, #376]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d1f0      	bne.n	8008c88 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f003 0308 	and.w	r3, r3, #8
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d036      	beq.n	8008d20 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	695b      	ldr	r3, [r3, #20]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d019      	beq.n	8008cee <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008cba:	4b56      	ldr	r3, [pc, #344]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008cbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cbe:	4a55      	ldr	r2, [pc, #340]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008cc0:	f043 0301 	orr.w	r3, r3, #1
 8008cc4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cc6:	f7f9 f851 	bl	8001d6c <HAL_GetTick>
 8008cca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008ccc:	e008      	b.n	8008ce0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008cce:	f7f9 f84d 	bl	8001d6c <HAL_GetTick>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd6:	1ad3      	subs	r3, r2, r3
 8008cd8:	2b02      	cmp	r3, #2
 8008cda:	d901      	bls.n	8008ce0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8008cdc:	2303      	movs	r3, #3
 8008cde:	e219      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008ce0:	4b4c      	ldr	r3, [pc, #304]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008ce2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ce4:	f003 0302 	and.w	r3, r3, #2
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d0f0      	beq.n	8008cce <HAL_RCC_OscConfig+0x35e>
 8008cec:	e018      	b.n	8008d20 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008cee:	4b49      	ldr	r3, [pc, #292]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cf2:	4a48      	ldr	r2, [pc, #288]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008cf4:	f023 0301 	bic.w	r3, r3, #1
 8008cf8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cfa:	f7f9 f837 	bl	8001d6c <HAL_GetTick>
 8008cfe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008d00:	e008      	b.n	8008d14 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d02:	f7f9 f833 	bl	8001d6c <HAL_GetTick>
 8008d06:	4602      	mov	r2, r0
 8008d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d0a:	1ad3      	subs	r3, r2, r3
 8008d0c:	2b02      	cmp	r3, #2
 8008d0e:	d901      	bls.n	8008d14 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8008d10:	2303      	movs	r3, #3
 8008d12:	e1ff      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008d14:	4b3f      	ldr	r3, [pc, #252]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008d16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d18:	f003 0302 	and.w	r3, r3, #2
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d1f0      	bne.n	8008d02 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0320 	and.w	r3, r3, #32
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d036      	beq.n	8008d9a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	699b      	ldr	r3, [r3, #24]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d019      	beq.n	8008d68 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008d34:	4b37      	ldr	r3, [pc, #220]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a36      	ldr	r2, [pc, #216]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008d3a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008d3e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008d40:	f7f9 f814 	bl	8001d6c <HAL_GetTick>
 8008d44:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008d46:	e008      	b.n	8008d5a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008d48:	f7f9 f810 	bl	8001d6c <HAL_GetTick>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	2b02      	cmp	r3, #2
 8008d54:	d901      	bls.n	8008d5a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	e1dc      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d0f0      	beq.n	8008d48 <HAL_RCC_OscConfig+0x3d8>
 8008d66:	e018      	b.n	8008d9a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008d68:	4b2a      	ldr	r3, [pc, #168]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a29      	ldr	r2, [pc, #164]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008d6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d72:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008d74:	f7f8 fffa 	bl	8001d6c <HAL_GetTick>
 8008d78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008d7a:	e008      	b.n	8008d8e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008d7c:	f7f8 fff6 	bl	8001d6c <HAL_GetTick>
 8008d80:	4602      	mov	r2, r0
 8008d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	2b02      	cmp	r3, #2
 8008d88:	d901      	bls.n	8008d8e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	e1c2      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008d8e:	4b21      	ldr	r3, [pc, #132]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1f0      	bne.n	8008d7c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0304 	and.w	r3, r3, #4
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	f000 8086 	beq.w	8008eb4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008da8:	4b1b      	ldr	r3, [pc, #108]	@ (8008e18 <HAL_RCC_OscConfig+0x4a8>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a1a      	ldr	r2, [pc, #104]	@ (8008e18 <HAL_RCC_OscConfig+0x4a8>)
 8008dae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008db2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008db4:	f7f8 ffda 	bl	8001d6c <HAL_GetTick>
 8008db8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008dba:	e008      	b.n	8008dce <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008dbc:	f7f8 ffd6 	bl	8001d6c <HAL_GetTick>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	2b64      	cmp	r3, #100	@ 0x64
 8008dc8:	d901      	bls.n	8008dce <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8008dca:	2303      	movs	r3, #3
 8008dcc:	e1a2      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008dce:	4b12      	ldr	r3, [pc, #72]	@ (8008e18 <HAL_RCC_OscConfig+0x4a8>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d0f0      	beq.n	8008dbc <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d106      	bne.n	8008df0 <HAL_RCC_OscConfig+0x480>
 8008de2:	4b0c      	ldr	r3, [pc, #48]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008de6:	4a0b      	ldr	r2, [pc, #44]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008de8:	f043 0301 	orr.w	r3, r3, #1
 8008dec:	6713      	str	r3, [r2, #112]	@ 0x70
 8008dee:	e032      	b.n	8008e56 <HAL_RCC_OscConfig+0x4e6>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d111      	bne.n	8008e1c <HAL_RCC_OscConfig+0x4ac>
 8008df8:	4b06      	ldr	r3, [pc, #24]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dfc:	4a05      	ldr	r2, [pc, #20]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008dfe:	f023 0301 	bic.w	r3, r3, #1
 8008e02:	6713      	str	r3, [r2, #112]	@ 0x70
 8008e04:	4b03      	ldr	r3, [pc, #12]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e08:	4a02      	ldr	r2, [pc, #8]	@ (8008e14 <HAL_RCC_OscConfig+0x4a4>)
 8008e0a:	f023 0304 	bic.w	r3, r3, #4
 8008e0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008e10:	e021      	b.n	8008e56 <HAL_RCC_OscConfig+0x4e6>
 8008e12:	bf00      	nop
 8008e14:	58024400 	.word	0x58024400
 8008e18:	58024800 	.word	0x58024800
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	689b      	ldr	r3, [r3, #8]
 8008e20:	2b05      	cmp	r3, #5
 8008e22:	d10c      	bne.n	8008e3e <HAL_RCC_OscConfig+0x4ce>
 8008e24:	4b83      	ldr	r3, [pc, #524]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e28:	4a82      	ldr	r2, [pc, #520]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e2a:	f043 0304 	orr.w	r3, r3, #4
 8008e2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008e30:	4b80      	ldr	r3, [pc, #512]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e34:	4a7f      	ldr	r2, [pc, #508]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e36:	f043 0301 	orr.w	r3, r3, #1
 8008e3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008e3c:	e00b      	b.n	8008e56 <HAL_RCC_OscConfig+0x4e6>
 8008e3e:	4b7d      	ldr	r3, [pc, #500]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e42:	4a7c      	ldr	r2, [pc, #496]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e44:	f023 0301 	bic.w	r3, r3, #1
 8008e48:	6713      	str	r3, [r2, #112]	@ 0x70
 8008e4a:	4b7a      	ldr	r3, [pc, #488]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e4e:	4a79      	ldr	r2, [pc, #484]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e50:	f023 0304 	bic.w	r3, r3, #4
 8008e54:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d015      	beq.n	8008e8a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e5e:	f7f8 ff85 	bl	8001d6c <HAL_GetTick>
 8008e62:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008e64:	e00a      	b.n	8008e7c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e66:	f7f8 ff81 	bl	8001d6c <HAL_GetTick>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6e:	1ad3      	subs	r3, r2, r3
 8008e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d901      	bls.n	8008e7c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8008e78:	2303      	movs	r3, #3
 8008e7a:	e14b      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008e7c:	4b6d      	ldr	r3, [pc, #436]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008e7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e80:	f003 0302 	and.w	r3, r3, #2
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d0ee      	beq.n	8008e66 <HAL_RCC_OscConfig+0x4f6>
 8008e88:	e014      	b.n	8008eb4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e8a:	f7f8 ff6f 	bl	8001d6c <HAL_GetTick>
 8008e8e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008e90:	e00a      	b.n	8008ea8 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e92:	f7f8 ff6b 	bl	8001d6c <HAL_GetTick>
 8008e96:	4602      	mov	r2, r0
 8008e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9a:	1ad3      	subs	r3, r2, r3
 8008e9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d901      	bls.n	8008ea8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8008ea4:	2303      	movs	r3, #3
 8008ea6:	e135      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008ea8:	4b62      	ldr	r3, [pc, #392]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008eaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008eac:	f003 0302 	and.w	r3, r3, #2
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d1ee      	bne.n	8008e92 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	f000 812a 	beq.w	8009112 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008ebe:	4b5d      	ldr	r3, [pc, #372]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008ec0:	691b      	ldr	r3, [r3, #16]
 8008ec2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ec6:	2b18      	cmp	r3, #24
 8008ec8:	f000 80ba 	beq.w	8009040 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ed0:	2b02      	cmp	r3, #2
 8008ed2:	f040 8095 	bne.w	8009000 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ed6:	4b57      	ldr	r3, [pc, #348]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a56      	ldr	r2, [pc, #344]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008edc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008ee0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ee2:	f7f8 ff43 	bl	8001d6c <HAL_GetTick>
 8008ee6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008ee8:	e008      	b.n	8008efc <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008eea:	f7f8 ff3f 	bl	8001d6c <HAL_GetTick>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef2:	1ad3      	subs	r3, r2, r3
 8008ef4:	2b02      	cmp	r3, #2
 8008ef6:	d901      	bls.n	8008efc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8008ef8:	2303      	movs	r3, #3
 8008efa:	e10b      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008efc:	4b4d      	ldr	r3, [pc, #308]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d1f0      	bne.n	8008eea <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008f08:	4b4a      	ldr	r3, [pc, #296]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008f0c:	4b4a      	ldr	r3, [pc, #296]	@ (8009038 <HAL_RCC_OscConfig+0x6c8>)
 8008f0e:	4013      	ands	r3, r2
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008f18:	0112      	lsls	r2, r2, #4
 8008f1a:	430a      	orrs	r2, r1
 8008f1c:	4945      	ldr	r1, [pc, #276]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	628b      	str	r3, [r1, #40]	@ 0x28
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f26:	3b01      	subs	r3, #1
 8008f28:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f30:	3b01      	subs	r3, #1
 8008f32:	025b      	lsls	r3, r3, #9
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	431a      	orrs	r2, r3
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f3c:	3b01      	subs	r3, #1
 8008f3e:	041b      	lsls	r3, r3, #16
 8008f40:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008f44:	431a      	orrs	r2, r3
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f4a:	3b01      	subs	r3, #1
 8008f4c:	061b      	lsls	r3, r3, #24
 8008f4e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008f52:	4938      	ldr	r1, [pc, #224]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f54:	4313      	orrs	r3, r2
 8008f56:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008f58:	4b36      	ldr	r3, [pc, #216]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5c:	4a35      	ldr	r2, [pc, #212]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f5e:	f023 0301 	bic.w	r3, r3, #1
 8008f62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008f64:	4b33      	ldr	r3, [pc, #204]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f68:	4b34      	ldr	r3, [pc, #208]	@ (800903c <HAL_RCC_OscConfig+0x6cc>)
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	687a      	ldr	r2, [r7, #4]
 8008f6e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008f70:	00d2      	lsls	r2, r2, #3
 8008f72:	4930      	ldr	r1, [pc, #192]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f74:	4313      	orrs	r3, r2
 8008f76:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008f78:	4b2e      	ldr	r3, [pc, #184]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f7c:	f023 020c 	bic.w	r2, r3, #12
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f84:	492b      	ldr	r1, [pc, #172]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f86:	4313      	orrs	r3, r2
 8008f88:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f8e:	f023 0202 	bic.w	r2, r3, #2
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f96:	4927      	ldr	r1, [pc, #156]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008f9c:	4b25      	ldr	r3, [pc, #148]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa0:	4a24      	ldr	r2, [pc, #144]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008fa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fa6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fa8:	4b22      	ldr	r3, [pc, #136]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fac:	4a21      	ldr	r2, [pc, #132]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008fae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008fb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fb8:	4a1e      	ldr	r2, [pc, #120]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008fba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008fc6:	f043 0301 	orr.w	r3, r3, #1
 8008fca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008fcc:	4b19      	ldr	r3, [pc, #100]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a18      	ldr	r2, [pc, #96]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008fd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008fd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fd8:	f7f8 fec8 	bl	8001d6c <HAL_GetTick>
 8008fdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008fde:	e008      	b.n	8008ff2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fe0:	f7f8 fec4 	bl	8001d6c <HAL_GetTick>
 8008fe4:	4602      	mov	r2, r0
 8008fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe8:	1ad3      	subs	r3, r2, r3
 8008fea:	2b02      	cmp	r3, #2
 8008fec:	d901      	bls.n	8008ff2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	e090      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008ff2:	4b10      	ldr	r3, [pc, #64]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d0f0      	beq.n	8008fe0 <HAL_RCC_OscConfig+0x670>
 8008ffe:	e088      	b.n	8009112 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009000:	4b0c      	ldr	r3, [pc, #48]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a0b      	ldr	r2, [pc, #44]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8009006:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800900a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800900c:	f7f8 feae 	bl	8001d6c <HAL_GetTick>
 8009010:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009012:	e008      	b.n	8009026 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009014:	f7f8 feaa 	bl	8001d6c <HAL_GetTick>
 8009018:	4602      	mov	r2, r0
 800901a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800901c:	1ad3      	subs	r3, r2, r3
 800901e:	2b02      	cmp	r3, #2
 8009020:	d901      	bls.n	8009026 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009022:	2303      	movs	r3, #3
 8009024:	e076      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009026:	4b03      	ldr	r3, [pc, #12]	@ (8009034 <HAL_RCC_OscConfig+0x6c4>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1f0      	bne.n	8009014 <HAL_RCC_OscConfig+0x6a4>
 8009032:	e06e      	b.n	8009112 <HAL_RCC_OscConfig+0x7a2>
 8009034:	58024400 	.word	0x58024400
 8009038:	fffffc0c 	.word	0xfffffc0c
 800903c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009040:	4b36      	ldr	r3, [pc, #216]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 8009042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009044:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009046:	4b35      	ldr	r3, [pc, #212]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 8009048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800904a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009050:	2b01      	cmp	r3, #1
 8009052:	d031      	beq.n	80090b8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	f003 0203 	and.w	r2, r3, #3
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800905e:	429a      	cmp	r2, r3
 8009060:	d12a      	bne.n	80090b8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	091b      	lsrs	r3, r3, #4
 8009066:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800906e:	429a      	cmp	r2, r3
 8009070:	d122      	bne.n	80090b8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800907c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800907e:	429a      	cmp	r2, r3
 8009080:	d11a      	bne.n	80090b8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	0a5b      	lsrs	r3, r3, #9
 8009086:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800908e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009090:	429a      	cmp	r2, r3
 8009092:	d111      	bne.n	80090b8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	0c1b      	lsrs	r3, r3, #16
 8009098:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090a0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d108      	bne.n	80090b8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	0e1b      	lsrs	r3, r3, #24
 80090aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090b2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d001      	beq.n	80090bc <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	e02b      	b.n	8009114 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80090bc:	4b17      	ldr	r3, [pc, #92]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 80090be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090c0:	08db      	lsrs	r3, r3, #3
 80090c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80090c6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090cc:	693a      	ldr	r2, [r7, #16]
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d01f      	beq.n	8009112 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80090d2:	4b12      	ldr	r3, [pc, #72]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 80090d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d6:	4a11      	ldr	r2, [pc, #68]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 80090d8:	f023 0301 	bic.w	r3, r3, #1
 80090dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80090de:	f7f8 fe45 	bl	8001d6c <HAL_GetTick>
 80090e2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80090e4:	bf00      	nop
 80090e6:	f7f8 fe41 	bl	8001d6c <HAL_GetTick>
 80090ea:	4602      	mov	r2, r0
 80090ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d0f9      	beq.n	80090e6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80090f2:	4b0a      	ldr	r3, [pc, #40]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 80090f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80090f6:	4b0a      	ldr	r3, [pc, #40]	@ (8009120 <HAL_RCC_OscConfig+0x7b0>)
 80090f8:	4013      	ands	r3, r2
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80090fe:	00d2      	lsls	r2, r2, #3
 8009100:	4906      	ldr	r1, [pc, #24]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 8009102:	4313      	orrs	r3, r2
 8009104:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009106:	4b05      	ldr	r3, [pc, #20]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 8009108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800910a:	4a04      	ldr	r2, [pc, #16]	@ (800911c <HAL_RCC_OscConfig+0x7ac>)
 800910c:	f043 0301 	orr.w	r3, r3, #1
 8009110:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009112:	2300      	movs	r3, #0
}
 8009114:	4618      	mov	r0, r3
 8009116:	3730      	adds	r7, #48	@ 0x30
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}
 800911c:	58024400 	.word	0x58024400
 8009120:	ffff0007 	.word	0xffff0007

08009124 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b086      	sub	sp, #24
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d101      	bne.n	8009138 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009134:	2301      	movs	r3, #1
 8009136:	e19c      	b.n	8009472 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009138:	4b8a      	ldr	r3, [pc, #552]	@ (8009364 <HAL_RCC_ClockConfig+0x240>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f003 030f 	and.w	r3, r3, #15
 8009140:	683a      	ldr	r2, [r7, #0]
 8009142:	429a      	cmp	r2, r3
 8009144:	d910      	bls.n	8009168 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009146:	4b87      	ldr	r3, [pc, #540]	@ (8009364 <HAL_RCC_ClockConfig+0x240>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f023 020f 	bic.w	r2, r3, #15
 800914e:	4985      	ldr	r1, [pc, #532]	@ (8009364 <HAL_RCC_ClockConfig+0x240>)
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	4313      	orrs	r3, r2
 8009154:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009156:	4b83      	ldr	r3, [pc, #524]	@ (8009364 <HAL_RCC_ClockConfig+0x240>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 030f 	and.w	r3, r3, #15
 800915e:	683a      	ldr	r2, [r7, #0]
 8009160:	429a      	cmp	r2, r3
 8009162:	d001      	beq.n	8009168 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009164:	2301      	movs	r3, #1
 8009166:	e184      	b.n	8009472 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f003 0304 	and.w	r3, r3, #4
 8009170:	2b00      	cmp	r3, #0
 8009172:	d010      	beq.n	8009196 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	691a      	ldr	r2, [r3, #16]
 8009178:	4b7b      	ldr	r3, [pc, #492]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 800917a:	699b      	ldr	r3, [r3, #24]
 800917c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009180:	429a      	cmp	r2, r3
 8009182:	d908      	bls.n	8009196 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009184:	4b78      	ldr	r3, [pc, #480]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009186:	699b      	ldr	r3, [r3, #24]
 8009188:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	691b      	ldr	r3, [r3, #16]
 8009190:	4975      	ldr	r1, [pc, #468]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009192:	4313      	orrs	r3, r2
 8009194:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f003 0308 	and.w	r3, r3, #8
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d010      	beq.n	80091c4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	695a      	ldr	r2, [r3, #20]
 80091a6:	4b70      	ldr	r3, [pc, #448]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80091a8:	69db      	ldr	r3, [r3, #28]
 80091aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d908      	bls.n	80091c4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80091b2:	4b6d      	ldr	r3, [pc, #436]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80091b4:	69db      	ldr	r3, [r3, #28]
 80091b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	695b      	ldr	r3, [r3, #20]
 80091be:	496a      	ldr	r1, [pc, #424]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80091c0:	4313      	orrs	r3, r2
 80091c2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f003 0310 	and.w	r3, r3, #16
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d010      	beq.n	80091f2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	699a      	ldr	r2, [r3, #24]
 80091d4:	4b64      	ldr	r3, [pc, #400]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80091d6:	69db      	ldr	r3, [r3, #28]
 80091d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80091dc:	429a      	cmp	r2, r3
 80091de:	d908      	bls.n	80091f2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80091e0:	4b61      	ldr	r3, [pc, #388]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80091e2:	69db      	ldr	r3, [r3, #28]
 80091e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	699b      	ldr	r3, [r3, #24]
 80091ec:	495e      	ldr	r1, [pc, #376]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80091ee:	4313      	orrs	r3, r2
 80091f0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f003 0320 	and.w	r3, r3, #32
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d010      	beq.n	8009220 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	69da      	ldr	r2, [r3, #28]
 8009202:	4b59      	ldr	r3, [pc, #356]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009204:	6a1b      	ldr	r3, [r3, #32]
 8009206:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800920a:	429a      	cmp	r2, r3
 800920c:	d908      	bls.n	8009220 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800920e:	4b56      	ldr	r3, [pc, #344]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009210:	6a1b      	ldr	r3, [r3, #32]
 8009212:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	69db      	ldr	r3, [r3, #28]
 800921a:	4953      	ldr	r1, [pc, #332]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 800921c:	4313      	orrs	r3, r2
 800921e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f003 0302 	and.w	r3, r3, #2
 8009228:	2b00      	cmp	r3, #0
 800922a:	d010      	beq.n	800924e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	68da      	ldr	r2, [r3, #12]
 8009230:	4b4d      	ldr	r3, [pc, #308]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009232:	699b      	ldr	r3, [r3, #24]
 8009234:	f003 030f 	and.w	r3, r3, #15
 8009238:	429a      	cmp	r2, r3
 800923a:	d908      	bls.n	800924e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800923c:	4b4a      	ldr	r3, [pc, #296]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 800923e:	699b      	ldr	r3, [r3, #24]
 8009240:	f023 020f 	bic.w	r2, r3, #15
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	68db      	ldr	r3, [r3, #12]
 8009248:	4947      	ldr	r1, [pc, #284]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 800924a:	4313      	orrs	r3, r2
 800924c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d055      	beq.n	8009306 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800925a:	4b43      	ldr	r3, [pc, #268]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 800925c:	699b      	ldr	r3, [r3, #24]
 800925e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	4940      	ldr	r1, [pc, #256]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009268:	4313      	orrs	r3, r2
 800926a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	2b02      	cmp	r3, #2
 8009272:	d107      	bne.n	8009284 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009274:	4b3c      	ldr	r3, [pc, #240]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800927c:	2b00      	cmp	r3, #0
 800927e:	d121      	bne.n	80092c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	e0f6      	b.n	8009472 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	2b03      	cmp	r3, #3
 800928a:	d107      	bne.n	800929c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800928c:	4b36      	ldr	r3, [pc, #216]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009294:	2b00      	cmp	r3, #0
 8009296:	d115      	bne.n	80092c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009298:	2301      	movs	r3, #1
 800929a:	e0ea      	b.n	8009472 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d107      	bne.n	80092b4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80092a4:	4b30      	ldr	r3, [pc, #192]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d109      	bne.n	80092c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80092b0:	2301      	movs	r3, #1
 80092b2:	e0de      	b.n	8009472 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80092b4:	4b2c      	ldr	r3, [pc, #176]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f003 0304 	and.w	r3, r3, #4
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d101      	bne.n	80092c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80092c0:	2301      	movs	r3, #1
 80092c2:	e0d6      	b.n	8009472 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80092c4:	4b28      	ldr	r3, [pc, #160]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80092c6:	691b      	ldr	r3, [r3, #16]
 80092c8:	f023 0207 	bic.w	r2, r3, #7
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	4925      	ldr	r1, [pc, #148]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80092d2:	4313      	orrs	r3, r2
 80092d4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092d6:	f7f8 fd49 	bl	8001d6c <HAL_GetTick>
 80092da:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092dc:	e00a      	b.n	80092f4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092de:	f7f8 fd45 	bl	8001d6c <HAL_GetTick>
 80092e2:	4602      	mov	r2, r0
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	1ad3      	subs	r3, r2, r3
 80092e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d901      	bls.n	80092f4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80092f0:	2303      	movs	r3, #3
 80092f2:	e0be      	b.n	8009472 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092f4:	4b1c      	ldr	r3, [pc, #112]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	00db      	lsls	r3, r3, #3
 8009302:	429a      	cmp	r2, r3
 8009304:	d1eb      	bne.n	80092de <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f003 0302 	and.w	r3, r3, #2
 800930e:	2b00      	cmp	r3, #0
 8009310:	d010      	beq.n	8009334 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	68da      	ldr	r2, [r3, #12]
 8009316:	4b14      	ldr	r3, [pc, #80]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009318:	699b      	ldr	r3, [r3, #24]
 800931a:	f003 030f 	and.w	r3, r3, #15
 800931e:	429a      	cmp	r2, r3
 8009320:	d208      	bcs.n	8009334 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009322:	4b11      	ldr	r3, [pc, #68]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009324:	699b      	ldr	r3, [r3, #24]
 8009326:	f023 020f 	bic.w	r2, r3, #15
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	68db      	ldr	r3, [r3, #12]
 800932e:	490e      	ldr	r1, [pc, #56]	@ (8009368 <HAL_RCC_ClockConfig+0x244>)
 8009330:	4313      	orrs	r3, r2
 8009332:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009334:	4b0b      	ldr	r3, [pc, #44]	@ (8009364 <HAL_RCC_ClockConfig+0x240>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f003 030f 	and.w	r3, r3, #15
 800933c:	683a      	ldr	r2, [r7, #0]
 800933e:	429a      	cmp	r2, r3
 8009340:	d214      	bcs.n	800936c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009342:	4b08      	ldr	r3, [pc, #32]	@ (8009364 <HAL_RCC_ClockConfig+0x240>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f023 020f 	bic.w	r2, r3, #15
 800934a:	4906      	ldr	r1, [pc, #24]	@ (8009364 <HAL_RCC_ClockConfig+0x240>)
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	4313      	orrs	r3, r2
 8009350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009352:	4b04      	ldr	r3, [pc, #16]	@ (8009364 <HAL_RCC_ClockConfig+0x240>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f003 030f 	and.w	r3, r3, #15
 800935a:	683a      	ldr	r2, [r7, #0]
 800935c:	429a      	cmp	r2, r3
 800935e:	d005      	beq.n	800936c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009360:	2301      	movs	r3, #1
 8009362:	e086      	b.n	8009472 <HAL_RCC_ClockConfig+0x34e>
 8009364:	52002000 	.word	0x52002000
 8009368:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f003 0304 	and.w	r3, r3, #4
 8009374:	2b00      	cmp	r3, #0
 8009376:	d010      	beq.n	800939a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	691a      	ldr	r2, [r3, #16]
 800937c:	4b3f      	ldr	r3, [pc, #252]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 800937e:	699b      	ldr	r3, [r3, #24]
 8009380:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009384:	429a      	cmp	r2, r3
 8009386:	d208      	bcs.n	800939a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009388:	4b3c      	ldr	r3, [pc, #240]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 800938a:	699b      	ldr	r3, [r3, #24]
 800938c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	691b      	ldr	r3, [r3, #16]
 8009394:	4939      	ldr	r1, [pc, #228]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 8009396:	4313      	orrs	r3, r2
 8009398:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f003 0308 	and.w	r3, r3, #8
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d010      	beq.n	80093c8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	695a      	ldr	r2, [r3, #20]
 80093aa:	4b34      	ldr	r3, [pc, #208]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 80093ac:	69db      	ldr	r3, [r3, #28]
 80093ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d208      	bcs.n	80093c8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80093b6:	4b31      	ldr	r3, [pc, #196]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 80093b8:	69db      	ldr	r3, [r3, #28]
 80093ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	695b      	ldr	r3, [r3, #20]
 80093c2:	492e      	ldr	r1, [pc, #184]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 80093c4:	4313      	orrs	r3, r2
 80093c6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f003 0310 	and.w	r3, r3, #16
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d010      	beq.n	80093f6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	699a      	ldr	r2, [r3, #24]
 80093d8:	4b28      	ldr	r3, [pc, #160]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 80093da:	69db      	ldr	r3, [r3, #28]
 80093dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d208      	bcs.n	80093f6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80093e4:	4b25      	ldr	r3, [pc, #148]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 80093e6:	69db      	ldr	r3, [r3, #28]
 80093e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	699b      	ldr	r3, [r3, #24]
 80093f0:	4922      	ldr	r1, [pc, #136]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 80093f2:	4313      	orrs	r3, r2
 80093f4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f003 0320 	and.w	r3, r3, #32
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d010      	beq.n	8009424 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	69da      	ldr	r2, [r3, #28]
 8009406:	4b1d      	ldr	r3, [pc, #116]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 8009408:	6a1b      	ldr	r3, [r3, #32]
 800940a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800940e:	429a      	cmp	r2, r3
 8009410:	d208      	bcs.n	8009424 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009412:	4b1a      	ldr	r3, [pc, #104]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 8009414:	6a1b      	ldr	r3, [r3, #32]
 8009416:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	69db      	ldr	r3, [r3, #28]
 800941e:	4917      	ldr	r1, [pc, #92]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 8009420:	4313      	orrs	r3, r2
 8009422:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009424:	f000 f834 	bl	8009490 <HAL_RCC_GetSysClockFreq>
 8009428:	4602      	mov	r2, r0
 800942a:	4b14      	ldr	r3, [pc, #80]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 800942c:	699b      	ldr	r3, [r3, #24]
 800942e:	0a1b      	lsrs	r3, r3, #8
 8009430:	f003 030f 	and.w	r3, r3, #15
 8009434:	4912      	ldr	r1, [pc, #72]	@ (8009480 <HAL_RCC_ClockConfig+0x35c>)
 8009436:	5ccb      	ldrb	r3, [r1, r3]
 8009438:	f003 031f 	and.w	r3, r3, #31
 800943c:	fa22 f303 	lsr.w	r3, r2, r3
 8009440:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009442:	4b0e      	ldr	r3, [pc, #56]	@ (800947c <HAL_RCC_ClockConfig+0x358>)
 8009444:	699b      	ldr	r3, [r3, #24]
 8009446:	f003 030f 	and.w	r3, r3, #15
 800944a:	4a0d      	ldr	r2, [pc, #52]	@ (8009480 <HAL_RCC_ClockConfig+0x35c>)
 800944c:	5cd3      	ldrb	r3, [r2, r3]
 800944e:	f003 031f 	and.w	r3, r3, #31
 8009452:	693a      	ldr	r2, [r7, #16]
 8009454:	fa22 f303 	lsr.w	r3, r2, r3
 8009458:	4a0a      	ldr	r2, [pc, #40]	@ (8009484 <HAL_RCC_ClockConfig+0x360>)
 800945a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800945c:	4a0a      	ldr	r2, [pc, #40]	@ (8009488 <HAL_RCC_ClockConfig+0x364>)
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009462:	4b0a      	ldr	r3, [pc, #40]	@ (800948c <HAL_RCC_ClockConfig+0x368>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4618      	mov	r0, r3
 8009468:	f7f8 fc36 	bl	8001cd8 <HAL_InitTick>
 800946c:	4603      	mov	r3, r0
 800946e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009470:	7bfb      	ldrb	r3, [r7, #15]
}
 8009472:	4618      	mov	r0, r3
 8009474:	3718      	adds	r7, #24
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}
 800947a:	bf00      	nop
 800947c:	58024400 	.word	0x58024400
 8009480:	0807bbec 	.word	0x0807bbec
 8009484:	24000008 	.word	0x24000008
 8009488:	24000004 	.word	0x24000004
 800948c:	2400000c 	.word	0x2400000c

08009490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009490:	b480      	push	{r7}
 8009492:	b089      	sub	sp, #36	@ 0x24
 8009494:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009496:	4bb3      	ldr	r3, [pc, #716]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009498:	691b      	ldr	r3, [r3, #16]
 800949a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800949e:	2b18      	cmp	r3, #24
 80094a0:	f200 8155 	bhi.w	800974e <HAL_RCC_GetSysClockFreq+0x2be>
 80094a4:	a201      	add	r2, pc, #4	@ (adr r2, 80094ac <HAL_RCC_GetSysClockFreq+0x1c>)
 80094a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094aa:	bf00      	nop
 80094ac:	08009511 	.word	0x08009511
 80094b0:	0800974f 	.word	0x0800974f
 80094b4:	0800974f 	.word	0x0800974f
 80094b8:	0800974f 	.word	0x0800974f
 80094bc:	0800974f 	.word	0x0800974f
 80094c0:	0800974f 	.word	0x0800974f
 80094c4:	0800974f 	.word	0x0800974f
 80094c8:	0800974f 	.word	0x0800974f
 80094cc:	08009537 	.word	0x08009537
 80094d0:	0800974f 	.word	0x0800974f
 80094d4:	0800974f 	.word	0x0800974f
 80094d8:	0800974f 	.word	0x0800974f
 80094dc:	0800974f 	.word	0x0800974f
 80094e0:	0800974f 	.word	0x0800974f
 80094e4:	0800974f 	.word	0x0800974f
 80094e8:	0800974f 	.word	0x0800974f
 80094ec:	0800953d 	.word	0x0800953d
 80094f0:	0800974f 	.word	0x0800974f
 80094f4:	0800974f 	.word	0x0800974f
 80094f8:	0800974f 	.word	0x0800974f
 80094fc:	0800974f 	.word	0x0800974f
 8009500:	0800974f 	.word	0x0800974f
 8009504:	0800974f 	.word	0x0800974f
 8009508:	0800974f 	.word	0x0800974f
 800950c:	08009543 	.word	0x08009543
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009510:	4b94      	ldr	r3, [pc, #592]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f003 0320 	and.w	r3, r3, #32
 8009518:	2b00      	cmp	r3, #0
 800951a:	d009      	beq.n	8009530 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800951c:	4b91      	ldr	r3, [pc, #580]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	08db      	lsrs	r3, r3, #3
 8009522:	f003 0303 	and.w	r3, r3, #3
 8009526:	4a90      	ldr	r2, [pc, #576]	@ (8009768 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009528:	fa22 f303 	lsr.w	r3, r2, r3
 800952c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800952e:	e111      	b.n	8009754 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009530:	4b8d      	ldr	r3, [pc, #564]	@ (8009768 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009532:	61bb      	str	r3, [r7, #24]
      break;
 8009534:	e10e      	b.n	8009754 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009536:	4b8d      	ldr	r3, [pc, #564]	@ (800976c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009538:	61bb      	str	r3, [r7, #24]
      break;
 800953a:	e10b      	b.n	8009754 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800953c:	4b8c      	ldr	r3, [pc, #560]	@ (8009770 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800953e:	61bb      	str	r3, [r7, #24]
      break;
 8009540:	e108      	b.n	8009754 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009542:	4b88      	ldr	r3, [pc, #544]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009546:	f003 0303 	and.w	r3, r3, #3
 800954a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800954c:	4b85      	ldr	r3, [pc, #532]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800954e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009550:	091b      	lsrs	r3, r3, #4
 8009552:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009556:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009558:	4b82      	ldr	r3, [pc, #520]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800955a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800955c:	f003 0301 	and.w	r3, r3, #1
 8009560:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009562:	4b80      	ldr	r3, [pc, #512]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009566:	08db      	lsrs	r3, r3, #3
 8009568:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	fb02 f303 	mul.w	r3, r2, r3
 8009572:	ee07 3a90 	vmov	s15, r3
 8009576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800957a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	2b00      	cmp	r3, #0
 8009582:	f000 80e1 	beq.w	8009748 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	2b02      	cmp	r3, #2
 800958a:	f000 8083 	beq.w	8009694 <HAL_RCC_GetSysClockFreq+0x204>
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	2b02      	cmp	r3, #2
 8009592:	f200 80a1 	bhi.w	80096d8 <HAL_RCC_GetSysClockFreq+0x248>
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d003      	beq.n	80095a4 <HAL_RCC_GetSysClockFreq+0x114>
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d056      	beq.n	8009650 <HAL_RCC_GetSysClockFreq+0x1c0>
 80095a2:	e099      	b.n	80096d8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095a4:	4b6f      	ldr	r3, [pc, #444]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 0320 	and.w	r3, r3, #32
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d02d      	beq.n	800960c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80095b0:	4b6c      	ldr	r3, [pc, #432]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	08db      	lsrs	r3, r3, #3
 80095b6:	f003 0303 	and.w	r3, r3, #3
 80095ba:	4a6b      	ldr	r2, [pc, #428]	@ (8009768 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80095bc:	fa22 f303 	lsr.w	r3, r2, r3
 80095c0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	ee07 3a90 	vmov	s15, r3
 80095c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	ee07 3a90 	vmov	s15, r3
 80095d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095da:	4b62      	ldr	r3, [pc, #392]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095e2:	ee07 3a90 	vmov	s15, r3
 80095e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80095ee:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009774 <HAL_RCC_GetSysClockFreq+0x2e4>
 80095f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009606:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800960a:	e087      	b.n	800971c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	ee07 3a90 	vmov	s15, r3
 8009612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009616:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009778 <HAL_RCC_GetSysClockFreq+0x2e8>
 800961a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800961e:	4b51      	ldr	r3, [pc, #324]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009626:	ee07 3a90 	vmov	s15, r3
 800962a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800962e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009632:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009774 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009636:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800963a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800963e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009642:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800964a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800964e:	e065      	b.n	800971c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	ee07 3a90 	vmov	s15, r3
 8009656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800965a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800977c <HAL_RCC_GetSysClockFreq+0x2ec>
 800965e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009662:	4b40      	ldr	r3, [pc, #256]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800966a:	ee07 3a90 	vmov	s15, r3
 800966e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009672:	ed97 6a02 	vldr	s12, [r7, #8]
 8009676:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009774 <HAL_RCC_GetSysClockFreq+0x2e4>
 800967a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800967e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009682:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800968a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800968e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009692:	e043      	b.n	800971c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	ee07 3a90 	vmov	s15, r3
 800969a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800969e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009780 <HAL_RCC_GetSysClockFreq+0x2f0>
 80096a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096a6:	4b2f      	ldr	r3, [pc, #188]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80096a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096ae:	ee07 3a90 	vmov	s15, r3
 80096b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80096ba:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009774 <HAL_RCC_GetSysClockFreq+0x2e4>
 80096be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80096ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80096d6:	e021      	b.n	800971c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	ee07 3a90 	vmov	s15, r3
 80096de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096e2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800977c <HAL_RCC_GetSysClockFreq+0x2ec>
 80096e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096ea:	4b1e      	ldr	r3, [pc, #120]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80096ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096f2:	ee07 3a90 	vmov	s15, r3
 80096f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80096fe:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009774 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009702:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009706:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800970a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800970e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009716:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800971a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800971c:	4b11      	ldr	r3, [pc, #68]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800971e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009720:	0a5b      	lsrs	r3, r3, #9
 8009722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009726:	3301      	adds	r3, #1
 8009728:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	ee07 3a90 	vmov	s15, r3
 8009730:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009734:	edd7 6a07 	vldr	s13, [r7, #28]
 8009738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800973c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009740:	ee17 3a90 	vmov	r3, s15
 8009744:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009746:	e005      	b.n	8009754 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009748:	2300      	movs	r3, #0
 800974a:	61bb      	str	r3, [r7, #24]
      break;
 800974c:	e002      	b.n	8009754 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800974e:	4b07      	ldr	r3, [pc, #28]	@ (800976c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009750:	61bb      	str	r3, [r7, #24]
      break;
 8009752:	bf00      	nop
  }

  return sysclockfreq;
 8009754:	69bb      	ldr	r3, [r7, #24]
}
 8009756:	4618      	mov	r0, r3
 8009758:	3724      	adds	r7, #36	@ 0x24
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop
 8009764:	58024400 	.word	0x58024400
 8009768:	03d09000 	.word	0x03d09000
 800976c:	003d0900 	.word	0x003d0900
 8009770:	00f42400 	.word	0x00f42400
 8009774:	46000000 	.word	0x46000000
 8009778:	4c742400 	.word	0x4c742400
 800977c:	4a742400 	.word	0x4a742400
 8009780:	4b742400 	.word	0x4b742400

08009784 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b082      	sub	sp, #8
 8009788:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800978a:	f7ff fe81 	bl	8009490 <HAL_RCC_GetSysClockFreq>
 800978e:	4602      	mov	r2, r0
 8009790:	4b10      	ldr	r3, [pc, #64]	@ (80097d4 <HAL_RCC_GetHCLKFreq+0x50>)
 8009792:	699b      	ldr	r3, [r3, #24]
 8009794:	0a1b      	lsrs	r3, r3, #8
 8009796:	f003 030f 	and.w	r3, r3, #15
 800979a:	490f      	ldr	r1, [pc, #60]	@ (80097d8 <HAL_RCC_GetHCLKFreq+0x54>)
 800979c:	5ccb      	ldrb	r3, [r1, r3]
 800979e:	f003 031f 	and.w	r3, r3, #31
 80097a2:	fa22 f303 	lsr.w	r3, r2, r3
 80097a6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80097a8:	4b0a      	ldr	r3, [pc, #40]	@ (80097d4 <HAL_RCC_GetHCLKFreq+0x50>)
 80097aa:	699b      	ldr	r3, [r3, #24]
 80097ac:	f003 030f 	and.w	r3, r3, #15
 80097b0:	4a09      	ldr	r2, [pc, #36]	@ (80097d8 <HAL_RCC_GetHCLKFreq+0x54>)
 80097b2:	5cd3      	ldrb	r3, [r2, r3]
 80097b4:	f003 031f 	and.w	r3, r3, #31
 80097b8:	687a      	ldr	r2, [r7, #4]
 80097ba:	fa22 f303 	lsr.w	r3, r2, r3
 80097be:	4a07      	ldr	r2, [pc, #28]	@ (80097dc <HAL_RCC_GetHCLKFreq+0x58>)
 80097c0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80097c2:	4a07      	ldr	r2, [pc, #28]	@ (80097e0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80097c8:	4b04      	ldr	r3, [pc, #16]	@ (80097dc <HAL_RCC_GetHCLKFreq+0x58>)
 80097ca:	681b      	ldr	r3, [r3, #0]
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3708      	adds	r7, #8
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	58024400 	.word	0x58024400
 80097d8:	0807bbec 	.word	0x0807bbec
 80097dc:	24000008 	.word	0x24000008
 80097e0:	24000004 	.word	0x24000004

080097e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80097e8:	f7ff ffcc 	bl	8009784 <HAL_RCC_GetHCLKFreq>
 80097ec:	4602      	mov	r2, r0
 80097ee:	4b06      	ldr	r3, [pc, #24]	@ (8009808 <HAL_RCC_GetPCLK1Freq+0x24>)
 80097f0:	69db      	ldr	r3, [r3, #28]
 80097f2:	091b      	lsrs	r3, r3, #4
 80097f4:	f003 0307 	and.w	r3, r3, #7
 80097f8:	4904      	ldr	r1, [pc, #16]	@ (800980c <HAL_RCC_GetPCLK1Freq+0x28>)
 80097fa:	5ccb      	ldrb	r3, [r1, r3]
 80097fc:	f003 031f 	and.w	r3, r3, #31
 8009800:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009804:	4618      	mov	r0, r3
 8009806:	bd80      	pop	{r7, pc}
 8009808:	58024400 	.word	0x58024400
 800980c:	0807bbec 	.word	0x0807bbec

08009810 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009810:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009814:	b0c6      	sub	sp, #280	@ 0x118
 8009816:	af00      	add	r7, sp, #0
 8009818:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800981c:	2300      	movs	r3, #0
 800981e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009822:	2300      	movs	r3, #0
 8009824:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800982c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009830:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009834:	2500      	movs	r5, #0
 8009836:	ea54 0305 	orrs.w	r3, r4, r5
 800983a:	d049      	beq.n	80098d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800983c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009840:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009842:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009846:	d02f      	beq.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009848:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800984c:	d828      	bhi.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800984e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009852:	d01a      	beq.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009854:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009858:	d822      	bhi.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800985a:	2b00      	cmp	r3, #0
 800985c:	d003      	beq.n	8009866 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800985e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009862:	d007      	beq.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009864:	e01c      	b.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009866:	4bab      	ldr	r3, [pc, #684]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800986a:	4aaa      	ldr	r2, [pc, #680]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800986c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009870:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009872:	e01a      	b.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009874:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009878:	3308      	adds	r3, #8
 800987a:	2102      	movs	r1, #2
 800987c:	4618      	mov	r0, r3
 800987e:	f002 fa49 	bl	800bd14 <RCCEx_PLL2_Config>
 8009882:	4603      	mov	r3, r0
 8009884:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009888:	e00f      	b.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800988a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800988e:	3328      	adds	r3, #40	@ 0x28
 8009890:	2102      	movs	r1, #2
 8009892:	4618      	mov	r0, r3
 8009894:	f002 faf0 	bl	800be78 <RCCEx_PLL3_Config>
 8009898:	4603      	mov	r3, r0
 800989a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800989e:	e004      	b.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098a0:	2301      	movs	r3, #1
 80098a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80098a6:	e000      	b.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80098a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d10a      	bne.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80098b2:	4b98      	ldr	r3, [pc, #608]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80098b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80098ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098c0:	4a94      	ldr	r2, [pc, #592]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80098c2:	430b      	orrs	r3, r1
 80098c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80098c6:	e003      	b.n	80098d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80098d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80098dc:	f04f 0900 	mov.w	r9, #0
 80098e0:	ea58 0309 	orrs.w	r3, r8, r9
 80098e4:	d047      	beq.n	8009976 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80098e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098ec:	2b04      	cmp	r3, #4
 80098ee:	d82a      	bhi.n	8009946 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80098f0:	a201      	add	r2, pc, #4	@ (adr r2, 80098f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80098f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098f6:	bf00      	nop
 80098f8:	0800990d 	.word	0x0800990d
 80098fc:	0800991b 	.word	0x0800991b
 8009900:	08009931 	.word	0x08009931
 8009904:	0800994f 	.word	0x0800994f
 8009908:	0800994f 	.word	0x0800994f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800990c:	4b81      	ldr	r3, [pc, #516]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800990e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009910:	4a80      	ldr	r2, [pc, #512]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009912:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009916:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009918:	e01a      	b.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800991a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800991e:	3308      	adds	r3, #8
 8009920:	2100      	movs	r1, #0
 8009922:	4618      	mov	r0, r3
 8009924:	f002 f9f6 	bl	800bd14 <RCCEx_PLL2_Config>
 8009928:	4603      	mov	r3, r0
 800992a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800992e:	e00f      	b.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009930:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009934:	3328      	adds	r3, #40	@ 0x28
 8009936:	2100      	movs	r1, #0
 8009938:	4618      	mov	r0, r3
 800993a:	f002 fa9d 	bl	800be78 <RCCEx_PLL3_Config>
 800993e:	4603      	mov	r3, r0
 8009940:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009944:	e004      	b.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009946:	2301      	movs	r3, #1
 8009948:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800994c:	e000      	b.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800994e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009950:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009954:	2b00      	cmp	r3, #0
 8009956:	d10a      	bne.n	800996e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009958:	4b6e      	ldr	r3, [pc, #440]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800995a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800995c:	f023 0107 	bic.w	r1, r3, #7
 8009960:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009966:	4a6b      	ldr	r2, [pc, #428]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009968:	430b      	orrs	r3, r1
 800996a:	6513      	str	r3, [r2, #80]	@ 0x50
 800996c:	e003      	b.n	8009976 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800996e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009972:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009976:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800997a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8009982:	f04f 0b00 	mov.w	fp, #0
 8009986:	ea5a 030b 	orrs.w	r3, sl, fp
 800998a:	d05b      	beq.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800998c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009990:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009994:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009998:	d03b      	beq.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800999a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800999e:	d834      	bhi.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80099a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80099a4:	d037      	beq.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80099a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80099aa:	d82e      	bhi.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80099ac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80099b0:	d033      	beq.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80099b2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80099b6:	d828      	bhi.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80099b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80099bc:	d01a      	beq.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80099be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80099c2:	d822      	bhi.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d003      	beq.n	80099d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80099c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80099cc:	d007      	beq.n	80099de <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80099ce:	e01c      	b.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099d0:	4b50      	ldr	r3, [pc, #320]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80099d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d4:	4a4f      	ldr	r2, [pc, #316]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80099d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80099dc:	e01e      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099e2:	3308      	adds	r3, #8
 80099e4:	2100      	movs	r1, #0
 80099e6:	4618      	mov	r0, r3
 80099e8:	f002 f994 	bl	800bd14 <RCCEx_PLL2_Config>
 80099ec:	4603      	mov	r3, r0
 80099ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80099f2:	e013      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80099f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099f8:	3328      	adds	r3, #40	@ 0x28
 80099fa:	2100      	movs	r1, #0
 80099fc:	4618      	mov	r0, r3
 80099fe:	f002 fa3b 	bl	800be78 <RCCEx_PLL3_Config>
 8009a02:	4603      	mov	r3, r0
 8009a04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009a08:	e008      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009a10:	e004      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009a12:	bf00      	nop
 8009a14:	e002      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009a16:	bf00      	nop
 8009a18:	e000      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009a1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d10b      	bne.n	8009a3c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009a24:	4b3b      	ldr	r3, [pc, #236]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a28:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8009a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009a34:	4a37      	ldr	r2, [pc, #220]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009a36:	430b      	orrs	r3, r1
 8009a38:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a3a:	e003      	b.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009a44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009a50:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009a54:	2300      	movs	r3, #0
 8009a56:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009a5a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009a5e:	460b      	mov	r3, r1
 8009a60:	4313      	orrs	r3, r2
 8009a62:	d05d      	beq.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a68:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009a6c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009a70:	d03b      	beq.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8009a72:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009a76:	d834      	bhi.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009a78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009a7c:	d037      	beq.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8009a7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009a82:	d82e      	bhi.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009a84:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009a88:	d033      	beq.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8009a8a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009a8e:	d828      	bhi.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009a90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a94:	d01a      	beq.n	8009acc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8009a96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a9a:	d822      	bhi.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d003      	beq.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8009aa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009aa4:	d007      	beq.n	8009ab6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8009aa6:	e01c      	b.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aac:	4a19      	ldr	r2, [pc, #100]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009aae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ab2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009ab4:	e01e      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009aba:	3308      	adds	r3, #8
 8009abc:	2100      	movs	r1, #0
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f002 f928 	bl	800bd14 <RCCEx_PLL2_Config>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009aca:	e013      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009acc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ad0:	3328      	adds	r3, #40	@ 0x28
 8009ad2:	2100      	movs	r1, #0
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f002 f9cf 	bl	800be78 <RCCEx_PLL3_Config>
 8009ada:	4603      	mov	r3, r0
 8009adc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009ae0:	e008      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009ae8:	e004      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009aea:	bf00      	nop
 8009aec:	e002      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009aee:	bf00      	nop
 8009af0:	e000      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009af2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009af4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d10d      	bne.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009afc:	4b05      	ldr	r3, [pc, #20]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b00:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009b04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b08:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009b0c:	4a01      	ldr	r2, [pc, #4]	@ (8009b14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009b0e:	430b      	orrs	r3, r1
 8009b10:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b12:	e005      	b.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8009b14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009b20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009b2c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009b30:	2300      	movs	r3, #0
 8009b32:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009b36:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	d03a      	beq.n	8009bb6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8009b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b46:	2b30      	cmp	r3, #48	@ 0x30
 8009b48:	d01f      	beq.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8009b4a:	2b30      	cmp	r3, #48	@ 0x30
 8009b4c:	d819      	bhi.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8009b4e:	2b20      	cmp	r3, #32
 8009b50:	d00c      	beq.n	8009b6c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8009b52:	2b20      	cmp	r3, #32
 8009b54:	d815      	bhi.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d019      	beq.n	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009b5a:	2b10      	cmp	r3, #16
 8009b5c:	d111      	bne.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b5e:	4baa      	ldr	r3, [pc, #680]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b62:	4aa9      	ldr	r2, [pc, #676]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009b6a:	e011      	b.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b70:	3308      	adds	r3, #8
 8009b72:	2102      	movs	r1, #2
 8009b74:	4618      	mov	r0, r3
 8009b76:	f002 f8cd 	bl	800bd14 <RCCEx_PLL2_Config>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009b80:	e006      	b.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009b88:	e002      	b.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8009b8a:	bf00      	nop
 8009b8c:	e000      	b.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8009b8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d10a      	bne.n	8009bae <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009b98:	4b9b      	ldr	r3, [pc, #620]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b9c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009ba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ba6:	4a98      	ldr	r2, [pc, #608]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009ba8:	430b      	orrs	r3, r1
 8009baa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009bac:	e003      	b.n	8009bb6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009bb2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009bb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bbe:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009bc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009bcc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	d051      	beq.n	8009c7a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009bd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009be0:	d035      	beq.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8009be2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009be6:	d82e      	bhi.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009be8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009bec:	d031      	beq.n	8009c52 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8009bee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009bf2:	d828      	bhi.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009bf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bf8:	d01a      	beq.n	8009c30 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8009bfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bfe:	d822      	bhi.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d003      	beq.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8009c04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c08:	d007      	beq.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8009c0a:	e01c      	b.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c0c:	4b7e      	ldr	r3, [pc, #504]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c10:	4a7d      	ldr	r2, [pc, #500]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009c12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009c18:	e01c      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c1e:	3308      	adds	r3, #8
 8009c20:	2100      	movs	r1, #0
 8009c22:	4618      	mov	r0, r3
 8009c24:	f002 f876 	bl	800bd14 <RCCEx_PLL2_Config>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009c2e:	e011      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c34:	3328      	adds	r3, #40	@ 0x28
 8009c36:	2100      	movs	r1, #0
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f002 f91d 	bl	800be78 <RCCEx_PLL3_Config>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009c44:	e006      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009c4c:	e002      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8009c4e:	bf00      	nop
 8009c50:	e000      	b.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8009c52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d10a      	bne.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009c5c:	4b6a      	ldr	r3, [pc, #424]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c60:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c6a:	4a67      	ldr	r2, [pc, #412]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009c6c:	430b      	orrs	r3, r1
 8009c6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009c70:	e003      	b.n	8009c7a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c82:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009c86:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009c90:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009c94:	460b      	mov	r3, r1
 8009c96:	4313      	orrs	r3, r2
 8009c98:	d053      	beq.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ca0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009ca4:	d033      	beq.n	8009d0e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8009ca6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009caa:	d82c      	bhi.n	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009cac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009cb0:	d02f      	beq.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8009cb2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009cb6:	d826      	bhi.n	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009cb8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009cbc:	d02b      	beq.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8009cbe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009cc2:	d820      	bhi.n	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009cc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009cc8:	d012      	beq.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8009cca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009cce:	d81a      	bhi.n	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d022      	beq.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8009cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cd8:	d115      	bne.n	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009cda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cde:	3308      	adds	r3, #8
 8009ce0:	2101      	movs	r1, #1
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f002 f816 	bl	800bd14 <RCCEx_PLL2_Config>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009cee:	e015      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cf4:	3328      	adds	r3, #40	@ 0x28
 8009cf6:	2101      	movs	r1, #1
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f002 f8bd 	bl	800be78 <RCCEx_PLL3_Config>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009d04:	e00a      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009d0c:	e006      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009d0e:	bf00      	nop
 8009d10:	e004      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009d12:	bf00      	nop
 8009d14:	e002      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009d16:	bf00      	nop
 8009d18:	e000      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009d1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d10a      	bne.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009d24:	4b38      	ldr	r3, [pc, #224]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009d26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d28:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009d2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d32:	4a35      	ldr	r2, [pc, #212]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009d34:	430b      	orrs	r3, r1
 8009d36:	6513      	str	r3, [r2, #80]	@ 0x50
 8009d38:	e003      	b.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009d3e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009d4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009d52:	2300      	movs	r3, #0
 8009d54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009d58:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009d5c:	460b      	mov	r3, r1
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	d058      	beq.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009d62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d66:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d6e:	d033      	beq.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8009d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d74:	d82c      	bhi.n	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d7a:	d02f      	beq.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8009d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d80:	d826      	bhi.n	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009d82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009d86:	d02b      	beq.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8009d88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009d8c:	d820      	bhi.n	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009d8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d92:	d012      	beq.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8009d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d98:	d81a      	bhi.n	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d022      	beq.n	8009de4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009d9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009da2:	d115      	bne.n	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009da8:	3308      	adds	r3, #8
 8009daa:	2101      	movs	r1, #1
 8009dac:	4618      	mov	r0, r3
 8009dae:	f001 ffb1 	bl	800bd14 <RCCEx_PLL2_Config>
 8009db2:	4603      	mov	r3, r0
 8009db4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009db8:	e015      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009dba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009dbe:	3328      	adds	r3, #40	@ 0x28
 8009dc0:	2101      	movs	r1, #1
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f002 f858 	bl	800be78 <RCCEx_PLL3_Config>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009dce:	e00a      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009dd6:	e006      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009dd8:	bf00      	nop
 8009dda:	e004      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009ddc:	bf00      	nop
 8009dde:	e002      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009de0:	bf00      	nop
 8009de2:	e000      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009de6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d10e      	bne.n	8009e0c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009dee:	4b06      	ldr	r3, [pc, #24]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009df2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009df6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009dfa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009dfe:	4a02      	ldr	r2, [pc, #8]	@ (8009e08 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009e00:	430b      	orrs	r3, r1
 8009e02:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e04:	e006      	b.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8009e06:	bf00      	nop
 8009e08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009e20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009e24:	2300      	movs	r3, #0
 8009e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009e2a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009e2e:	460b      	mov	r3, r1
 8009e30:	4313      	orrs	r3, r2
 8009e32:	d037      	beq.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e3e:	d00e      	beq.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8009e40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e44:	d816      	bhi.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d018      	beq.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8009e4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e4e:	d111      	bne.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e50:	4bc4      	ldr	r3, [pc, #784]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e54:	4ac3      	ldr	r2, [pc, #780]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009e5c:	e00f      	b.n	8009e7e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009e5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e62:	3308      	adds	r3, #8
 8009e64:	2101      	movs	r1, #1
 8009e66:	4618      	mov	r0, r3
 8009e68:	f001 ff54 	bl	800bd14 <RCCEx_PLL2_Config>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009e72:	e004      	b.n	8009e7e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e74:	2301      	movs	r3, #1
 8009e76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009e7a:	e000      	b.n	8009e7e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8009e7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d10a      	bne.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009e86:	4bb7      	ldr	r3, [pc, #732]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e8a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009e8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e94:	4ab3      	ldr	r2, [pc, #716]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e96:	430b      	orrs	r3, r1
 8009e98:	6513      	str	r3, [r2, #80]	@ 0x50
 8009e9a:	e003      	b.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ea0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eac:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009eb0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009eba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	d039      	beq.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009ec4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ec8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eca:	2b03      	cmp	r3, #3
 8009ecc:	d81c      	bhi.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8009ece:	a201      	add	r2, pc, #4	@ (adr r2, 8009ed4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8009ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed4:	08009f11 	.word	0x08009f11
 8009ed8:	08009ee5 	.word	0x08009ee5
 8009edc:	08009ef3 	.word	0x08009ef3
 8009ee0:	08009f11 	.word	0x08009f11
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ee4:	4b9f      	ldr	r3, [pc, #636]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ee8:	4a9e      	ldr	r2, [pc, #632]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009eea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009eee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009ef0:	e00f      	b.n	8009f12 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009ef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ef6:	3308      	adds	r3, #8
 8009ef8:	2102      	movs	r1, #2
 8009efa:	4618      	mov	r0, r3
 8009efc:	f001 ff0a 	bl	800bd14 <RCCEx_PLL2_Config>
 8009f00:	4603      	mov	r3, r0
 8009f02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009f06:	e004      	b.n	8009f12 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009f08:	2301      	movs	r3, #1
 8009f0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009f0e:	e000      	b.n	8009f12 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8009f10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d10a      	bne.n	8009f30 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009f1a:	4b92      	ldr	r3, [pc, #584]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f1e:	f023 0103 	bic.w	r1, r3, #3
 8009f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f28:	4a8e      	ldr	r2, [pc, #568]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f2a:	430b      	orrs	r3, r1
 8009f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009f2e:	e003      	b.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009f38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f40:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009f44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f48:	2300      	movs	r3, #0
 8009f4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009f4e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009f52:	460b      	mov	r3, r1
 8009f54:	4313      	orrs	r3, r2
 8009f56:	f000 8099 	beq.w	800a08c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f5a:	4b83      	ldr	r3, [pc, #524]	@ (800a168 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4a82      	ldr	r2, [pc, #520]	@ (800a168 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009f60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f66:	f7f7 ff01 	bl	8001d6c <HAL_GetTick>
 8009f6a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f6e:	e00b      	b.n	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f70:	f7f7 fefc 	bl	8001d6c <HAL_GetTick>
 8009f74:	4602      	mov	r2, r0
 8009f76:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009f7a:	1ad3      	subs	r3, r2, r3
 8009f7c:	2b64      	cmp	r3, #100	@ 0x64
 8009f7e:	d903      	bls.n	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8009f80:	2303      	movs	r3, #3
 8009f82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009f86:	e005      	b.n	8009f94 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f88:	4b77      	ldr	r3, [pc, #476]	@ (800a168 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d0ed      	beq.n	8009f70 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8009f94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d173      	bne.n	800a084 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009f9c:	4b71      	ldr	r3, [pc, #452]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f9e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009fa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fa4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009fa8:	4053      	eors	r3, r2
 8009faa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d015      	beq.n	8009fde <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009fb2:	4b6c      	ldr	r3, [pc, #432]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009fba:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009fbe:	4b69      	ldr	r3, [pc, #420]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fc2:	4a68      	ldr	r2, [pc, #416]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fc8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009fca:	4b66      	ldr	r3, [pc, #408]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fce:	4a65      	ldr	r2, [pc, #404]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009fd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fd4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009fd6:	4a63      	ldr	r2, [pc, #396]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009fd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009fdc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fe2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009fe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fea:	d118      	bne.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fec:	f7f7 febe 	bl	8001d6c <HAL_GetTick>
 8009ff0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009ff4:	e00d      	b.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ff6:	f7f7 feb9 	bl	8001d6c <HAL_GetTick>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800a000:	1ad2      	subs	r2, r2, r3
 800a002:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a006:	429a      	cmp	r2, r3
 800a008:	d903      	bls.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800a00a:	2303      	movs	r3, #3
 800a00c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800a010:	e005      	b.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a012:	4b54      	ldr	r3, [pc, #336]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a016:	f003 0302 	and.w	r3, r3, #2
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d0eb      	beq.n	8009ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800a01e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a022:	2b00      	cmp	r3, #0
 800a024:	d129      	bne.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a02a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a02e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a032:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a036:	d10e      	bne.n	800a056 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800a038:	4b4a      	ldr	r3, [pc, #296]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a03a:	691b      	ldr	r3, [r3, #16]
 800a03c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a040:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a044:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a048:	091a      	lsrs	r2, r3, #4
 800a04a:	4b48      	ldr	r3, [pc, #288]	@ (800a16c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800a04c:	4013      	ands	r3, r2
 800a04e:	4a45      	ldr	r2, [pc, #276]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a050:	430b      	orrs	r3, r1
 800a052:	6113      	str	r3, [r2, #16]
 800a054:	e005      	b.n	800a062 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800a056:	4b43      	ldr	r3, [pc, #268]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a058:	691b      	ldr	r3, [r3, #16]
 800a05a:	4a42      	ldr	r2, [pc, #264]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a05c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a060:	6113      	str	r3, [r2, #16]
 800a062:	4b40      	ldr	r3, [pc, #256]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a064:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a06a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a06e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a072:	4a3c      	ldr	r2, [pc, #240]	@ (800a164 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a074:	430b      	orrs	r3, r1
 800a076:	6713      	str	r3, [r2, #112]	@ 0x70
 800a078:	e008      	b.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a07a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a07e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800a082:	e003      	b.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a084:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a088:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a08c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a094:	f002 0301 	and.w	r3, r2, #1
 800a098:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a09c:	2300      	movs	r3, #0
 800a09e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a0a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a0a6:	460b      	mov	r3, r1
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	f000 808f 	beq.w	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a0ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a0b4:	2b28      	cmp	r3, #40	@ 0x28
 800a0b6:	d871      	bhi.n	800a19c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800a0b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a0c0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800a0ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0be:	bf00      	nop
 800a0c0:	0800a1a5 	.word	0x0800a1a5
 800a0c4:	0800a19d 	.word	0x0800a19d
 800a0c8:	0800a19d 	.word	0x0800a19d
 800a0cc:	0800a19d 	.word	0x0800a19d
 800a0d0:	0800a19d 	.word	0x0800a19d
 800a0d4:	0800a19d 	.word	0x0800a19d
 800a0d8:	0800a19d 	.word	0x0800a19d
 800a0dc:	0800a19d 	.word	0x0800a19d
 800a0e0:	0800a171 	.word	0x0800a171
 800a0e4:	0800a19d 	.word	0x0800a19d
 800a0e8:	0800a19d 	.word	0x0800a19d
 800a0ec:	0800a19d 	.word	0x0800a19d
 800a0f0:	0800a19d 	.word	0x0800a19d
 800a0f4:	0800a19d 	.word	0x0800a19d
 800a0f8:	0800a19d 	.word	0x0800a19d
 800a0fc:	0800a19d 	.word	0x0800a19d
 800a100:	0800a187 	.word	0x0800a187
 800a104:	0800a19d 	.word	0x0800a19d
 800a108:	0800a19d 	.word	0x0800a19d
 800a10c:	0800a19d 	.word	0x0800a19d
 800a110:	0800a19d 	.word	0x0800a19d
 800a114:	0800a19d 	.word	0x0800a19d
 800a118:	0800a19d 	.word	0x0800a19d
 800a11c:	0800a19d 	.word	0x0800a19d
 800a120:	0800a1a5 	.word	0x0800a1a5
 800a124:	0800a19d 	.word	0x0800a19d
 800a128:	0800a19d 	.word	0x0800a19d
 800a12c:	0800a19d 	.word	0x0800a19d
 800a130:	0800a19d 	.word	0x0800a19d
 800a134:	0800a19d 	.word	0x0800a19d
 800a138:	0800a19d 	.word	0x0800a19d
 800a13c:	0800a19d 	.word	0x0800a19d
 800a140:	0800a1a5 	.word	0x0800a1a5
 800a144:	0800a19d 	.word	0x0800a19d
 800a148:	0800a19d 	.word	0x0800a19d
 800a14c:	0800a19d 	.word	0x0800a19d
 800a150:	0800a19d 	.word	0x0800a19d
 800a154:	0800a19d 	.word	0x0800a19d
 800a158:	0800a19d 	.word	0x0800a19d
 800a15c:	0800a19d 	.word	0x0800a19d
 800a160:	0800a1a5 	.word	0x0800a1a5
 800a164:	58024400 	.word	0x58024400
 800a168:	58024800 	.word	0x58024800
 800a16c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a174:	3308      	adds	r3, #8
 800a176:	2101      	movs	r1, #1
 800a178:	4618      	mov	r0, r3
 800a17a:	f001 fdcb 	bl	800bd14 <RCCEx_PLL2_Config>
 800a17e:	4603      	mov	r3, r0
 800a180:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a184:	e00f      	b.n	800a1a6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a18a:	3328      	adds	r3, #40	@ 0x28
 800a18c:	2101      	movs	r1, #1
 800a18e:	4618      	mov	r0, r3
 800a190:	f001 fe72 	bl	800be78 <RCCEx_PLL3_Config>
 800a194:	4603      	mov	r3, r0
 800a196:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a19a:	e004      	b.n	800a1a6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a19c:	2301      	movs	r3, #1
 800a19e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a1a2:	e000      	b.n	800a1a6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800a1a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d10a      	bne.n	800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a1ae:	4bbf      	ldr	r3, [pc, #764]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a1b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1b2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a1b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a1bc:	4abb      	ldr	r2, [pc, #748]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a1be:	430b      	orrs	r3, r1
 800a1c0:	6553      	str	r3, [r2, #84]	@ 0x54
 800a1c2:	e003      	b.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a1c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a1cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d4:	f002 0302 	and.w	r3, r2, #2
 800a1d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a1dc:	2300      	movs	r3, #0
 800a1de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a1e2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a1e6:	460b      	mov	r3, r1
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	d041      	beq.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a1ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1f2:	2b05      	cmp	r3, #5
 800a1f4:	d824      	bhi.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800a1f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a1fc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800a1f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1fc:	0800a249 	.word	0x0800a249
 800a200:	0800a215 	.word	0x0800a215
 800a204:	0800a22b 	.word	0x0800a22b
 800a208:	0800a249 	.word	0x0800a249
 800a20c:	0800a249 	.word	0x0800a249
 800a210:	0800a249 	.word	0x0800a249
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a218:	3308      	adds	r3, #8
 800a21a:	2101      	movs	r1, #1
 800a21c:	4618      	mov	r0, r3
 800a21e:	f001 fd79 	bl	800bd14 <RCCEx_PLL2_Config>
 800a222:	4603      	mov	r3, r0
 800a224:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a228:	e00f      	b.n	800a24a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a22a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a22e:	3328      	adds	r3, #40	@ 0x28
 800a230:	2101      	movs	r1, #1
 800a232:	4618      	mov	r0, r3
 800a234:	f001 fe20 	bl	800be78 <RCCEx_PLL3_Config>
 800a238:	4603      	mov	r3, r0
 800a23a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a23e:	e004      	b.n	800a24a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a240:	2301      	movs	r3, #1
 800a242:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a246:	e000      	b.n	800a24a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800a248:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a24a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d10a      	bne.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a252:	4b96      	ldr	r3, [pc, #600]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a256:	f023 0107 	bic.w	r1, r3, #7
 800a25a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a25e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a260:	4a92      	ldr	r2, [pc, #584]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a262:	430b      	orrs	r3, r1
 800a264:	6553      	str	r3, [r2, #84]	@ 0x54
 800a266:	e003      	b.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a268:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a26c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a278:	f002 0304 	and.w	r3, r2, #4
 800a27c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a280:	2300      	movs	r3, #0
 800a282:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a286:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a28a:	460b      	mov	r3, r1
 800a28c:	4313      	orrs	r3, r2
 800a28e:	d044      	beq.n	800a31a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a298:	2b05      	cmp	r3, #5
 800a29a:	d825      	bhi.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800a29c:	a201      	add	r2, pc, #4	@ (adr r2, 800a2a4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800a29e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a2:	bf00      	nop
 800a2a4:	0800a2f1 	.word	0x0800a2f1
 800a2a8:	0800a2bd 	.word	0x0800a2bd
 800a2ac:	0800a2d3 	.word	0x0800a2d3
 800a2b0:	0800a2f1 	.word	0x0800a2f1
 800a2b4:	0800a2f1 	.word	0x0800a2f1
 800a2b8:	0800a2f1 	.word	0x0800a2f1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a2bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2c0:	3308      	adds	r3, #8
 800a2c2:	2101      	movs	r1, #1
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f001 fd25 	bl	800bd14 <RCCEx_PLL2_Config>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a2d0:	e00f      	b.n	800a2f2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a2d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2d6:	3328      	adds	r3, #40	@ 0x28
 800a2d8:	2101      	movs	r1, #1
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f001 fdcc 	bl	800be78 <RCCEx_PLL3_Config>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a2e6:	e004      	b.n	800a2f2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a2ee:	e000      	b.n	800a2f2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800a2f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d10b      	bne.n	800a312 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a2fa:	4b6c      	ldr	r3, [pc, #432]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a2fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2fe:	f023 0107 	bic.w	r1, r3, #7
 800a302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a30a:	4a68      	ldr	r2, [pc, #416]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a30c:	430b      	orrs	r3, r1
 800a30e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a310:	e003      	b.n	800a31a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a312:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a316:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a31a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a322:	f002 0320 	and.w	r3, r2, #32
 800a326:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a32a:	2300      	movs	r3, #0
 800a32c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a330:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a334:	460b      	mov	r3, r1
 800a336:	4313      	orrs	r3, r2
 800a338:	d055      	beq.n	800a3e6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a33a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a33e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a342:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a346:	d033      	beq.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800a348:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a34c:	d82c      	bhi.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a34e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a352:	d02f      	beq.n	800a3b4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800a354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a358:	d826      	bhi.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a35a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a35e:	d02b      	beq.n	800a3b8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800a360:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a364:	d820      	bhi.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a366:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a36a:	d012      	beq.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800a36c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a370:	d81a      	bhi.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a372:	2b00      	cmp	r3, #0
 800a374:	d022      	beq.n	800a3bc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800a376:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a37a:	d115      	bne.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a37c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a380:	3308      	adds	r3, #8
 800a382:	2100      	movs	r1, #0
 800a384:	4618      	mov	r0, r3
 800a386:	f001 fcc5 	bl	800bd14 <RCCEx_PLL2_Config>
 800a38a:	4603      	mov	r3, r0
 800a38c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a390:	e015      	b.n	800a3be <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a392:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a396:	3328      	adds	r3, #40	@ 0x28
 800a398:	2102      	movs	r1, #2
 800a39a:	4618      	mov	r0, r3
 800a39c:	f001 fd6c 	bl	800be78 <RCCEx_PLL3_Config>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a3a6:	e00a      	b.n	800a3be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a3ae:	e006      	b.n	800a3be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a3b0:	bf00      	nop
 800a3b2:	e004      	b.n	800a3be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a3b4:	bf00      	nop
 800a3b6:	e002      	b.n	800a3be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a3b8:	bf00      	nop
 800a3ba:	e000      	b.n	800a3be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a3bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d10b      	bne.n	800a3de <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a3c6:	4b39      	ldr	r3, [pc, #228]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a3c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3ca:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a3ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a3d6:	4a35      	ldr	r2, [pc, #212]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a3d8:	430b      	orrs	r3, r1
 800a3da:	6553      	str	r3, [r2, #84]	@ 0x54
 800a3dc:	e003      	b.n	800a3e6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a3e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a3e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ee:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a3f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a3fc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a400:	460b      	mov	r3, r1
 800a402:	4313      	orrs	r3, r2
 800a404:	d058      	beq.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a406:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a40a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a40e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a412:	d033      	beq.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800a414:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a418:	d82c      	bhi.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a41a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a41e:	d02f      	beq.n	800a480 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800a420:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a424:	d826      	bhi.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a426:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a42a:	d02b      	beq.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800a42c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a430:	d820      	bhi.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a432:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a436:	d012      	beq.n	800a45e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800a438:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a43c:	d81a      	bhi.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d022      	beq.n	800a488 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800a442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a446:	d115      	bne.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a448:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a44c:	3308      	adds	r3, #8
 800a44e:	2100      	movs	r1, #0
 800a450:	4618      	mov	r0, r3
 800a452:	f001 fc5f 	bl	800bd14 <RCCEx_PLL2_Config>
 800a456:	4603      	mov	r3, r0
 800a458:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a45c:	e015      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a45e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a462:	3328      	adds	r3, #40	@ 0x28
 800a464:	2102      	movs	r1, #2
 800a466:	4618      	mov	r0, r3
 800a468:	f001 fd06 	bl	800be78 <RCCEx_PLL3_Config>
 800a46c:	4603      	mov	r3, r0
 800a46e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a472:	e00a      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a474:	2301      	movs	r3, #1
 800a476:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a47a:	e006      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a47c:	bf00      	nop
 800a47e:	e004      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a480:	bf00      	nop
 800a482:	e002      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a484:	bf00      	nop
 800a486:	e000      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a488:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a48a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d10e      	bne.n	800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a492:	4b06      	ldr	r3, [pc, #24]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a496:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a49a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a49e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a4a2:	4a02      	ldr	r2, [pc, #8]	@ (800a4ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a4a4:	430b      	orrs	r3, r1
 800a4a6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4a8:	e006      	b.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800a4aa:	bf00      	nop
 800a4ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a4b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a4b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a4c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a4ce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a4d2:	460b      	mov	r3, r1
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	d055      	beq.n	800a584 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a4d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a4e0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a4e4:	d033      	beq.n	800a54e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800a4e6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a4ea:	d82c      	bhi.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a4ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4f0:	d02f      	beq.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800a4f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4f6:	d826      	bhi.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a4f8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a4fc:	d02b      	beq.n	800a556 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800a4fe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a502:	d820      	bhi.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a504:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a508:	d012      	beq.n	800a530 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800a50a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a50e:	d81a      	bhi.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a510:	2b00      	cmp	r3, #0
 800a512:	d022      	beq.n	800a55a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800a514:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a518:	d115      	bne.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a51a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a51e:	3308      	adds	r3, #8
 800a520:	2100      	movs	r1, #0
 800a522:	4618      	mov	r0, r3
 800a524:	f001 fbf6 	bl	800bd14 <RCCEx_PLL2_Config>
 800a528:	4603      	mov	r3, r0
 800a52a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a52e:	e015      	b.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a530:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a534:	3328      	adds	r3, #40	@ 0x28
 800a536:	2102      	movs	r1, #2
 800a538:	4618      	mov	r0, r3
 800a53a:	f001 fc9d 	bl	800be78 <RCCEx_PLL3_Config>
 800a53e:	4603      	mov	r3, r0
 800a540:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a544:	e00a      	b.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a546:	2301      	movs	r3, #1
 800a548:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a54c:	e006      	b.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a54e:	bf00      	nop
 800a550:	e004      	b.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a552:	bf00      	nop
 800a554:	e002      	b.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a556:	bf00      	nop
 800a558:	e000      	b.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a55a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a55c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a560:	2b00      	cmp	r3, #0
 800a562:	d10b      	bne.n	800a57c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a564:	4ba0      	ldr	r3, [pc, #640]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a568:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a56c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a570:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a574:	4a9c      	ldr	r2, [pc, #624]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a576:	430b      	orrs	r3, r1
 800a578:	6593      	str	r3, [r2, #88]	@ 0x58
 800a57a:	e003      	b.n	800a584 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a57c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a580:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a58c:	f002 0308 	and.w	r3, r2, #8
 800a590:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a594:	2300      	movs	r3, #0
 800a596:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a59a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a59e:	460b      	mov	r3, r1
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	d01e      	beq.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800a5a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5b0:	d10c      	bne.n	800a5cc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a5b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5b6:	3328      	adds	r3, #40	@ 0x28
 800a5b8:	2102      	movs	r1, #2
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f001 fc5c 	bl	800be78 <RCCEx_PLL3_Config>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d002      	beq.n	800a5cc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a5cc:	4b86      	ldr	r3, [pc, #536]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a5ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5d0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a5d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5dc:	4a82      	ldr	r2, [pc, #520]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a5de:	430b      	orrs	r3, r1
 800a5e0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a5e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ea:	f002 0310 	and.w	r3, r2, #16
 800a5ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a5f8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a5fc:	460b      	mov	r3, r1
 800a5fe:	4313      	orrs	r3, r2
 800a600:	d01e      	beq.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a606:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a60a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a60e:	d10c      	bne.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a614:	3328      	adds	r3, #40	@ 0x28
 800a616:	2102      	movs	r1, #2
 800a618:	4618      	mov	r0, r3
 800a61a:	f001 fc2d 	bl	800be78 <RCCEx_PLL3_Config>
 800a61e:	4603      	mov	r3, r0
 800a620:	2b00      	cmp	r3, #0
 800a622:	d002      	beq.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800a624:	2301      	movs	r3, #1
 800a626:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a62a:	4b6f      	ldr	r3, [pc, #444]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a62c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a62e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a632:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a636:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a63a:	4a6b      	ldr	r2, [pc, #428]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a63c:	430b      	orrs	r3, r1
 800a63e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a648:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a64c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a64e:	2300      	movs	r3, #0
 800a650:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a652:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a656:	460b      	mov	r3, r1
 800a658:	4313      	orrs	r3, r2
 800a65a:	d03e      	beq.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a65c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a660:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a664:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a668:	d022      	beq.n	800a6b0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800a66a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a66e:	d81b      	bhi.n	800a6a8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800a670:	2b00      	cmp	r3, #0
 800a672:	d003      	beq.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800a674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a678:	d00b      	beq.n	800a692 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800a67a:	e015      	b.n	800a6a8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a67c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a680:	3308      	adds	r3, #8
 800a682:	2100      	movs	r1, #0
 800a684:	4618      	mov	r0, r3
 800a686:	f001 fb45 	bl	800bd14 <RCCEx_PLL2_Config>
 800a68a:	4603      	mov	r3, r0
 800a68c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a690:	e00f      	b.n	800a6b2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a696:	3328      	adds	r3, #40	@ 0x28
 800a698:	2102      	movs	r1, #2
 800a69a:	4618      	mov	r0, r3
 800a69c:	f001 fbec 	bl	800be78 <RCCEx_PLL3_Config>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a6a6:	e004      	b.n	800a6b2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a6ae:	e000      	b.n	800a6b2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800a6b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d10b      	bne.n	800a6d2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a6ba:	4b4b      	ldr	r3, [pc, #300]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a6bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6be:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a6c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a6ca:	4a47      	ldr	r2, [pc, #284]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a6cc:	430b      	orrs	r3, r1
 800a6ce:	6593      	str	r3, [r2, #88]	@ 0x58
 800a6d0:	e003      	b.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a6d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a6da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a6e6:	673b      	str	r3, [r7, #112]	@ 0x70
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	677b      	str	r3, [r7, #116]	@ 0x74
 800a6ec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	d03b      	beq.n	800a76e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a6f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a702:	d01f      	beq.n	800a744 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800a704:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a708:	d818      	bhi.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800a70a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a70e:	d003      	beq.n	800a718 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800a710:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a714:	d007      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800a716:	e011      	b.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a718:	4b33      	ldr	r3, [pc, #204]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a71a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a71c:	4a32      	ldr	r2, [pc, #200]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a71e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a722:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a724:	e00f      	b.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a72a:	3328      	adds	r3, #40	@ 0x28
 800a72c:	2101      	movs	r1, #1
 800a72e:	4618      	mov	r0, r3
 800a730:	f001 fba2 	bl	800be78 <RCCEx_PLL3_Config>
 800a734:	4603      	mov	r3, r0
 800a736:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800a73a:	e004      	b.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a73c:	2301      	movs	r3, #1
 800a73e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a742:	e000      	b.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800a744:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a746:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d10b      	bne.n	800a766 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a74e:	4b26      	ldr	r3, [pc, #152]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a752:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a756:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a75a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a75e:	4a22      	ldr	r2, [pc, #136]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a760:	430b      	orrs	r3, r1
 800a762:	6553      	str	r3, [r2, #84]	@ 0x54
 800a764:	e003      	b.n	800a76e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a766:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a76a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a76e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a776:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a77a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a77c:	2300      	movs	r3, #0
 800a77e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a780:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a784:	460b      	mov	r3, r1
 800a786:	4313      	orrs	r3, r2
 800a788:	d034      	beq.n	800a7f4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a78a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a78e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a790:	2b00      	cmp	r3, #0
 800a792:	d003      	beq.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800a794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a798:	d007      	beq.n	800a7aa <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800a79a:	e011      	b.n	800a7c0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a79c:	4b12      	ldr	r3, [pc, #72]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a79e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7a0:	4a11      	ldr	r2, [pc, #68]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a7a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a7a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a7a8:	e00e      	b.n	800a7c8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a7aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7ae:	3308      	adds	r3, #8
 800a7b0:	2102      	movs	r1, #2
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f001 faae 	bl	800bd14 <RCCEx_PLL2_Config>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a7be:	e003      	b.n	800a7c8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a7c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d10d      	bne.n	800a7ec <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a7d0:	4b05      	ldr	r3, [pc, #20]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a7d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7d4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a7d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7de:	4a02      	ldr	r2, [pc, #8]	@ (800a7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a7e0:	430b      	orrs	r3, r1
 800a7e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a7e4:	e006      	b.n	800a7f4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800a7e6:	bf00      	nop
 800a7e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a7f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a800:	663b      	str	r3, [r7, #96]	@ 0x60
 800a802:	2300      	movs	r3, #0
 800a804:	667b      	str	r3, [r7, #100]	@ 0x64
 800a806:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a80a:	460b      	mov	r3, r1
 800a80c:	4313      	orrs	r3, r2
 800a80e:	d00c      	beq.n	800a82a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a814:	3328      	adds	r3, #40	@ 0x28
 800a816:	2102      	movs	r1, #2
 800a818:	4618      	mov	r0, r3
 800a81a:	f001 fb2d 	bl	800be78 <RCCEx_PLL3_Config>
 800a81e:	4603      	mov	r3, r0
 800a820:	2b00      	cmp	r3, #0
 800a822:	d002      	beq.n	800a82a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800a824:	2301      	movs	r3, #1
 800a826:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a82a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a832:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a836:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a838:	2300      	movs	r3, #0
 800a83a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a83c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a840:	460b      	mov	r3, r1
 800a842:	4313      	orrs	r3, r2
 800a844:	d036      	beq.n	800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a84a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a84c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a850:	d018      	beq.n	800a884 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800a852:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a856:	d811      	bhi.n	800a87c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a85c:	d014      	beq.n	800a888 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800a85e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a862:	d80b      	bhi.n	800a87c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a864:	2b00      	cmp	r3, #0
 800a866:	d011      	beq.n	800a88c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800a868:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a86c:	d106      	bne.n	800a87c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a86e:	4bb7      	ldr	r3, [pc, #732]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a872:	4ab6      	ldr	r2, [pc, #728]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a878:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a87a:	e008      	b.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a87c:	2301      	movs	r3, #1
 800a87e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a882:	e004      	b.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a884:	bf00      	nop
 800a886:	e002      	b.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a888:	bf00      	nop
 800a88a:	e000      	b.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a88c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a88e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a892:	2b00      	cmp	r3, #0
 800a894:	d10a      	bne.n	800a8ac <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a896:	4bad      	ldr	r3, [pc, #692]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a89a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a89e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8a4:	4aa9      	ldr	r2, [pc, #676]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a8a6:	430b      	orrs	r3, r1
 800a8a8:	6553      	str	r3, [r2, #84]	@ 0x54
 800a8aa:	e003      	b.n	800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a8b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8bc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a8c0:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	657b      	str	r3, [r7, #84]	@ 0x54
 800a8c6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a8ca:	460b      	mov	r3, r1
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	d009      	beq.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a8d0:	4b9e      	ldr	r3, [pc, #632]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a8d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a8d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8de:	4a9b      	ldr	r2, [pc, #620]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a8e0:	430b      	orrs	r3, r1
 800a8e2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a8e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ec:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a8f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8f6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a8fa:	460b      	mov	r3, r1
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	d009      	beq.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a900:	4b92      	ldr	r3, [pc, #584]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a904:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a908:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a90c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a90e:	4a8f      	ldr	r2, [pc, #572]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a910:	430b      	orrs	r3, r1
 800a912:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a914:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a91c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a920:	643b      	str	r3, [r7, #64]	@ 0x40
 800a922:	2300      	movs	r3, #0
 800a924:	647b      	str	r3, [r7, #68]	@ 0x44
 800a926:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a92a:	460b      	mov	r3, r1
 800a92c:	4313      	orrs	r3, r2
 800a92e:	d00e      	beq.n	800a94e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a930:	4b86      	ldr	r3, [pc, #536]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a932:	691b      	ldr	r3, [r3, #16]
 800a934:	4a85      	ldr	r2, [pc, #532]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a936:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a93a:	6113      	str	r3, [r2, #16]
 800a93c:	4b83      	ldr	r3, [pc, #524]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a93e:	6919      	ldr	r1, [r3, #16]
 800a940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a944:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a948:	4a80      	ldr	r2, [pc, #512]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a94a:	430b      	orrs	r3, r1
 800a94c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a94e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a956:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a95a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a95c:	2300      	movs	r3, #0
 800a95e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a960:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a964:	460b      	mov	r3, r1
 800a966:	4313      	orrs	r3, r2
 800a968:	d009      	beq.n	800a97e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a96a:	4b78      	ldr	r3, [pc, #480]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a96c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a96e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a978:	4a74      	ldr	r2, [pc, #464]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a97a:	430b      	orrs	r3, r1
 800a97c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a97e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a986:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a98a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a98c:	2300      	movs	r3, #0
 800a98e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a990:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a994:	460b      	mov	r3, r1
 800a996:	4313      	orrs	r3, r2
 800a998:	d00a      	beq.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a99a:	4b6c      	ldr	r3, [pc, #432]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a99c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a99e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a9a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9aa:	4a68      	ldr	r2, [pc, #416]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a9ac:	430b      	orrs	r3, r1
 800a9ae:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a9b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b8:	2100      	movs	r1, #0
 800a9ba:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a9bc:	f003 0301 	and.w	r3, r3, #1
 800a9c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9c2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a9c6:	460b      	mov	r3, r1
 800a9c8:	4313      	orrs	r3, r2
 800a9ca:	d011      	beq.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a9cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9d0:	3308      	adds	r3, #8
 800a9d2:	2100      	movs	r1, #0
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f001 f99d 	bl	800bd14 <RCCEx_PLL2_Config>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a9e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d003      	beq.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a9f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f8:	2100      	movs	r1, #0
 800a9fa:	6239      	str	r1, [r7, #32]
 800a9fc:	f003 0302 	and.w	r3, r3, #2
 800aa00:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa02:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800aa06:	460b      	mov	r3, r1
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	d011      	beq.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aa0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa10:	3308      	adds	r3, #8
 800aa12:	2101      	movs	r1, #1
 800aa14:	4618      	mov	r0, r3
 800aa16:	f001 f97d 	bl	800bd14 <RCCEx_PLL2_Config>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800aa20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d003      	beq.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800aa30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa38:	2100      	movs	r1, #0
 800aa3a:	61b9      	str	r1, [r7, #24]
 800aa3c:	f003 0304 	and.w	r3, r3, #4
 800aa40:	61fb      	str	r3, [r7, #28]
 800aa42:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800aa46:	460b      	mov	r3, r1
 800aa48:	4313      	orrs	r3, r2
 800aa4a:	d011      	beq.n	800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aa4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa50:	3308      	adds	r3, #8
 800aa52:	2102      	movs	r1, #2
 800aa54:	4618      	mov	r0, r3
 800aa56:	f001 f95d 	bl	800bd14 <RCCEx_PLL2_Config>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800aa60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d003      	beq.n	800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa6c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800aa70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa78:	2100      	movs	r1, #0
 800aa7a:	6139      	str	r1, [r7, #16]
 800aa7c:	f003 0308 	and.w	r3, r3, #8
 800aa80:	617b      	str	r3, [r7, #20]
 800aa82:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800aa86:	460b      	mov	r3, r1
 800aa88:	4313      	orrs	r3, r2
 800aa8a:	d011      	beq.n	800aab0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa90:	3328      	adds	r3, #40	@ 0x28
 800aa92:	2100      	movs	r1, #0
 800aa94:	4618      	mov	r0, r3
 800aa96:	f001 f9ef 	bl	800be78 <RCCEx_PLL3_Config>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800aaa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d003      	beq.n	800aab0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aaa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aaac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800aab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab8:	2100      	movs	r1, #0
 800aaba:	60b9      	str	r1, [r7, #8]
 800aabc:	f003 0310 	and.w	r3, r3, #16
 800aac0:	60fb      	str	r3, [r7, #12]
 800aac2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800aac6:	460b      	mov	r3, r1
 800aac8:	4313      	orrs	r3, r2
 800aaca:	d011      	beq.n	800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aacc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aad0:	3328      	adds	r3, #40	@ 0x28
 800aad2:	2101      	movs	r1, #1
 800aad4:	4618      	mov	r0, r3
 800aad6:	f001 f9cf 	bl	800be78 <RCCEx_PLL3_Config>
 800aada:	4603      	mov	r3, r0
 800aadc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800aae0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d003      	beq.n	800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aae8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aaec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800aaf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf8:	2100      	movs	r1, #0
 800aafa:	6039      	str	r1, [r7, #0]
 800aafc:	f003 0320 	and.w	r3, r3, #32
 800ab00:	607b      	str	r3, [r7, #4]
 800ab02:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ab06:	460b      	mov	r3, r1
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	d011      	beq.n	800ab30 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ab0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab10:	3328      	adds	r3, #40	@ 0x28
 800ab12:	2102      	movs	r1, #2
 800ab14:	4618      	mov	r0, r3
 800ab16:	f001 f9af 	bl	800be78 <RCCEx_PLL3_Config>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800ab20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d003      	beq.n	800ab30 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800ab30:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d101      	bne.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	e000      	b.n	800ab3e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800ab3c:	2301      	movs	r3, #1
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800ab44:	46bd      	mov	sp, r7
 800ab46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab4a:	bf00      	nop
 800ab4c:	58024400 	.word	0x58024400

0800ab50 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b090      	sub	sp, #64	@ 0x40
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ab5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab5e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800ab62:	430b      	orrs	r3, r1
 800ab64:	f040 8094 	bne.w	800ac90 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800ab68:	4b9b      	ldr	r3, [pc, #620]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab6c:	f003 0307 	and.w	r3, r3, #7
 800ab70:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ab72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab74:	2b04      	cmp	r3, #4
 800ab76:	f200 8087 	bhi.w	800ac88 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800ab7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800ab7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab80:	0800ab95 	.word	0x0800ab95
 800ab84:	0800abbd 	.word	0x0800abbd
 800ab88:	0800abe5 	.word	0x0800abe5
 800ab8c:	0800ac81 	.word	0x0800ac81
 800ab90:	0800ac0d 	.word	0x0800ac0d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab94:	4b90      	ldr	r3, [pc, #576]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aba0:	d108      	bne.n	800abb4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aba6:	4618      	mov	r0, r3
 800aba8:	f000 ff62 	bl	800ba70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800abac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abb0:	f000 bc93 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abb4:	2300      	movs	r3, #0
 800abb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abb8:	f000 bc8f 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abbc:	4b86      	ldr	r3, [pc, #536]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abc8:	d108      	bne.n	800abdc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abca:	f107 0318 	add.w	r3, r7, #24
 800abce:	4618      	mov	r0, r3
 800abd0:	f000 fca6 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800abd4:	69bb      	ldr	r3, [r7, #24]
 800abd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abd8:	f000 bc7f 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abdc:	2300      	movs	r3, #0
 800abde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abe0:	f000 bc7b 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abe4:	4b7c      	ldr	r3, [pc, #496]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abf0:	d108      	bne.n	800ac04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abf2:	f107 030c 	add.w	r3, r7, #12
 800abf6:	4618      	mov	r0, r3
 800abf8:	f000 fde6 	bl	800b7c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac00:	f000 bc6b 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac04:	2300      	movs	r3, #0
 800ac06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac08:	f000 bc67 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac0c:	4b72      	ldr	r3, [pc, #456]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ac0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac10:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac14:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac16:	4b70      	ldr	r3, [pc, #448]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f003 0304 	and.w	r3, r3, #4
 800ac1e:	2b04      	cmp	r3, #4
 800ac20:	d10c      	bne.n	800ac3c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800ac22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d109      	bne.n	800ac3c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac28:	4b6b      	ldr	r3, [pc, #428]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	08db      	lsrs	r3, r3, #3
 800ac2e:	f003 0303 	and.w	r3, r3, #3
 800ac32:	4a6a      	ldr	r2, [pc, #424]	@ (800addc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800ac34:	fa22 f303 	lsr.w	r3, r2, r3
 800ac38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac3a:	e01f      	b.n	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac3c:	4b66      	ldr	r3, [pc, #408]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac48:	d106      	bne.n	800ac58 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800ac4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac50:	d102      	bne.n	800ac58 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ac52:	4b63      	ldr	r3, [pc, #396]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ac54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac56:	e011      	b.n	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac58:	4b5f      	ldr	r3, [pc, #380]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac64:	d106      	bne.n	800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800ac66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac6c:	d102      	bne.n	800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ac6e:	4b5d      	ldr	r3, [pc, #372]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac72:	e003      	b.n	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac74:	2300      	movs	r3, #0
 800ac76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ac78:	f000 bc2f 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ac7c:	f000 bc2d 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ac80:	4b59      	ldr	r3, [pc, #356]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ac82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac84:	f000 bc29 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac8c:	f000 bc25 	b.w	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ac90:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac94:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800ac98:	430b      	orrs	r3, r1
 800ac9a:	f040 80a7 	bne.w	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ac9e:	4b4e      	ldr	r3, [pc, #312]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aca2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800aca6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800aca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acaa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800acae:	d054      	beq.n	800ad5a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800acb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800acb6:	f200 808b 	bhi.w	800add0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800acba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acbc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800acc0:	f000 8083 	beq.w	800adca <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800acc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800acca:	f200 8081 	bhi.w	800add0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800acce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800acd4:	d02f      	beq.n	800ad36 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800acd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800acdc:	d878      	bhi.n	800add0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800acde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d004      	beq.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800ace4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800acea:	d012      	beq.n	800ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800acec:	e070      	b.n	800add0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800acee:	4b3a      	ldr	r3, [pc, #232]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acf6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acfa:	d107      	bne.n	800ad0c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad00:	4618      	mov	r0, r3
 800ad02:	f000 feb5 	bl	800ba70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad0a:	e3e6      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad10:	e3e3      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad12:	4b31      	ldr	r3, [pc, #196]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad1e:	d107      	bne.n	800ad30 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad20:	f107 0318 	add.w	r3, r7, #24
 800ad24:	4618      	mov	r0, r3
 800ad26:	f000 fbfb 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ad2a:	69bb      	ldr	r3, [r7, #24]
 800ad2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad2e:	e3d4      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad30:	2300      	movs	r3, #0
 800ad32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad34:	e3d1      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad36:	4b28      	ldr	r3, [pc, #160]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad42:	d107      	bne.n	800ad54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad44:	f107 030c 	add.w	r3, r7, #12
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f000 fd3d 	bl	800b7c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad52:	e3c2      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad54:	2300      	movs	r3, #0
 800ad56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad58:	e3bf      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad5a:	4b1f      	ldr	r3, [pc, #124]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad62:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad64:	4b1c      	ldr	r3, [pc, #112]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f003 0304 	and.w	r3, r3, #4
 800ad6c:	2b04      	cmp	r3, #4
 800ad6e:	d10c      	bne.n	800ad8a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800ad70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d109      	bne.n	800ad8a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad76:	4b18      	ldr	r3, [pc, #96]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	08db      	lsrs	r3, r3, #3
 800ad7c:	f003 0303 	and.w	r3, r3, #3
 800ad80:	4a16      	ldr	r2, [pc, #88]	@ (800addc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800ad82:	fa22 f303 	lsr.w	r3, r2, r3
 800ad86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad88:	e01e      	b.n	800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad8a:	4b13      	ldr	r3, [pc, #76]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad96:	d106      	bne.n	800ada6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800ad98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad9e:	d102      	bne.n	800ada6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ada0:	4b0f      	ldr	r3, [pc, #60]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ada2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ada4:	e010      	b.n	800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ada6:	4b0c      	ldr	r3, [pc, #48]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800adb2:	d106      	bne.n	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800adb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adba:	d102      	bne.n	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800adbc:	4b09      	ldr	r3, [pc, #36]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800adbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adc0:	e002      	b.n	800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800adc2:	2300      	movs	r3, #0
 800adc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800adc6:	e388      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800adc8:	e387      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800adca:	4b07      	ldr	r3, [pc, #28]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800adcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adce:	e384      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800add0:	2300      	movs	r3, #0
 800add2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800add4:	e381      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800add6:	bf00      	nop
 800add8:	58024400 	.word	0x58024400
 800addc:	03d09000 	.word	0x03d09000
 800ade0:	003d0900 	.word	0x003d0900
 800ade4:	00f42400 	.word	0x00f42400
 800ade8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800adec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800adf0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800adf4:	430b      	orrs	r3, r1
 800adf6:	f040 809c 	bne.w	800af32 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800adfa:	4b9e      	ldr	r3, [pc, #632]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800adfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adfe:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ae02:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ae04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ae0a:	d054      	beq.n	800aeb6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800ae0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ae12:	f200 808b 	bhi.w	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ae16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae18:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ae1c:	f000 8083 	beq.w	800af26 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800ae20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae22:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ae26:	f200 8081 	bhi.w	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ae2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae30:	d02f      	beq.n	800ae92 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800ae32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae38:	d878      	bhi.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ae3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d004      	beq.n	800ae4a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800ae40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ae46:	d012      	beq.n	800ae6e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800ae48:	e070      	b.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ae4a:	4b8a      	ldr	r3, [pc, #552]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae56:	d107      	bne.n	800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ae58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f000 fe07 	bl	800ba70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ae62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae66:	e338      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae6c:	e335      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae6e:	4b81      	ldr	r3, [pc, #516]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae7a:	d107      	bne.n	800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae7c:	f107 0318 	add.w	r3, r7, #24
 800ae80:	4618      	mov	r0, r3
 800ae82:	f000 fb4d 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ae86:	69bb      	ldr	r3, [r7, #24]
 800ae88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae8a:	e326      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae90:	e323      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae92:	4b78      	ldr	r3, [pc, #480]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae9e:	d107      	bne.n	800aeb0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aea0:	f107 030c 	add.w	r3, r7, #12
 800aea4:	4618      	mov	r0, r3
 800aea6:	f000 fc8f 	bl	800b7c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aeae:	e314      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aeb4:	e311      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aeb6:	4b6f      	ldr	r3, [pc, #444]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aeb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aeba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aebe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aec0:	4b6c      	ldr	r3, [pc, #432]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f003 0304 	and.w	r3, r3, #4
 800aec8:	2b04      	cmp	r3, #4
 800aeca:	d10c      	bne.n	800aee6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800aecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d109      	bne.n	800aee6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aed2:	4b68      	ldr	r3, [pc, #416]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	08db      	lsrs	r3, r3, #3
 800aed8:	f003 0303 	and.w	r3, r3, #3
 800aedc:	4a66      	ldr	r2, [pc, #408]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800aede:	fa22 f303 	lsr.w	r3, r2, r3
 800aee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aee4:	e01e      	b.n	800af24 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aee6:	4b63      	ldr	r3, [pc, #396]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aeee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aef2:	d106      	bne.n	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800aef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aef6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aefa:	d102      	bne.n	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aefc:	4b5f      	ldr	r3, [pc, #380]	@ (800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800aefe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af00:	e010      	b.n	800af24 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800af02:	4b5c      	ldr	r3, [pc, #368]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af0e:	d106      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800af10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af16:	d102      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800af18:	4b59      	ldr	r3, [pc, #356]	@ (800b080 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af1c:	e002      	b.n	800af24 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800af1e:	2300      	movs	r3, #0
 800af20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800af22:	e2da      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800af24:	e2d9      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800af26:	4b57      	ldr	r3, [pc, #348]	@ (800b084 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800af28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af2a:	e2d6      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800af2c:	2300      	movs	r3, #0
 800af2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af30:	e2d3      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800af32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af36:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800af3a:	430b      	orrs	r3, r1
 800af3c:	f040 80a7 	bne.w	800b08e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800af40:	4b4c      	ldr	r3, [pc, #304]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800af42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af44:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800af48:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800af4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800af50:	d055      	beq.n	800affe <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800af52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800af58:	f200 8096 	bhi.w	800b088 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800af5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af5e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800af62:	f000 8084 	beq.w	800b06e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800af66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800af6c:	f200 808c 	bhi.w	800b088 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800af70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af76:	d030      	beq.n	800afda <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800af78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af7e:	f200 8083 	bhi.w	800b088 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800af82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af84:	2b00      	cmp	r3, #0
 800af86:	d004      	beq.n	800af92 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800af88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af8e:	d012      	beq.n	800afb6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800af90:	e07a      	b.n	800b088 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800af92:	4b38      	ldr	r3, [pc, #224]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af9e:	d107      	bne.n	800afb0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800afa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800afa4:	4618      	mov	r0, r3
 800afa6:	f000 fd63 	bl	800ba70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800afaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afae:	e294      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afb4:	e291      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800afb6:	4b2f      	ldr	r3, [pc, #188]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800afbe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800afc2:	d107      	bne.n	800afd4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afc4:	f107 0318 	add.w	r3, r7, #24
 800afc8:	4618      	mov	r0, r3
 800afca:	f000 faa9 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afd2:	e282      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800afd4:	2300      	movs	r3, #0
 800afd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afd8:	e27f      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800afda:	4b26      	ldr	r3, [pc, #152]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800afe2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afe6:	d107      	bne.n	800aff8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afe8:	f107 030c 	add.w	r3, r7, #12
 800afec:	4618      	mov	r0, r3
 800afee:	f000 fbeb 	bl	800b7c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aff6:	e270      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aff8:	2300      	movs	r3, #0
 800affa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800affc:	e26d      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800affe:	4b1d      	ldr	r3, [pc, #116]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b002:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b006:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b008:	4b1a      	ldr	r3, [pc, #104]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f003 0304 	and.w	r3, r3, #4
 800b010:	2b04      	cmp	r3, #4
 800b012:	d10c      	bne.n	800b02e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800b014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b016:	2b00      	cmp	r3, #0
 800b018:	d109      	bne.n	800b02e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b01a:	4b16      	ldr	r3, [pc, #88]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	08db      	lsrs	r3, r3, #3
 800b020:	f003 0303 	and.w	r3, r3, #3
 800b024:	4a14      	ldr	r2, [pc, #80]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b026:	fa22 f303 	lsr.w	r3, r2, r3
 800b02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b02c:	e01e      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b02e:	4b11      	ldr	r3, [pc, #68]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b036:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b03a:	d106      	bne.n	800b04a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800b03c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b03e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b042:	d102      	bne.n	800b04a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b044:	4b0d      	ldr	r3, [pc, #52]	@ (800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800b046:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b048:	e010      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b04a:	4b0a      	ldr	r3, [pc, #40]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b052:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b056:	d106      	bne.n	800b066 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800b058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b05a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b05e:	d102      	bne.n	800b066 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b060:	4b07      	ldr	r3, [pc, #28]	@ (800b080 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b062:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b064:	e002      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b066:	2300      	movs	r3, #0
 800b068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b06a:	e236      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b06c:	e235      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b06e:	4b05      	ldr	r3, [pc, #20]	@ (800b084 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b070:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b072:	e232      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b074:	58024400 	.word	0x58024400
 800b078:	03d09000 	.word	0x03d09000
 800b07c:	003d0900 	.word	0x003d0900
 800b080:	00f42400 	.word	0x00f42400
 800b084:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800b088:	2300      	movs	r3, #0
 800b08a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b08c:	e225      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800b08e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b092:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800b096:	430b      	orrs	r3, r1
 800b098:	f040 8085 	bne.w	800b1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800b09c:	4b9c      	ldr	r3, [pc, #624]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b09e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0a0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b0a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800b0a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b0ac:	d06b      	beq.n	800b186 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800b0ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b0b4:	d874      	bhi.n	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800b0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b0bc:	d056      	beq.n	800b16c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800b0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b0c4:	d86c      	bhi.n	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800b0c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b0cc:	d03b      	beq.n	800b146 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800b0ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b0d4:	d864      	bhi.n	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800b0d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0dc:	d021      	beq.n	800b122 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800b0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0e4:	d85c      	bhi.n	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800b0e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d004      	beq.n	800b0f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800b0ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0f2:	d004      	beq.n	800b0fe <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800b0f4:	e054      	b.n	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800b0f6:	f7fe fb75 	bl	80097e4 <HAL_RCC_GetPCLK1Freq>
 800b0fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0fc:	e1ed      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b0fe:	4b84      	ldr	r3, [pc, #528]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b106:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b10a:	d107      	bne.n	800b11c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b10c:	f107 0318 	add.w	r3, r7, #24
 800b110:	4618      	mov	r0, r3
 800b112:	f000 fa05 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b116:	69fb      	ldr	r3, [r7, #28]
 800b118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b11a:	e1de      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b11c:	2300      	movs	r3, #0
 800b11e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b120:	e1db      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b122:	4b7b      	ldr	r3, [pc, #492]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b12a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b12e:	d107      	bne.n	800b140 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b130:	f107 030c 	add.w	r3, r7, #12
 800b134:	4618      	mov	r0, r3
 800b136:	f000 fb47 	bl	800b7c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b13e:	e1cc      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b140:	2300      	movs	r3, #0
 800b142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b144:	e1c9      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b146:	4b72      	ldr	r3, [pc, #456]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f003 0304 	and.w	r3, r3, #4
 800b14e:	2b04      	cmp	r3, #4
 800b150:	d109      	bne.n	800b166 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b152:	4b6f      	ldr	r3, [pc, #444]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	08db      	lsrs	r3, r3, #3
 800b158:	f003 0303 	and.w	r3, r3, #3
 800b15c:	4a6d      	ldr	r2, [pc, #436]	@ (800b314 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800b15e:	fa22 f303 	lsr.w	r3, r2, r3
 800b162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b164:	e1b9      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b166:	2300      	movs	r3, #0
 800b168:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b16a:	e1b6      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b16c:	4b68      	ldr	r3, [pc, #416]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b174:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b178:	d102      	bne.n	800b180 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800b17a:	4b67      	ldr	r3, [pc, #412]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800b17c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b17e:	e1ac      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b180:	2300      	movs	r3, #0
 800b182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b184:	e1a9      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b186:	4b62      	ldr	r3, [pc, #392]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b18e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b192:	d102      	bne.n	800b19a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800b194:	4b61      	ldr	r3, [pc, #388]	@ (800b31c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800b196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b198:	e19f      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b19a:	2300      	movs	r3, #0
 800b19c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b19e:	e19c      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1a4:	e199      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b1a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1aa:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800b1ae:	430b      	orrs	r3, r1
 800b1b0:	d173      	bne.n	800b29a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800b1b2:	4b57      	ldr	r3, [pc, #348]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b1b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b1ba:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b1bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1c2:	d02f      	beq.n	800b224 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800b1c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1ca:	d863      	bhi.n	800b294 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800b1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d004      	beq.n	800b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800b1d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1d8:	d012      	beq.n	800b200 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800b1da:	e05b      	b.n	800b294 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b1dc:	4b4c      	ldr	r3, [pc, #304]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b1e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b1e8:	d107      	bne.n	800b1fa <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1ea:	f107 0318 	add.w	r3, r7, #24
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f000 f996 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1f8:	e16f      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1fe:	e16c      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b200:	4b43      	ldr	r3, [pc, #268]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b208:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b20c:	d107      	bne.n	800b21e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b20e:	f107 030c 	add.w	r3, r7, #12
 800b212:	4618      	mov	r0, r3
 800b214:	f000 fad8 	bl	800b7c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b21c:	e15d      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b21e:	2300      	movs	r3, #0
 800b220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b222:	e15a      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b224:	4b3a      	ldr	r3, [pc, #232]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b228:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b22c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b22e:	4b38      	ldr	r3, [pc, #224]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f003 0304 	and.w	r3, r3, #4
 800b236:	2b04      	cmp	r3, #4
 800b238:	d10c      	bne.n	800b254 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800b23a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d109      	bne.n	800b254 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b240:	4b33      	ldr	r3, [pc, #204]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	08db      	lsrs	r3, r3, #3
 800b246:	f003 0303 	and.w	r3, r3, #3
 800b24a:	4a32      	ldr	r2, [pc, #200]	@ (800b314 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800b24c:	fa22 f303 	lsr.w	r3, r2, r3
 800b250:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b252:	e01e      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b254:	4b2e      	ldr	r3, [pc, #184]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b25c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b260:	d106      	bne.n	800b270 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800b262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b264:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b268:	d102      	bne.n	800b270 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b26a:	4b2b      	ldr	r3, [pc, #172]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800b26c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b26e:	e010      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b270:	4b27      	ldr	r3, [pc, #156]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b278:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b27c:	d106      	bne.n	800b28c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800b27e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b284:	d102      	bne.n	800b28c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b286:	4b25      	ldr	r3, [pc, #148]	@ (800b31c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800b288:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b28a:	e002      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b28c:	2300      	movs	r3, #0
 800b28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b290:	e123      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b292:	e122      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b294:	2300      	movs	r3, #0
 800b296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b298:	e11f      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b29a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b29e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b2a2:	430b      	orrs	r3, r1
 800b2a4:	d13c      	bne.n	800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b2a6:	4b1a      	ldr	r3, [pc, #104]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b2a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b2ae:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b2b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d004      	beq.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800b2b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2bc:	d012      	beq.n	800b2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b2be:	e023      	b.n	800b308 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b2c0:	4b13      	ldr	r3, [pc, #76]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b2c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b2cc:	d107      	bne.n	800b2de <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b2ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f000 fbcc 	bl	800ba70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2dc:	e0fd      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2e2:	e0fa      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b2e4:	4b0a      	ldr	r3, [pc, #40]	@ (800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b2ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b2f0:	d107      	bne.n	800b302 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2f2:	f107 0318 	add.w	r3, r7, #24
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	f000 f912 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b2fc:	6a3b      	ldr	r3, [r7, #32]
 800b2fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b300:	e0eb      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b302:	2300      	movs	r3, #0
 800b304:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b306:	e0e8      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b308:	2300      	movs	r3, #0
 800b30a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b30c:	e0e5      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b30e:	bf00      	nop
 800b310:	58024400 	.word	0x58024400
 800b314:	03d09000 	.word	0x03d09000
 800b318:	003d0900 	.word	0x003d0900
 800b31c:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b320:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b324:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b328:	430b      	orrs	r3, r1
 800b32a:	f040 8085 	bne.w	800b438 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b32e:	4b6d      	ldr	r3, [pc, #436]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b332:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b336:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b33a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b33e:	d06b      	beq.n	800b418 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800b340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b342:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b346:	d874      	bhi.n	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b34a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b34e:	d056      	beq.n	800b3fe <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800b350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b356:	d86c      	bhi.n	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b35a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b35e:	d03b      	beq.n	800b3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800b360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b362:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b366:	d864      	bhi.n	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b36a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b36e:	d021      	beq.n	800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800b370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b372:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b376:	d85c      	bhi.n	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d004      	beq.n	800b388 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800b37e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b380:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b384:	d004      	beq.n	800b390 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800b386:	e054      	b.n	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b388:	f000 f8b4 	bl	800b4f4 <HAL_RCCEx_GetD3PCLK1Freq>
 800b38c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b38e:	e0a4      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b390:	4b54      	ldr	r3, [pc, #336]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b398:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b39c:	d107      	bne.n	800b3ae <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b39e:	f107 0318 	add.w	r3, r7, #24
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	f000 f8bc 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b3a8:	69fb      	ldr	r3, [r7, #28]
 800b3aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3ac:	e095      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3b2:	e092      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b3b4:	4b4b      	ldr	r3, [pc, #300]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b3bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b3c0:	d107      	bne.n	800b3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b3c2:	f107 030c 	add.w	r3, r7, #12
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f000 f9fe 	bl	800b7c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3d0:	e083      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3d6:	e080      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b3d8:	4b42      	ldr	r3, [pc, #264]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f003 0304 	and.w	r3, r3, #4
 800b3e0:	2b04      	cmp	r3, #4
 800b3e2:	d109      	bne.n	800b3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b3e4:	4b3f      	ldr	r3, [pc, #252]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	08db      	lsrs	r3, r3, #3
 800b3ea:	f003 0303 	and.w	r3, r3, #3
 800b3ee:	4a3e      	ldr	r2, [pc, #248]	@ (800b4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800b3f0:	fa22 f303 	lsr.w	r3, r2, r3
 800b3f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3f6:	e070      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3fc:	e06d      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b3fe:	4b39      	ldr	r3, [pc, #228]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b406:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b40a:	d102      	bne.n	800b412 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800b40c:	4b37      	ldr	r3, [pc, #220]	@ (800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800b40e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b410:	e063      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b412:	2300      	movs	r3, #0
 800b414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b416:	e060      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b418:	4b32      	ldr	r3, [pc, #200]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b420:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b424:	d102      	bne.n	800b42c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800b426:	4b32      	ldr	r3, [pc, #200]	@ (800b4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b428:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b42a:	e056      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b42c:	2300      	movs	r3, #0
 800b42e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b430:	e053      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b432:	2300      	movs	r3, #0
 800b434:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b436:	e050      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b43c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b440:	430b      	orrs	r3, r1
 800b442:	d148      	bne.n	800b4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b444:	4b27      	ldr	r3, [pc, #156]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b448:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b44c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b44e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b450:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b454:	d02a      	beq.n	800b4ac <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800b456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b458:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b45c:	d838      	bhi.n	800b4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800b45e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b460:	2b00      	cmp	r3, #0
 800b462:	d004      	beq.n	800b46e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800b464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b466:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b46a:	d00d      	beq.n	800b488 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800b46c:	e030      	b.n	800b4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b46e:	4b1d      	ldr	r3, [pc, #116]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b476:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b47a:	d102      	bne.n	800b482 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800b47c:	4b1c      	ldr	r3, [pc, #112]	@ (800b4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b480:	e02b      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b482:	2300      	movs	r3, #0
 800b484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b486:	e028      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b488:	4b16      	ldr	r3, [pc, #88]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b490:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b494:	d107      	bne.n	800b4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b496:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b49a:	4618      	mov	r0, r3
 800b49c:	f000 fae8 	bl	800ba70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b4a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4a4:	e019      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4aa:	e016      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b4ac:	4b0d      	ldr	r3, [pc, #52]	@ (800b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b4b8:	d107      	bne.n	800b4ca <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b4ba:	f107 0318 	add.w	r3, r7, #24
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f000 f82e 	bl	800b520 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b4c4:	69fb      	ldr	r3, [r7, #28]
 800b4c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4c8:	e007      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4ce:	e004      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4d4:	e001      	b.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b4da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3740      	adds	r7, #64	@ 0x40
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}
 800b4e4:	58024400 	.word	0x58024400
 800b4e8:	03d09000 	.word	0x03d09000
 800b4ec:	003d0900 	.word	0x003d0900
 800b4f0:	00f42400 	.word	0x00f42400

0800b4f4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b4f8:	f7fe f944 	bl	8009784 <HAL_RCC_GetHCLKFreq>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	4b06      	ldr	r3, [pc, #24]	@ (800b518 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b500:	6a1b      	ldr	r3, [r3, #32]
 800b502:	091b      	lsrs	r3, r3, #4
 800b504:	f003 0307 	and.w	r3, r3, #7
 800b508:	4904      	ldr	r1, [pc, #16]	@ (800b51c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b50a:	5ccb      	ldrb	r3, [r1, r3]
 800b50c:	f003 031f 	and.w	r3, r3, #31
 800b510:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b514:	4618      	mov	r0, r3
 800b516:	bd80      	pop	{r7, pc}
 800b518:	58024400 	.word	0x58024400
 800b51c:	0807bbec 	.word	0x0807bbec

0800b520 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b520:	b480      	push	{r7}
 800b522:	b089      	sub	sp, #36	@ 0x24
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b528:	4ba1      	ldr	r3, [pc, #644]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b52a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b52c:	f003 0303 	and.w	r3, r3, #3
 800b530:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b532:	4b9f      	ldr	r3, [pc, #636]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b536:	0b1b      	lsrs	r3, r3, #12
 800b538:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b53c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b53e:	4b9c      	ldr	r3, [pc, #624]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b542:	091b      	lsrs	r3, r3, #4
 800b544:	f003 0301 	and.w	r3, r3, #1
 800b548:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b54a:	4b99      	ldr	r3, [pc, #612]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b54c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b54e:	08db      	lsrs	r3, r3, #3
 800b550:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b554:	693a      	ldr	r2, [r7, #16]
 800b556:	fb02 f303 	mul.w	r3, r2, r3
 800b55a:	ee07 3a90 	vmov	s15, r3
 800b55e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b562:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	f000 8111 	beq.w	800b790 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b56e:	69bb      	ldr	r3, [r7, #24]
 800b570:	2b02      	cmp	r3, #2
 800b572:	f000 8083 	beq.w	800b67c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b576:	69bb      	ldr	r3, [r7, #24]
 800b578:	2b02      	cmp	r3, #2
 800b57a:	f200 80a1 	bhi.w	800b6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b57e:	69bb      	ldr	r3, [r7, #24]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d003      	beq.n	800b58c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b584:	69bb      	ldr	r3, [r7, #24]
 800b586:	2b01      	cmp	r3, #1
 800b588:	d056      	beq.n	800b638 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b58a:	e099      	b.n	800b6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b58c:	4b88      	ldr	r3, [pc, #544]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f003 0320 	and.w	r3, r3, #32
 800b594:	2b00      	cmp	r3, #0
 800b596:	d02d      	beq.n	800b5f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b598:	4b85      	ldr	r3, [pc, #532]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	08db      	lsrs	r3, r3, #3
 800b59e:	f003 0303 	and.w	r3, r3, #3
 800b5a2:	4a84      	ldr	r2, [pc, #528]	@ (800b7b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b5a4:	fa22 f303 	lsr.w	r3, r2, r3
 800b5a8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	ee07 3a90 	vmov	s15, r3
 800b5b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5b4:	697b      	ldr	r3, [r7, #20]
 800b5b6:	ee07 3a90 	vmov	s15, r3
 800b5ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5c2:	4b7b      	ldr	r3, [pc, #492]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5ca:	ee07 3a90 	vmov	s15, r3
 800b5ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b5da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b5f2:	e087      	b.n	800b704 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	ee07 3a90 	vmov	s15, r3
 800b5fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b7bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b606:	4b6a      	ldr	r3, [pc, #424]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b60a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b60e:	ee07 3a90 	vmov	s15, r3
 800b612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b616:	ed97 6a03 	vldr	s12, [r7, #12]
 800b61a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b61e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b62a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b62e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b636:	e065      	b.n	800b704 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	ee07 3a90 	vmov	s15, r3
 800b63e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b642:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b7c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b64a:	4b59      	ldr	r3, [pc, #356]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b64c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b64e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b652:	ee07 3a90 	vmov	s15, r3
 800b656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b65a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b65e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b66a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b66e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b672:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b676:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b67a:	e043      	b.n	800b704 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	ee07 3a90 	vmov	s15, r3
 800b682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b686:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b7c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b68a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b68e:	4b48      	ldr	r3, [pc, #288]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b696:	ee07 3a90 	vmov	s15, r3
 800b69a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b69e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b6a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6be:	e021      	b.n	800b704 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	ee07 3a90 	vmov	s15, r3
 800b6c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b7c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b6ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6d2:	4b37      	ldr	r3, [pc, #220]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6da:	ee07 3a90 	vmov	s15, r3
 800b6de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b6ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b702:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b704:	4b2a      	ldr	r3, [pc, #168]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b708:	0a5b      	lsrs	r3, r3, #9
 800b70a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b70e:	ee07 3a90 	vmov	s15, r3
 800b712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b716:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b71a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b71e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b722:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b72a:	ee17 2a90 	vmov	r2, s15
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b732:	4b1f      	ldr	r3, [pc, #124]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b736:	0c1b      	lsrs	r3, r3, #16
 800b738:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b73c:	ee07 3a90 	vmov	s15, r3
 800b740:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b744:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b748:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b74c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b750:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b754:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b758:	ee17 2a90 	vmov	r2, s15
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b760:	4b13      	ldr	r3, [pc, #76]	@ (800b7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b764:	0e1b      	lsrs	r3, r3, #24
 800b766:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b76a:	ee07 3a90 	vmov	s15, r3
 800b76e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b772:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b776:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b77a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b77e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b786:	ee17 2a90 	vmov	r2, s15
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b78e:	e008      	b.n	800b7a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2200      	movs	r2, #0
 800b794:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2200      	movs	r2, #0
 800b79a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2200      	movs	r2, #0
 800b7a0:	609a      	str	r2, [r3, #8]
}
 800b7a2:	bf00      	nop
 800b7a4:	3724      	adds	r7, #36	@ 0x24
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop
 800b7b0:	58024400 	.word	0x58024400
 800b7b4:	03d09000 	.word	0x03d09000
 800b7b8:	46000000 	.word	0x46000000
 800b7bc:	4c742400 	.word	0x4c742400
 800b7c0:	4a742400 	.word	0x4a742400
 800b7c4:	4b742400 	.word	0x4b742400

0800b7c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b089      	sub	sp, #36	@ 0x24
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b7d0:	4ba1      	ldr	r3, [pc, #644]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7d4:	f003 0303 	and.w	r3, r3, #3
 800b7d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b7da:	4b9f      	ldr	r3, [pc, #636]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7de:	0d1b      	lsrs	r3, r3, #20
 800b7e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b7e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b7e6:	4b9c      	ldr	r3, [pc, #624]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ea:	0a1b      	lsrs	r3, r3, #8
 800b7ec:	f003 0301 	and.w	r3, r3, #1
 800b7f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b7f2:	4b99      	ldr	r3, [pc, #612]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7f6:	08db      	lsrs	r3, r3, #3
 800b7f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b7fc:	693a      	ldr	r2, [r7, #16]
 800b7fe:	fb02 f303 	mul.w	r3, r2, r3
 800b802:	ee07 3a90 	vmov	s15, r3
 800b806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b80a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	2b00      	cmp	r3, #0
 800b812:	f000 8111 	beq.w	800ba38 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b816:	69bb      	ldr	r3, [r7, #24]
 800b818:	2b02      	cmp	r3, #2
 800b81a:	f000 8083 	beq.w	800b924 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b81e:	69bb      	ldr	r3, [r7, #24]
 800b820:	2b02      	cmp	r3, #2
 800b822:	f200 80a1 	bhi.w	800b968 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b826:	69bb      	ldr	r3, [r7, #24]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d003      	beq.n	800b834 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d056      	beq.n	800b8e0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b832:	e099      	b.n	800b968 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b834:	4b88      	ldr	r3, [pc, #544]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f003 0320 	and.w	r3, r3, #32
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d02d      	beq.n	800b89c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b840:	4b85      	ldr	r3, [pc, #532]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	08db      	lsrs	r3, r3, #3
 800b846:	f003 0303 	and.w	r3, r3, #3
 800b84a:	4a84      	ldr	r2, [pc, #528]	@ (800ba5c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b84c:	fa22 f303 	lsr.w	r3, r2, r3
 800b850:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	ee07 3a90 	vmov	s15, r3
 800b858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	ee07 3a90 	vmov	s15, r3
 800b862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b86a:	4b7b      	ldr	r3, [pc, #492]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b86c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b86e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b872:	ee07 3a90 	vmov	s15, r3
 800b876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b87a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b87e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ba60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b88a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b88e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b892:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b896:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b89a:	e087      	b.n	800b9ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b89c:	697b      	ldr	r3, [r7, #20]
 800b89e:	ee07 3a90 	vmov	s15, r3
 800b8a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ba64 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b8aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8ae:	4b6a      	ldr	r3, [pc, #424]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8b6:	ee07 3a90 	vmov	s15, r3
 800b8ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8be:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ba60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b8c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8de:	e065      	b.n	800b9ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b8e0:	697b      	ldr	r3, [r7, #20]
 800b8e2:	ee07 3a90 	vmov	s15, r3
 800b8e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ba68 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b8ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8f2:	4b59      	ldr	r3, [pc, #356]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8fa:	ee07 3a90 	vmov	s15, r3
 800b8fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b902:	ed97 6a03 	vldr	s12, [r7, #12]
 800b906:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ba60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b90a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b90e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b912:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b91a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b91e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b922:	e043      	b.n	800b9ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b924:	697b      	ldr	r3, [r7, #20]
 800b926:	ee07 3a90 	vmov	s15, r3
 800b92a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b92e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ba6c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b936:	4b48      	ldr	r3, [pc, #288]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b93a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b93e:	ee07 3a90 	vmov	s15, r3
 800b942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b946:	ed97 6a03 	vldr	s12, [r7, #12]
 800b94a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ba60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b94e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b956:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b95a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b95e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b962:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b966:	e021      	b.n	800b9ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	ee07 3a90 	vmov	s15, r3
 800b96e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b972:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ba68 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b976:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b97a:	4b37      	ldr	r3, [pc, #220]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b97c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b97e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b982:	ee07 3a90 	vmov	s15, r3
 800b986:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b98a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b98e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ba60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b992:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b996:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b99a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b99e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b9aa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b9ac:	4b2a      	ldr	r3, [pc, #168]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9b0:	0a5b      	lsrs	r3, r3, #9
 800b9b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9b6:	ee07 3a90 	vmov	s15, r3
 800b9ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9d2:	ee17 2a90 	vmov	r2, s15
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b9da:	4b1f      	ldr	r3, [pc, #124]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9de:	0c1b      	lsrs	r3, r3, #16
 800b9e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9e4:	ee07 3a90 	vmov	s15, r3
 800b9e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba00:	ee17 2a90 	vmov	r2, s15
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800ba08:	4b13      	ldr	r3, [pc, #76]	@ (800ba58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba0c:	0e1b      	lsrs	r3, r3, #24
 800ba0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba12:	ee07 3a90 	vmov	s15, r3
 800ba16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba22:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba2e:	ee17 2a90 	vmov	r2, s15
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ba36:	e008      	b.n	800ba4a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2200      	movs	r2, #0
 800ba48:	609a      	str	r2, [r3, #8]
}
 800ba4a:	bf00      	nop
 800ba4c:	3724      	adds	r7, #36	@ 0x24
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba54:	4770      	bx	lr
 800ba56:	bf00      	nop
 800ba58:	58024400 	.word	0x58024400
 800ba5c:	03d09000 	.word	0x03d09000
 800ba60:	46000000 	.word	0x46000000
 800ba64:	4c742400 	.word	0x4c742400
 800ba68:	4a742400 	.word	0x4a742400
 800ba6c:	4b742400 	.word	0x4b742400

0800ba70 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b089      	sub	sp, #36	@ 0x24
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ba78:	4ba0      	ldr	r3, [pc, #640]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba7c:	f003 0303 	and.w	r3, r3, #3
 800ba80:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ba82:	4b9e      	ldr	r3, [pc, #632]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba86:	091b      	lsrs	r3, r3, #4
 800ba88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ba8c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ba8e:	4b9b      	ldr	r3, [pc, #620]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba92:	f003 0301 	and.w	r3, r3, #1
 800ba96:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ba98:	4b98      	ldr	r3, [pc, #608]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba9c:	08db      	lsrs	r3, r3, #3
 800ba9e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800baa2:	693a      	ldr	r2, [r7, #16]
 800baa4:	fb02 f303 	mul.w	r3, r2, r3
 800baa8:	ee07 3a90 	vmov	s15, r3
 800baac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bab0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800bab4:	697b      	ldr	r3, [r7, #20]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	f000 8111 	beq.w	800bcde <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800babc:	69bb      	ldr	r3, [r7, #24]
 800babe:	2b02      	cmp	r3, #2
 800bac0:	f000 8083 	beq.w	800bbca <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800bac4:	69bb      	ldr	r3, [r7, #24]
 800bac6:	2b02      	cmp	r3, #2
 800bac8:	f200 80a1 	bhi.w	800bc0e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800bacc:	69bb      	ldr	r3, [r7, #24]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d003      	beq.n	800bada <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800bad2:	69bb      	ldr	r3, [r7, #24]
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	d056      	beq.n	800bb86 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800bad8:	e099      	b.n	800bc0e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bada:	4b88      	ldr	r3, [pc, #544]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f003 0320 	and.w	r3, r3, #32
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d02d      	beq.n	800bb42 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bae6:	4b85      	ldr	r3, [pc, #532]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	08db      	lsrs	r3, r3, #3
 800baec:	f003 0303 	and.w	r3, r3, #3
 800baf0:	4a83      	ldr	r2, [pc, #524]	@ (800bd00 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800baf2:	fa22 f303 	lsr.w	r3, r2, r3
 800baf6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	ee07 3a90 	vmov	s15, r3
 800bafe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	ee07 3a90 	vmov	s15, r3
 800bb08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb10:	4b7a      	ldr	r3, [pc, #488]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb18:	ee07 3a90 	vmov	s15, r3
 800bb1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb20:	ed97 6a03 	vldr	s12, [r7, #12]
 800bb24:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800bd04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bb28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bb2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bb30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bb34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb3c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800bb40:	e087      	b.n	800bc52 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	ee07 3a90 	vmov	s15, r3
 800bb48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb4c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800bd08 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bb50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb54:	4b69      	ldr	r3, [pc, #420]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb5c:	ee07 3a90 	vmov	s15, r3
 800bb60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb64:	ed97 6a03 	vldr	s12, [r7, #12]
 800bb68:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800bd04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bb6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bb70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bb74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bb78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bb84:	e065      	b.n	800bc52 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	ee07 3a90 	vmov	s15, r3
 800bb8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb90:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800bd0c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800bb94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb98:	4b58      	ldr	r3, [pc, #352]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bba0:	ee07 3a90 	vmov	s15, r3
 800bba4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bba8:	ed97 6a03 	vldr	s12, [r7, #12]
 800bbac:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800bd04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bbb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bbc8:	e043      	b.n	800bc52 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	ee07 3a90 	vmov	s15, r3
 800bbd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbd4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800bd10 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800bbd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bbdc:	4b47      	ldr	r3, [pc, #284]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bbde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbe4:	ee07 3a90 	vmov	s15, r3
 800bbe8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbec:	ed97 6a03 	vldr	s12, [r7, #12]
 800bbf0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800bd04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bbf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbfc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc0c:	e021      	b.n	800bc52 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bc0e:	697b      	ldr	r3, [r7, #20]
 800bc10:	ee07 3a90 	vmov	s15, r3
 800bc14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc18:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800bd08 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bc1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc20:	4b36      	ldr	r3, [pc, #216]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc28:	ee07 3a90 	vmov	s15, r3
 800bc2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc30:	ed97 6a03 	vldr	s12, [r7, #12]
 800bc34:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800bd04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bc38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc48:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc4c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc50:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800bc52:	4b2a      	ldr	r3, [pc, #168]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc56:	0a5b      	lsrs	r3, r3, #9
 800bc58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc5c:	ee07 3a90 	vmov	s15, r3
 800bc60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bc68:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bc6c:	edd7 6a07 	vldr	s13, [r7, #28]
 800bc70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bc74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bc78:	ee17 2a90 	vmov	r2, s15
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800bc80:	4b1e      	ldr	r3, [pc, #120]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc84:	0c1b      	lsrs	r3, r3, #16
 800bc86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc8a:	ee07 3a90 	vmov	s15, r3
 800bc8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bc96:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bc9a:	edd7 6a07 	vldr	s13, [r7, #28]
 800bc9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bca6:	ee17 2a90 	vmov	r2, s15
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800bcae:	4b13      	ldr	r3, [pc, #76]	@ (800bcfc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bcb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcb2:	0e1b      	lsrs	r3, r3, #24
 800bcb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bcb8:	ee07 3a90 	vmov	s15, r3
 800bcbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcc0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bcc4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bcc8:	edd7 6a07 	vldr	s13, [r7, #28]
 800bccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bcd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bcd4:	ee17 2a90 	vmov	r2, s15
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800bcdc:	e008      	b.n	800bcf0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	2200      	movs	r2, #0
 800bce2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2200      	movs	r2, #0
 800bcee:	609a      	str	r2, [r3, #8]
}
 800bcf0:	bf00      	nop
 800bcf2:	3724      	adds	r7, #36	@ 0x24
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr
 800bcfc:	58024400 	.word	0x58024400
 800bd00:	03d09000 	.word	0x03d09000
 800bd04:	46000000 	.word	0x46000000
 800bd08:	4c742400 	.word	0x4c742400
 800bd0c:	4a742400 	.word	0x4a742400
 800bd10:	4b742400 	.word	0x4b742400

0800bd14 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bd22:	4b53      	ldr	r3, [pc, #332]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bd24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd26:	f003 0303 	and.w	r3, r3, #3
 800bd2a:	2b03      	cmp	r3, #3
 800bd2c:	d101      	bne.n	800bd32 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800bd2e:	2301      	movs	r3, #1
 800bd30:	e099      	b.n	800be66 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800bd32:	4b4f      	ldr	r3, [pc, #316]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	4a4e      	ldr	r2, [pc, #312]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bd38:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bd3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd3e:	f7f6 f815 	bl	8001d6c <HAL_GetTick>
 800bd42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bd44:	e008      	b.n	800bd58 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bd46:	f7f6 f811 	bl	8001d6c <HAL_GetTick>
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	1ad3      	subs	r3, r2, r3
 800bd50:	2b02      	cmp	r3, #2
 800bd52:	d901      	bls.n	800bd58 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bd54:	2303      	movs	r3, #3
 800bd56:	e086      	b.n	800be66 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bd58:	4b45      	ldr	r3, [pc, #276]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d1f0      	bne.n	800bd46 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800bd64:	4b42      	ldr	r3, [pc, #264]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bd66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd68:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	031b      	lsls	r3, r3, #12
 800bd72:	493f      	ldr	r1, [pc, #252]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bd74:	4313      	orrs	r3, r2
 800bd76:	628b      	str	r3, [r1, #40]	@ 0x28
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	3b01      	subs	r3, #1
 800bd7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	689b      	ldr	r3, [r3, #8]
 800bd86:	3b01      	subs	r3, #1
 800bd88:	025b      	lsls	r3, r3, #9
 800bd8a:	b29b      	uxth	r3, r3
 800bd8c:	431a      	orrs	r2, r3
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	68db      	ldr	r3, [r3, #12]
 800bd92:	3b01      	subs	r3, #1
 800bd94:	041b      	lsls	r3, r3, #16
 800bd96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bd9a:	431a      	orrs	r2, r3
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	691b      	ldr	r3, [r3, #16]
 800bda0:	3b01      	subs	r3, #1
 800bda2:	061b      	lsls	r3, r3, #24
 800bda4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bda8:	4931      	ldr	r1, [pc, #196]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bdae:	4b30      	ldr	r3, [pc, #192]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdb2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	695b      	ldr	r3, [r3, #20]
 800bdba:	492d      	ldr	r1, [pc, #180]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdbc:	4313      	orrs	r3, r2
 800bdbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bdc0:	4b2b      	ldr	r3, [pc, #172]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdc4:	f023 0220 	bic.w	r2, r3, #32
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	699b      	ldr	r3, [r3, #24]
 800bdcc:	4928      	ldr	r1, [pc, #160]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bdd2:	4b27      	ldr	r3, [pc, #156]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdd6:	4a26      	ldr	r2, [pc, #152]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdd8:	f023 0310 	bic.w	r3, r3, #16
 800bddc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bdde:	4b24      	ldr	r3, [pc, #144]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bde0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bde2:	4b24      	ldr	r3, [pc, #144]	@ (800be74 <RCCEx_PLL2_Config+0x160>)
 800bde4:	4013      	ands	r3, r2
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	69d2      	ldr	r2, [r2, #28]
 800bdea:	00d2      	lsls	r2, r2, #3
 800bdec:	4920      	ldr	r1, [pc, #128]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdee:	4313      	orrs	r3, r2
 800bdf0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bdf2:	4b1f      	ldr	r3, [pc, #124]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdf6:	4a1e      	ldr	r2, [pc, #120]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800bdf8:	f043 0310 	orr.w	r3, r3, #16
 800bdfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d106      	bne.n	800be12 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800be04:	4b1a      	ldr	r3, [pc, #104]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be08:	4a19      	ldr	r2, [pc, #100]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be0a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800be0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800be10:	e00f      	b.n	800be32 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	2b01      	cmp	r3, #1
 800be16:	d106      	bne.n	800be26 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800be18:	4b15      	ldr	r3, [pc, #84]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be1c:	4a14      	ldr	r2, [pc, #80]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800be24:	e005      	b.n	800be32 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800be26:	4b12      	ldr	r3, [pc, #72]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be2a:	4a11      	ldr	r2, [pc, #68]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800be30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800be32:	4b0f      	ldr	r3, [pc, #60]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	4a0e      	ldr	r2, [pc, #56]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be38:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800be3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be3e:	f7f5 ff95 	bl	8001d6c <HAL_GetTick>
 800be42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800be44:	e008      	b.n	800be58 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800be46:	f7f5 ff91 	bl	8001d6c <HAL_GetTick>
 800be4a:	4602      	mov	r2, r0
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	1ad3      	subs	r3, r2, r3
 800be50:	2b02      	cmp	r3, #2
 800be52:	d901      	bls.n	800be58 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800be54:	2303      	movs	r3, #3
 800be56:	e006      	b.n	800be66 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800be58:	4b05      	ldr	r3, [pc, #20]	@ (800be70 <RCCEx_PLL2_Config+0x15c>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be60:	2b00      	cmp	r3, #0
 800be62:	d0f0      	beq.n	800be46 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800be64:	7bfb      	ldrb	r3, [r7, #15]
}
 800be66:	4618      	mov	r0, r3
 800be68:	3710      	adds	r7, #16
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}
 800be6e:	bf00      	nop
 800be70:	58024400 	.word	0x58024400
 800be74:	ffff0007 	.word	0xffff0007

0800be78 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800be82:	2300      	movs	r3, #0
 800be84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800be86:	4b53      	ldr	r3, [pc, #332]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800be88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be8a:	f003 0303 	and.w	r3, r3, #3
 800be8e:	2b03      	cmp	r3, #3
 800be90:	d101      	bne.n	800be96 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800be92:	2301      	movs	r3, #1
 800be94:	e099      	b.n	800bfca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800be96:	4b4f      	ldr	r3, [pc, #316]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	4a4e      	ldr	r2, [pc, #312]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800be9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bea0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bea2:	f7f5 ff63 	bl	8001d6c <HAL_GetTick>
 800bea6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bea8:	e008      	b.n	800bebc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800beaa:	f7f5 ff5f 	bl	8001d6c <HAL_GetTick>
 800beae:	4602      	mov	r2, r0
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	1ad3      	subs	r3, r2, r3
 800beb4:	2b02      	cmp	r3, #2
 800beb6:	d901      	bls.n	800bebc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800beb8:	2303      	movs	r3, #3
 800beba:	e086      	b.n	800bfca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bebc:	4b45      	ldr	r3, [pc, #276]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d1f0      	bne.n	800beaa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bec8:	4b42      	ldr	r3, [pc, #264]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800beca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800becc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	051b      	lsls	r3, r3, #20
 800bed6:	493f      	ldr	r1, [pc, #252]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bed8:	4313      	orrs	r3, r2
 800beda:	628b      	str	r3, [r1, #40]	@ 0x28
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	685b      	ldr	r3, [r3, #4]
 800bee0:	3b01      	subs	r3, #1
 800bee2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	3b01      	subs	r3, #1
 800beec:	025b      	lsls	r3, r3, #9
 800beee:	b29b      	uxth	r3, r3
 800bef0:	431a      	orrs	r2, r3
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	68db      	ldr	r3, [r3, #12]
 800bef6:	3b01      	subs	r3, #1
 800bef8:	041b      	lsls	r3, r3, #16
 800befa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800befe:	431a      	orrs	r2, r3
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	691b      	ldr	r3, [r3, #16]
 800bf04:	3b01      	subs	r3, #1
 800bf06:	061b      	lsls	r3, r3, #24
 800bf08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bf0c:	4931      	ldr	r1, [pc, #196]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf0e:	4313      	orrs	r3, r2
 800bf10:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bf12:	4b30      	ldr	r3, [pc, #192]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf16:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	695b      	ldr	r3, [r3, #20]
 800bf1e:	492d      	ldr	r1, [pc, #180]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf20:	4313      	orrs	r3, r2
 800bf22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bf24:	4b2b      	ldr	r3, [pc, #172]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf28:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	699b      	ldr	r3, [r3, #24]
 800bf30:	4928      	ldr	r1, [pc, #160]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf32:	4313      	orrs	r3, r2
 800bf34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bf36:	4b27      	ldr	r3, [pc, #156]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf3a:	4a26      	ldr	r2, [pc, #152]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bf42:	4b24      	ldr	r3, [pc, #144]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf46:	4b24      	ldr	r3, [pc, #144]	@ (800bfd8 <RCCEx_PLL3_Config+0x160>)
 800bf48:	4013      	ands	r3, r2
 800bf4a:	687a      	ldr	r2, [r7, #4]
 800bf4c:	69d2      	ldr	r2, [r2, #28]
 800bf4e:	00d2      	lsls	r2, r2, #3
 800bf50:	4920      	ldr	r1, [pc, #128]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf52:	4313      	orrs	r3, r2
 800bf54:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bf56:	4b1f      	ldr	r3, [pc, #124]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf5a:	4a1e      	ldr	r2, [pc, #120]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bf60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d106      	bne.n	800bf76 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bf68:	4b1a      	ldr	r3, [pc, #104]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf6c:	4a19      	ldr	r2, [pc, #100]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bf72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bf74:	e00f      	b.n	800bf96 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	2b01      	cmp	r3, #1
 800bf7a:	d106      	bne.n	800bf8a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bf7c:	4b15      	ldr	r3, [pc, #84]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf80:	4a14      	ldr	r2, [pc, #80]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bf86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bf88:	e005      	b.n	800bf96 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bf8a:	4b12      	ldr	r3, [pc, #72]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf8e:	4a11      	ldr	r2, [pc, #68]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bf94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bf96:	4b0f      	ldr	r3, [pc, #60]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	4a0e      	ldr	r2, [pc, #56]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bf9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bfa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfa2:	f7f5 fee3 	bl	8001d6c <HAL_GetTick>
 800bfa6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bfa8:	e008      	b.n	800bfbc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bfaa:	f7f5 fedf 	bl	8001d6c <HAL_GetTick>
 800bfae:	4602      	mov	r2, r0
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	1ad3      	subs	r3, r2, r3
 800bfb4:	2b02      	cmp	r3, #2
 800bfb6:	d901      	bls.n	800bfbc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bfb8:	2303      	movs	r3, #3
 800bfba:	e006      	b.n	800bfca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bfbc:	4b05      	ldr	r3, [pc, #20]	@ (800bfd4 <RCCEx_PLL3_Config+0x15c>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d0f0      	beq.n	800bfaa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bfc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3710      	adds	r7, #16
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}
 800bfd2:	bf00      	nop
 800bfd4:	58024400 	.word	0x58024400
 800bfd8:	ffff0007 	.word	0xffff0007

0800bfdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b082      	sub	sp, #8
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d101      	bne.n	800bfee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bfea:	2301      	movs	r3, #1
 800bfec:	e049      	b.n	800c082 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bff4:	b2db      	uxtb	r3, r3
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d106      	bne.n	800c008 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2200      	movs	r2, #0
 800bffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	f7f5 fdd8 	bl	8001bb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2202      	movs	r2, #2
 800c00c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681a      	ldr	r2, [r3, #0]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	3304      	adds	r3, #4
 800c018:	4619      	mov	r1, r3
 800c01a:	4610      	mov	r0, r2
 800c01c:	f000 fb12 	bl	800c644 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2201      	movs	r2, #1
 800c024:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2201      	movs	r2, #1
 800c02c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2201      	movs	r2, #1
 800c034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2201      	movs	r2, #1
 800c03c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2201      	movs	r2, #1
 800c044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	2201      	movs	r2, #1
 800c04c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2201      	movs	r2, #1
 800c054:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2201      	movs	r2, #1
 800c05c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	2201      	movs	r2, #1
 800c064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2201      	movs	r2, #1
 800c06c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2201      	movs	r2, #1
 800c074:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2201      	movs	r2, #1
 800c07c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c080:	2300      	movs	r3, #0
}
 800c082:	4618      	mov	r0, r3
 800c084:	3708      	adds	r7, #8
 800c086:	46bd      	mov	sp, r7
 800c088:	bd80      	pop	{r7, pc}
	...

0800c08c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b085      	sub	sp, #20
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c09a:	b2db      	uxtb	r3, r3
 800c09c:	2b01      	cmp	r3, #1
 800c09e:	d001      	beq.n	800c0a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	e05e      	b.n	800c162 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2202      	movs	r2, #2
 800c0a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	68da      	ldr	r2, [r3, #12]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	f042 0201 	orr.w	r2, r2, #1
 800c0ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4a2b      	ldr	r2, [pc, #172]	@ (800c170 <HAL_TIM_Base_Start_IT+0xe4>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d02c      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0ce:	d027      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	4a27      	ldr	r2, [pc, #156]	@ (800c174 <HAL_TIM_Base_Start_IT+0xe8>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d022      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4a26      	ldr	r2, [pc, #152]	@ (800c178 <HAL_TIM_Base_Start_IT+0xec>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d01d      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a24      	ldr	r2, [pc, #144]	@ (800c17c <HAL_TIM_Base_Start_IT+0xf0>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d018      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	4a23      	ldr	r2, [pc, #140]	@ (800c180 <HAL_TIM_Base_Start_IT+0xf4>)
 800c0f4:	4293      	cmp	r3, r2
 800c0f6:	d013      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	4a21      	ldr	r2, [pc, #132]	@ (800c184 <HAL_TIM_Base_Start_IT+0xf8>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d00e      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	4a20      	ldr	r2, [pc, #128]	@ (800c188 <HAL_TIM_Base_Start_IT+0xfc>)
 800c108:	4293      	cmp	r3, r2
 800c10a:	d009      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	4a1e      	ldr	r2, [pc, #120]	@ (800c18c <HAL_TIM_Base_Start_IT+0x100>)
 800c112:	4293      	cmp	r3, r2
 800c114:	d004      	beq.n	800c120 <HAL_TIM_Base_Start_IT+0x94>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	4a1d      	ldr	r2, [pc, #116]	@ (800c190 <HAL_TIM_Base_Start_IT+0x104>)
 800c11c:	4293      	cmp	r3, r2
 800c11e:	d115      	bne.n	800c14c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	689a      	ldr	r2, [r3, #8]
 800c126:	4b1b      	ldr	r3, [pc, #108]	@ (800c194 <HAL_TIM_Base_Start_IT+0x108>)
 800c128:	4013      	ands	r3, r2
 800c12a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	2b06      	cmp	r3, #6
 800c130:	d015      	beq.n	800c15e <HAL_TIM_Base_Start_IT+0xd2>
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c138:	d011      	beq.n	800c15e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	681a      	ldr	r2, [r3, #0]
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	f042 0201 	orr.w	r2, r2, #1
 800c148:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c14a:	e008      	b.n	800c15e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	681a      	ldr	r2, [r3, #0]
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	f042 0201 	orr.w	r2, r2, #1
 800c15a:	601a      	str	r2, [r3, #0]
 800c15c:	e000      	b.n	800c160 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c15e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c160:	2300      	movs	r3, #0
}
 800c162:	4618      	mov	r0, r3
 800c164:	3714      	adds	r7, #20
 800c166:	46bd      	mov	sp, r7
 800c168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16c:	4770      	bx	lr
 800c16e:	bf00      	nop
 800c170:	40010000 	.word	0x40010000
 800c174:	40000400 	.word	0x40000400
 800c178:	40000800 	.word	0x40000800
 800c17c:	40000c00 	.word	0x40000c00
 800c180:	40010400 	.word	0x40010400
 800c184:	40001800 	.word	0x40001800
 800c188:	40014000 	.word	0x40014000
 800c18c:	4000e000 	.word	0x4000e000
 800c190:	4000e400 	.word	0x4000e400
 800c194:	00010007 	.word	0x00010007

0800c198 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c198:	b480      	push	{r7}
 800c19a:	b083      	sub	sp, #12
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	68da      	ldr	r2, [r3, #12]
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	f022 0201 	bic.w	r2, r2, #1
 800c1ae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	6a1a      	ldr	r2, [r3, #32]
 800c1b6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c1ba:	4013      	ands	r3, r2
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d10f      	bne.n	800c1e0 <HAL_TIM_Base_Stop_IT+0x48>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	6a1a      	ldr	r2, [r3, #32]
 800c1c6:	f240 4344 	movw	r3, #1092	@ 0x444
 800c1ca:	4013      	ands	r3, r2
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d107      	bne.n	800c1e0 <HAL_TIM_Base_Stop_IT+0x48>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	681a      	ldr	r2, [r3, #0]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f022 0201 	bic.w	r2, r2, #1
 800c1de:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800c1e8:	2300      	movs	r3, #0
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	370c      	adds	r7, #12
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f4:	4770      	bx	lr

0800c1f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c1f6:	b580      	push	{r7, lr}
 800c1f8:	b084      	sub	sp, #16
 800c1fa:	af00      	add	r7, sp, #0
 800c1fc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	68db      	ldr	r3, [r3, #12]
 800c204:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	691b      	ldr	r3, [r3, #16]
 800c20c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	f003 0302 	and.w	r3, r3, #2
 800c214:	2b00      	cmp	r3, #0
 800c216:	d020      	beq.n	800c25a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	f003 0302 	and.w	r3, r3, #2
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d01b      	beq.n	800c25a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f06f 0202 	mvn.w	r2, #2
 800c22a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2201      	movs	r2, #1
 800c230:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	699b      	ldr	r3, [r3, #24]
 800c238:	f003 0303 	and.w	r3, r3, #3
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d003      	beq.n	800c248 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c240:	6878      	ldr	r0, [r7, #4]
 800c242:	f000 f9e1 	bl	800c608 <HAL_TIM_IC_CaptureCallback>
 800c246:	e005      	b.n	800c254 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f000 f9d3 	bl	800c5f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f000 f9e4 	bl	800c61c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2200      	movs	r2, #0
 800c258:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	f003 0304 	and.w	r3, r3, #4
 800c260:	2b00      	cmp	r3, #0
 800c262:	d020      	beq.n	800c2a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	f003 0304 	and.w	r3, r3, #4
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d01b      	beq.n	800c2a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f06f 0204 	mvn.w	r2, #4
 800c276:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2202      	movs	r2, #2
 800c27c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	699b      	ldr	r3, [r3, #24]
 800c284:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d003      	beq.n	800c294 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	f000 f9bb 	bl	800c608 <HAL_TIM_IC_CaptureCallback>
 800c292:	e005      	b.n	800c2a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f000 f9ad 	bl	800c5f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f000 f9be 	bl	800c61c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	f003 0308 	and.w	r3, r3, #8
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d020      	beq.n	800c2f2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	f003 0308 	and.w	r3, r3, #8
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d01b      	beq.n	800c2f2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f06f 0208 	mvn.w	r2, #8
 800c2c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2204      	movs	r2, #4
 800c2c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	69db      	ldr	r3, [r3, #28]
 800c2d0:	f003 0303 	and.w	r3, r3, #3
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d003      	beq.n	800c2e0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f000 f995 	bl	800c608 <HAL_TIM_IC_CaptureCallback>
 800c2de:	e005      	b.n	800c2ec <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f000 f987 	bl	800c5f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 f998 	bl	800c61c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	f003 0310 	and.w	r3, r3, #16
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d020      	beq.n	800c33e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	f003 0310 	and.w	r3, r3, #16
 800c302:	2b00      	cmp	r3, #0
 800c304:	d01b      	beq.n	800c33e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f06f 0210 	mvn.w	r2, #16
 800c30e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2208      	movs	r2, #8
 800c314:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	69db      	ldr	r3, [r3, #28]
 800c31c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c320:	2b00      	cmp	r3, #0
 800c322:	d003      	beq.n	800c32c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f000 f96f 	bl	800c608 <HAL_TIM_IC_CaptureCallback>
 800c32a:	e005      	b.n	800c338 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c32c:	6878      	ldr	r0, [r7, #4]
 800c32e:	f000 f961 	bl	800c5f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f000 f972 	bl	800c61c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2200      	movs	r2, #0
 800c33c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	f003 0301 	and.w	r3, r3, #1
 800c344:	2b00      	cmp	r3, #0
 800c346:	d00c      	beq.n	800c362 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	f003 0301 	and.w	r3, r3, #1
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d007      	beq.n	800c362 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	f06f 0201 	mvn.w	r2, #1
 800c35a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c35c:	6878      	ldr	r0, [r7, #4]
 800c35e:	f7f4 fead 	bl	80010bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c362:	68bb      	ldr	r3, [r7, #8]
 800c364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d104      	bne.n	800c376 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c372:	2b00      	cmp	r3, #0
 800c374:	d00c      	beq.n	800c390 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d007      	beq.n	800c390 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f000 fb4a 	bl	800ca24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c396:	2b00      	cmp	r3, #0
 800c398:	d00c      	beq.n	800c3b4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d007      	beq.n	800c3b4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c3ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f000 fb42 	bl	800ca38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d00c      	beq.n	800c3d8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d007      	beq.n	800c3d8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c3d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f000 f92c 	bl	800c630 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	f003 0320 	and.w	r3, r3, #32
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d00c      	beq.n	800c3fc <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	f003 0320 	and.w	r3, r3, #32
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d007      	beq.n	800c3fc <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	f06f 0220 	mvn.w	r2, #32
 800c3f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f000 fb0a 	bl	800ca10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c3fc:	bf00      	nop
 800c3fe:	3710      	adds	r7, #16
 800c400:	46bd      	mov	sp, r7
 800c402:	bd80      	pop	{r7, pc}

0800c404 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b084      	sub	sp, #16
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
 800c40c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c40e:	2300      	movs	r3, #0
 800c410:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d101      	bne.n	800c420 <HAL_TIM_ConfigClockSource+0x1c>
 800c41c:	2302      	movs	r3, #2
 800c41e:	e0dc      	b.n	800c5da <HAL_TIM_ConfigClockSource+0x1d6>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2201      	movs	r2, #1
 800c424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2202      	movs	r2, #2
 800c42c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	689b      	ldr	r3, [r3, #8]
 800c436:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c438:	68ba      	ldr	r2, [r7, #8]
 800c43a:	4b6a      	ldr	r3, [pc, #424]	@ (800c5e4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c43c:	4013      	ands	r3, r2
 800c43e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c446:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	68ba      	ldr	r2, [r7, #8]
 800c44e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	4a64      	ldr	r2, [pc, #400]	@ (800c5e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c456:	4293      	cmp	r3, r2
 800c458:	f000 80a9 	beq.w	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c45c:	4a62      	ldr	r2, [pc, #392]	@ (800c5e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c45e:	4293      	cmp	r3, r2
 800c460:	f200 80ae 	bhi.w	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c464:	4a61      	ldr	r2, [pc, #388]	@ (800c5ec <HAL_TIM_ConfigClockSource+0x1e8>)
 800c466:	4293      	cmp	r3, r2
 800c468:	f000 80a1 	beq.w	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c46c:	4a5f      	ldr	r2, [pc, #380]	@ (800c5ec <HAL_TIM_ConfigClockSource+0x1e8>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	f200 80a6 	bhi.w	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c474:	4a5e      	ldr	r2, [pc, #376]	@ (800c5f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c476:	4293      	cmp	r3, r2
 800c478:	f000 8099 	beq.w	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c47c:	4a5c      	ldr	r2, [pc, #368]	@ (800c5f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c47e:	4293      	cmp	r3, r2
 800c480:	f200 809e 	bhi.w	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c484:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c488:	f000 8091 	beq.w	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c48c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c490:	f200 8096 	bhi.w	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c494:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c498:	f000 8089 	beq.w	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c49c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c4a0:	f200 808e 	bhi.w	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4a8:	d03e      	beq.n	800c528 <HAL_TIM_ConfigClockSource+0x124>
 800c4aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4ae:	f200 8087 	bhi.w	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c4b6:	f000 8086 	beq.w	800c5c6 <HAL_TIM_ConfigClockSource+0x1c2>
 800c4ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c4be:	d87f      	bhi.n	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4c0:	2b70      	cmp	r3, #112	@ 0x70
 800c4c2:	d01a      	beq.n	800c4fa <HAL_TIM_ConfigClockSource+0xf6>
 800c4c4:	2b70      	cmp	r3, #112	@ 0x70
 800c4c6:	d87b      	bhi.n	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4c8:	2b60      	cmp	r3, #96	@ 0x60
 800c4ca:	d050      	beq.n	800c56e <HAL_TIM_ConfigClockSource+0x16a>
 800c4cc:	2b60      	cmp	r3, #96	@ 0x60
 800c4ce:	d877      	bhi.n	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4d0:	2b50      	cmp	r3, #80	@ 0x50
 800c4d2:	d03c      	beq.n	800c54e <HAL_TIM_ConfigClockSource+0x14a>
 800c4d4:	2b50      	cmp	r3, #80	@ 0x50
 800c4d6:	d873      	bhi.n	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4d8:	2b40      	cmp	r3, #64	@ 0x40
 800c4da:	d058      	beq.n	800c58e <HAL_TIM_ConfigClockSource+0x18a>
 800c4dc:	2b40      	cmp	r3, #64	@ 0x40
 800c4de:	d86f      	bhi.n	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4e0:	2b30      	cmp	r3, #48	@ 0x30
 800c4e2:	d064      	beq.n	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c4e4:	2b30      	cmp	r3, #48	@ 0x30
 800c4e6:	d86b      	bhi.n	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4e8:	2b20      	cmp	r3, #32
 800c4ea:	d060      	beq.n	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c4ec:	2b20      	cmp	r3, #32
 800c4ee:	d867      	bhi.n	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d05c      	beq.n	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c4f4:	2b10      	cmp	r3, #16
 800c4f6:	d05a      	beq.n	800c5ae <HAL_TIM_ConfigClockSource+0x1aa>
 800c4f8:	e062      	b.n	800c5c0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c502:	683b      	ldr	r3, [r7, #0]
 800c504:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c50a:	f000 f9c5 	bl	800c898 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	689b      	ldr	r3, [r3, #8]
 800c514:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c51c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	68ba      	ldr	r2, [r7, #8]
 800c524:	609a      	str	r2, [r3, #8]
      break;
 800c526:	e04f      	b.n	800c5c8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c538:	f000 f9ae 	bl	800c898 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	689a      	ldr	r2, [r3, #8]
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c54a:	609a      	str	r2, [r3, #8]
      break;
 800c54c:	e03c      	b.n	800c5c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c55a:	461a      	mov	r2, r3
 800c55c:	f000 f91e 	bl	800c79c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	2150      	movs	r1, #80	@ 0x50
 800c566:	4618      	mov	r0, r3
 800c568:	f000 f978 	bl	800c85c <TIM_ITRx_SetConfig>
      break;
 800c56c:	e02c      	b.n	800c5c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c57a:	461a      	mov	r2, r3
 800c57c:	f000 f93d 	bl	800c7fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	2160      	movs	r1, #96	@ 0x60
 800c586:	4618      	mov	r0, r3
 800c588:	f000 f968 	bl	800c85c <TIM_ITRx_SetConfig>
      break;
 800c58c:	e01c      	b.n	800c5c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c59a:	461a      	mov	r2, r3
 800c59c:	f000 f8fe 	bl	800c79c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	2140      	movs	r1, #64	@ 0x40
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f000 f958 	bl	800c85c <TIM_ITRx_SetConfig>
      break;
 800c5ac:	e00c      	b.n	800c5c8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	4619      	mov	r1, r3
 800c5b8:	4610      	mov	r0, r2
 800c5ba:	f000 f94f 	bl	800c85c <TIM_ITRx_SetConfig>
      break;
 800c5be:	e003      	b.n	800c5c8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	73fb      	strb	r3, [r7, #15]
      break;
 800c5c4:	e000      	b.n	800c5c8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c5c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c5d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3710      	adds	r7, #16
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	ffceff88 	.word	0xffceff88
 800c5e8:	00100040 	.word	0x00100040
 800c5ec:	00100030 	.word	0x00100030
 800c5f0:	00100020 	.word	0x00100020

0800c5f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c5f4:	b480      	push	{r7}
 800c5f6:	b083      	sub	sp, #12
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c5fc:	bf00      	nop
 800c5fe:	370c      	adds	r7, #12
 800c600:	46bd      	mov	sp, r7
 800c602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c606:	4770      	bx	lr

0800c608 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c608:	b480      	push	{r7}
 800c60a:	b083      	sub	sp, #12
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c610:	bf00      	nop
 800c612:	370c      	adds	r7, #12
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr

0800c61c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c61c:	b480      	push	{r7}
 800c61e:	b083      	sub	sp, #12
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c624:	bf00      	nop
 800c626:	370c      	adds	r7, #12
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr

0800c630 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c630:	b480      	push	{r7}
 800c632:	b083      	sub	sp, #12
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c638:	bf00      	nop
 800c63a:	370c      	adds	r7, #12
 800c63c:	46bd      	mov	sp, r7
 800c63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c642:	4770      	bx	lr

0800c644 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c644:	b480      	push	{r7}
 800c646:	b085      	sub	sp, #20
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	4a47      	ldr	r2, [pc, #284]	@ (800c774 <TIM_Base_SetConfig+0x130>)
 800c658:	4293      	cmp	r3, r2
 800c65a:	d013      	beq.n	800c684 <TIM_Base_SetConfig+0x40>
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c662:	d00f      	beq.n	800c684 <TIM_Base_SetConfig+0x40>
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	4a44      	ldr	r2, [pc, #272]	@ (800c778 <TIM_Base_SetConfig+0x134>)
 800c668:	4293      	cmp	r3, r2
 800c66a:	d00b      	beq.n	800c684 <TIM_Base_SetConfig+0x40>
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	4a43      	ldr	r2, [pc, #268]	@ (800c77c <TIM_Base_SetConfig+0x138>)
 800c670:	4293      	cmp	r3, r2
 800c672:	d007      	beq.n	800c684 <TIM_Base_SetConfig+0x40>
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	4a42      	ldr	r2, [pc, #264]	@ (800c780 <TIM_Base_SetConfig+0x13c>)
 800c678:	4293      	cmp	r3, r2
 800c67a:	d003      	beq.n	800c684 <TIM_Base_SetConfig+0x40>
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	4a41      	ldr	r2, [pc, #260]	@ (800c784 <TIM_Base_SetConfig+0x140>)
 800c680:	4293      	cmp	r3, r2
 800c682:	d108      	bne.n	800c696 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c68a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	685b      	ldr	r3, [r3, #4]
 800c690:	68fa      	ldr	r2, [r7, #12]
 800c692:	4313      	orrs	r3, r2
 800c694:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	4a36      	ldr	r2, [pc, #216]	@ (800c774 <TIM_Base_SetConfig+0x130>)
 800c69a:	4293      	cmp	r3, r2
 800c69c:	d027      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6a4:	d023      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	4a33      	ldr	r2, [pc, #204]	@ (800c778 <TIM_Base_SetConfig+0x134>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d01f      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	4a32      	ldr	r2, [pc, #200]	@ (800c77c <TIM_Base_SetConfig+0x138>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d01b      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	4a31      	ldr	r2, [pc, #196]	@ (800c780 <TIM_Base_SetConfig+0x13c>)
 800c6ba:	4293      	cmp	r3, r2
 800c6bc:	d017      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	4a30      	ldr	r2, [pc, #192]	@ (800c784 <TIM_Base_SetConfig+0x140>)
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	d013      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	4a2f      	ldr	r2, [pc, #188]	@ (800c788 <TIM_Base_SetConfig+0x144>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d00f      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	4a2e      	ldr	r2, [pc, #184]	@ (800c78c <TIM_Base_SetConfig+0x148>)
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	d00b      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	4a2d      	ldr	r2, [pc, #180]	@ (800c790 <TIM_Base_SetConfig+0x14c>)
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d007      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	4a2c      	ldr	r2, [pc, #176]	@ (800c794 <TIM_Base_SetConfig+0x150>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d003      	beq.n	800c6ee <TIM_Base_SetConfig+0xaa>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	4a2b      	ldr	r2, [pc, #172]	@ (800c798 <TIM_Base_SetConfig+0x154>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d108      	bne.n	800c700 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c6f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	68db      	ldr	r3, [r3, #12]
 800c6fa:	68fa      	ldr	r2, [r7, #12]
 800c6fc:	4313      	orrs	r3, r2
 800c6fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	695b      	ldr	r3, [r3, #20]
 800c70a:	4313      	orrs	r3, r2
 800c70c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	689a      	ldr	r2, [r3, #8]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	681a      	ldr	r2, [r3, #0]
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	4a14      	ldr	r2, [pc, #80]	@ (800c774 <TIM_Base_SetConfig+0x130>)
 800c722:	4293      	cmp	r3, r2
 800c724:	d00f      	beq.n	800c746 <TIM_Base_SetConfig+0x102>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	4a16      	ldr	r2, [pc, #88]	@ (800c784 <TIM_Base_SetConfig+0x140>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d00b      	beq.n	800c746 <TIM_Base_SetConfig+0x102>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	4a15      	ldr	r2, [pc, #84]	@ (800c788 <TIM_Base_SetConfig+0x144>)
 800c732:	4293      	cmp	r3, r2
 800c734:	d007      	beq.n	800c746 <TIM_Base_SetConfig+0x102>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	4a14      	ldr	r2, [pc, #80]	@ (800c78c <TIM_Base_SetConfig+0x148>)
 800c73a:	4293      	cmp	r3, r2
 800c73c:	d003      	beq.n	800c746 <TIM_Base_SetConfig+0x102>
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	4a13      	ldr	r2, [pc, #76]	@ (800c790 <TIM_Base_SetConfig+0x14c>)
 800c742:	4293      	cmp	r3, r2
 800c744:	d103      	bne.n	800c74e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	691a      	ldr	r2, [r3, #16]
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f043 0204 	orr.w	r2, r3, #4
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2201      	movs	r2, #1
 800c75e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	68fa      	ldr	r2, [r7, #12]
 800c764:	601a      	str	r2, [r3, #0]
}
 800c766:	bf00      	nop
 800c768:	3714      	adds	r7, #20
 800c76a:	46bd      	mov	sp, r7
 800c76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c770:	4770      	bx	lr
 800c772:	bf00      	nop
 800c774:	40010000 	.word	0x40010000
 800c778:	40000400 	.word	0x40000400
 800c77c:	40000800 	.word	0x40000800
 800c780:	40000c00 	.word	0x40000c00
 800c784:	40010400 	.word	0x40010400
 800c788:	40014000 	.word	0x40014000
 800c78c:	40014400 	.word	0x40014400
 800c790:	40014800 	.word	0x40014800
 800c794:	4000e000 	.word	0x4000e000
 800c798:	4000e400 	.word	0x4000e400

0800c79c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b087      	sub	sp, #28
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	60f8      	str	r0, [r7, #12]
 800c7a4:	60b9      	str	r1, [r7, #8]
 800c7a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	6a1b      	ldr	r3, [r3, #32]
 800c7ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	6a1b      	ldr	r3, [r3, #32]
 800c7b2:	f023 0201 	bic.w	r2, r3, #1
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	699b      	ldr	r3, [r3, #24]
 800c7be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c7c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	011b      	lsls	r3, r3, #4
 800c7cc:	693a      	ldr	r2, [r7, #16]
 800c7ce:	4313      	orrs	r3, r2
 800c7d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c7d2:	697b      	ldr	r3, [r7, #20]
 800c7d4:	f023 030a 	bic.w	r3, r3, #10
 800c7d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c7da:	697a      	ldr	r2, [r7, #20]
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	693a      	ldr	r2, [r7, #16]
 800c7e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	697a      	ldr	r2, [r7, #20]
 800c7ec:	621a      	str	r2, [r3, #32]
}
 800c7ee:	bf00      	nop
 800c7f0:	371c      	adds	r7, #28
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f8:	4770      	bx	lr

0800c7fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c7fa:	b480      	push	{r7}
 800c7fc:	b087      	sub	sp, #28
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	60f8      	str	r0, [r7, #12]
 800c802:	60b9      	str	r1, [r7, #8]
 800c804:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	6a1b      	ldr	r3, [r3, #32]
 800c80a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	6a1b      	ldr	r3, [r3, #32]
 800c810:	f023 0210 	bic.w	r2, r3, #16
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	699b      	ldr	r3, [r3, #24]
 800c81c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c81e:	693b      	ldr	r3, [r7, #16]
 800c820:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c824:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	031b      	lsls	r3, r3, #12
 800c82a:	693a      	ldr	r2, [r7, #16]
 800c82c:	4313      	orrs	r3, r2
 800c82e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c836:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c838:	68bb      	ldr	r3, [r7, #8]
 800c83a:	011b      	lsls	r3, r3, #4
 800c83c:	697a      	ldr	r2, [r7, #20]
 800c83e:	4313      	orrs	r3, r2
 800c840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	693a      	ldr	r2, [r7, #16]
 800c846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	697a      	ldr	r2, [r7, #20]
 800c84c:	621a      	str	r2, [r3, #32]
}
 800c84e:	bf00      	nop
 800c850:	371c      	adds	r7, #28
 800c852:	46bd      	mov	sp, r7
 800c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c858:	4770      	bx	lr
	...

0800c85c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c85c:	b480      	push	{r7}
 800c85e:	b085      	sub	sp, #20
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	689b      	ldr	r3, [r3, #8]
 800c86a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c86c:	68fa      	ldr	r2, [r7, #12]
 800c86e:	4b09      	ldr	r3, [pc, #36]	@ (800c894 <TIM_ITRx_SetConfig+0x38>)
 800c870:	4013      	ands	r3, r2
 800c872:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c874:	683a      	ldr	r2, [r7, #0]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	4313      	orrs	r3, r2
 800c87a:	f043 0307 	orr.w	r3, r3, #7
 800c87e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	68fa      	ldr	r2, [r7, #12]
 800c884:	609a      	str	r2, [r3, #8]
}
 800c886:	bf00      	nop
 800c888:	3714      	adds	r7, #20
 800c88a:	46bd      	mov	sp, r7
 800c88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c890:	4770      	bx	lr
 800c892:	bf00      	nop
 800c894:	ffcfff8f 	.word	0xffcfff8f

0800c898 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c898:	b480      	push	{r7}
 800c89a:	b087      	sub	sp, #28
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	60f8      	str	r0, [r7, #12]
 800c8a0:	60b9      	str	r1, [r7, #8]
 800c8a2:	607a      	str	r2, [r7, #4]
 800c8a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	689b      	ldr	r3, [r3, #8]
 800c8aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c8ac:	697b      	ldr	r3, [r7, #20]
 800c8ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c8b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c8b4:	683b      	ldr	r3, [r7, #0]
 800c8b6:	021a      	lsls	r2, r3, #8
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	431a      	orrs	r2, r3
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	4313      	orrs	r3, r2
 800c8c0:	697a      	ldr	r2, [r7, #20]
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	697a      	ldr	r2, [r7, #20]
 800c8ca:	609a      	str	r2, [r3, #8]
}
 800c8cc:	bf00      	nop
 800c8ce:	371c      	adds	r7, #28
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d6:	4770      	bx	lr

0800c8d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b085      	sub	sp, #20
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
 800c8e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c8e8:	2b01      	cmp	r3, #1
 800c8ea:	d101      	bne.n	800c8f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c8ec:	2302      	movs	r3, #2
 800c8ee:	e077      	b.n	800c9e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2202      	movs	r2, #2
 800c8fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	689b      	ldr	r3, [r3, #8]
 800c90e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	4a35      	ldr	r2, [pc, #212]	@ (800c9ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c916:	4293      	cmp	r3, r2
 800c918:	d004      	beq.n	800c924 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	4a34      	ldr	r2, [pc, #208]	@ (800c9f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c920:	4293      	cmp	r3, r2
 800c922:	d108      	bne.n	800c936 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c92a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	685b      	ldr	r3, [r3, #4]
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	4313      	orrs	r3, r2
 800c934:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c93c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	68fa      	ldr	r2, [r7, #12]
 800c944:	4313      	orrs	r3, r2
 800c946:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	68fa      	ldr	r2, [r7, #12]
 800c94e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	4a25      	ldr	r2, [pc, #148]	@ (800c9ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d02c      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c962:	d027      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	4a22      	ldr	r2, [pc, #136]	@ (800c9f4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d022      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	4a21      	ldr	r2, [pc, #132]	@ (800c9f8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c974:	4293      	cmp	r3, r2
 800c976:	d01d      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	4a1f      	ldr	r2, [pc, #124]	@ (800c9fc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c97e:	4293      	cmp	r3, r2
 800c980:	d018      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	4a1a      	ldr	r2, [pc, #104]	@ (800c9f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c988:	4293      	cmp	r3, r2
 800c98a:	d013      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	4a1b      	ldr	r2, [pc, #108]	@ (800ca00 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c992:	4293      	cmp	r3, r2
 800c994:	d00e      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	4a1a      	ldr	r2, [pc, #104]	@ (800ca04 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800c99c:	4293      	cmp	r3, r2
 800c99e:	d009      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	4a18      	ldr	r2, [pc, #96]	@ (800ca08 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d004      	beq.n	800c9b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	4a17      	ldr	r2, [pc, #92]	@ (800ca0c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800c9b0:	4293      	cmp	r3, r2
 800c9b2:	d10c      	bne.n	800c9ce <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c9ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	689b      	ldr	r3, [r3, #8]
 800c9c0:	68ba      	ldr	r2, [r7, #8]
 800c9c2:	4313      	orrs	r3, r2
 800c9c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	68ba      	ldr	r2, [r7, #8]
 800c9cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2201      	movs	r2, #1
 800c9d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2200      	movs	r2, #0
 800c9da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c9de:	2300      	movs	r3, #0
}
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	3714      	adds	r7, #20
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ea:	4770      	bx	lr
 800c9ec:	40010000 	.word	0x40010000
 800c9f0:	40010400 	.word	0x40010400
 800c9f4:	40000400 	.word	0x40000400
 800c9f8:	40000800 	.word	0x40000800
 800c9fc:	40000c00 	.word	0x40000c00
 800ca00:	40001800 	.word	0x40001800
 800ca04:	40014000 	.word	0x40014000
 800ca08:	4000e000 	.word	0x4000e000
 800ca0c:	4000e400 	.word	0x4000e400

0800ca10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ca10:	b480      	push	{r7}
 800ca12:	b083      	sub	sp, #12
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ca18:	bf00      	nop
 800ca1a:	370c      	adds	r7, #12
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca22:	4770      	bx	lr

0800ca24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ca24:	b480      	push	{r7}
 800ca26:	b083      	sub	sp, #12
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ca2c:	bf00      	nop
 800ca2e:	370c      	adds	r7, #12
 800ca30:	46bd      	mov	sp, r7
 800ca32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca36:	4770      	bx	lr

0800ca38 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ca38:	b480      	push	{r7}
 800ca3a:	b083      	sub	sp, #12
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ca40:	bf00      	nop
 800ca42:	370c      	adds	r7, #12
 800ca44:	46bd      	mov	sp, r7
 800ca46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4a:	4770      	bx	lr

0800ca4c <memset>:
 800ca4c:	4402      	add	r2, r0
 800ca4e:	4603      	mov	r3, r0
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d100      	bne.n	800ca56 <memset+0xa>
 800ca54:	4770      	bx	lr
 800ca56:	f803 1b01 	strb.w	r1, [r3], #1
 800ca5a:	e7f9      	b.n	800ca50 <memset+0x4>

0800ca5c <__libc_init_array>:
 800ca5c:	b570      	push	{r4, r5, r6, lr}
 800ca5e:	4d0d      	ldr	r5, [pc, #52]	@ (800ca94 <__libc_init_array+0x38>)
 800ca60:	4c0d      	ldr	r4, [pc, #52]	@ (800ca98 <__libc_init_array+0x3c>)
 800ca62:	1b64      	subs	r4, r4, r5
 800ca64:	10a4      	asrs	r4, r4, #2
 800ca66:	2600      	movs	r6, #0
 800ca68:	42a6      	cmp	r6, r4
 800ca6a:	d109      	bne.n	800ca80 <__libc_init_array+0x24>
 800ca6c:	4d0b      	ldr	r5, [pc, #44]	@ (800ca9c <__libc_init_array+0x40>)
 800ca6e:	4c0c      	ldr	r4, [pc, #48]	@ (800caa0 <__libc_init_array+0x44>)
 800ca70:	f000 f826 	bl	800cac0 <_init>
 800ca74:	1b64      	subs	r4, r4, r5
 800ca76:	10a4      	asrs	r4, r4, #2
 800ca78:	2600      	movs	r6, #0
 800ca7a:	42a6      	cmp	r6, r4
 800ca7c:	d105      	bne.n	800ca8a <__libc_init_array+0x2e>
 800ca7e:	bd70      	pop	{r4, r5, r6, pc}
 800ca80:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca84:	4798      	blx	r3
 800ca86:	3601      	adds	r6, #1
 800ca88:	e7ee      	b.n	800ca68 <__libc_init_array+0xc>
 800ca8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca8e:	4798      	blx	r3
 800ca90:	3601      	adds	r6, #1
 800ca92:	e7f2      	b.n	800ca7a <__libc_init_array+0x1e>
 800ca94:	0807bc14 	.word	0x0807bc14
 800ca98:	0807bc14 	.word	0x0807bc14
 800ca9c:	0807bc14 	.word	0x0807bc14
 800caa0:	0807bc18 	.word	0x0807bc18

0800caa4 <memcpy>:
 800caa4:	440a      	add	r2, r1
 800caa6:	4291      	cmp	r1, r2
 800caa8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800caac:	d100      	bne.n	800cab0 <memcpy+0xc>
 800caae:	4770      	bx	lr
 800cab0:	b510      	push	{r4, lr}
 800cab2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cab6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800caba:	4291      	cmp	r1, r2
 800cabc:	d1f9      	bne.n	800cab2 <memcpy+0xe>
 800cabe:	bd10      	pop	{r4, pc}

0800cac0 <_init>:
 800cac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cac2:	bf00      	nop
 800cac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cac6:	bc08      	pop	{r3}
 800cac8:	469e      	mov	lr, r3
 800caca:	4770      	bx	lr

0800cacc <_fini>:
 800cacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cace:	bf00      	nop
 800cad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cad2:	bc08      	pop	{r3}
 800cad4:	469e      	mov	lr, r3
 800cad6:	4770      	bx	lr
