// Seed: 1237480394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_20;
endmodule
module module_1 (
    output logic   id_0,
    input  supply0 id_1,
    input  supply0 id_2
);
  tri0 id_4;
  logic [7:0] id_5;
  assign id_4 = -1'd0;
  initial
  fork : SymbolIdentifier
    id_0 <= 1'b0;
    if (-1) begin : LABEL_0
      if (-1) begin : LABEL_1
        #1;
        $unsigned(46);
        ;
        fork
          SystemTFIdentifier(-1, 1);
          id_5[-1] <= id_1 + -1;
        join_any
      end else id_0 <= -1;
    end
  join
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = -1'h0;
endmodule
