   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f3x0_hal_timer.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.hal_timer_init,"ax",%progbits
  16              		.align	1
  17              		.global	hal_timer_init
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	hal_timer_init:
  25              	.LFB119:
  26              		.file 1 "../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c"
   1:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
   2:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \file    gd32f3x0_hal_timer.c
   3:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief   TIMER driver
   4:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
   5:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \version 2023-08-01, V1.0.0, HAL firmware for GD32F3x0
   6:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
   7:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
   8:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*
   9:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     Copyright (c) 2023, GigaDevice Semiconductor Inc.
  10:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
  11:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** are permitted provided that the following conditions are met:
  13:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
  14:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        list of conditions and the following disclaimer.
  16:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        this list of conditions and the following disclaimer in the documentation
  18:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        and/or other materials provided with the distribution.
  19:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        may be used to endorse or promote products derived from this software without
  21:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        specific prior written permission.
  22:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
  23:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** OF SUCH DAMAGE.
  33:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
  34:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
  35:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #include "gd32f3x0_hal.h"
  36:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
  37:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* DMA callback function */
  38:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* DMA transmission complete(TC) callback for TIMER update DMA request */
  39:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _update_dma_full_transfer_complete(void *dma);
  40:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* DMA transmission complete(TC) callback for TIMER channel input capture DMA request */
  41:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _channelx_capture_dma_full_transfer_complete(void *dma);
  42:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* DMA transmission complete(TC) callback for TIMER compare and pwm DMA request */
  43:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _channelx_compare_dma_full_transfer_complete(void *dma);
  44:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* DMA transmission complete(TC) callback for TIMER commutation DMA request */
  45:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _commutation_dma_full_transfer_complete(void *dma);
  46:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* DMA transmission complete(TC) callback for TIMER trigger DMA request */
  47:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _trigger_dma_full_transfer_complete(void *dma);
  48:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* DMA error callback for TIMER all DMA request */
  49:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _timer_dma_error(void *dma);
  50:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
  51:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* enable TIMER */
  52:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _timer_enable(hal_timer_dev_struct *timer_dev);
  53:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* disable TIMER */
  54:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static int32_t _timer_disable(hal_timer_dev_struct *timer_dev);
  55:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /* enable or disable TIMER primary output */
  56:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _timer_primary_output_config(hal_timer_dev_struct *timer_dev, ControlStatus state);
  57:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
  58:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
  59:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
  60:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      initialize TIMER timebase
  61:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
  62:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
  63:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
  64:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  periph: specify which TIMER timebase is initialized
  65:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 just for GD32F
  66:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer: TIMER basic init configuration struct
  67:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   prescaler: prescaler value of the counter clock,0~65535
  68:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   alignedmode:
  69:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
  70:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_COUNTER_EDGE: edge-aligned mode
  71:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
  72:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
  73:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
  74:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   counter_direction:
  75:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
  76:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_COUNTER_UP: counting up direction
  77:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_COUNTER_DOWN: counting down direction
  78:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   period: counter auto reload value,0~65535 (for TIMER1 0x00000000~0xFFFFFFFF)
  79:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   clock_division:
  80:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
  81:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CKDIV_DIV1: clock division value is 1, fDTS = fCK_TIMER
  82:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CKDIV_DIV2: clock division value is 2, fDTS = fCK_TIMER/2
  83:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CKDIV_DIV4: clock division value is 4, fDTS = fCK_TIMER/4
  84:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   repetition_counter: counter repetition value,0~255
  85:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   autoreload_shadow:
  86:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
  87:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CARL_SHADOW_ENABLE: channel output shadow state enable
  88:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CARL_SHADOW_DISABLE: channel output shadow state disable
  89:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trgo_selection: the argument could be selected from enumeration <hal_timer_trgo_s
  90:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   master_slave_mode:
  91:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
  92:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          ENABLE: master slave mode enable
  93:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          DISABLE: master slave mode disable
  94:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
  95:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, details refer to gd32f3x0_h
  96:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
  97:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_init(hal_timer_dev_struct *timer_dev, uint32_t periph, hal_timer_init_struct *tim
  98:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
  27              		.loc 1 98 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 84B0     		sub	sp, sp, #16
  36              		.cfi_def_cfa_offset 24
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 F860     		str	r0, [r7, #12]
  40 0008 B960     		str	r1, [r7, #8]
  41 000a 7A60     		str	r2, [r7, #4]
  99:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer)) {
 102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer] address is invalid");
 103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if defined(GD32F350)
 106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != periph) && (TIMER1 != periph) && (TIMER2 != periph) && (TIMER5 != periph)
 108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             && (TIMER13 != periph) && (TIMER14 != periph) && (TIMER15 != periph) && (TIMER16 != per
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [periph] value is invalid");
 110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #elif defined(GD32F330)
 113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != periph) && (TIMER1 != periph) && (TIMER2 != periph) && (TIMER13 != periph)
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             && (TIMER14 != periph) && (TIMER15 != periph) && (TIMER16 != periph)) {
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [periph] value is invalid");
 117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != periph) && (TIMER2 != periph) && (TIMER13 != periph)
 122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             && (TIMER14 != periph) && (TIMER15 != periph) && (TIMER16 != periph)) {
 123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [periph] value is invalid");
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 and GD32F330 */
 127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
  42              		.loc 1 129 22
  43 000c FB68     		ldr	r3, [r7, #12]
  44 000e 0222     		movs	r2, #2
  45 0010 83F85520 		strb	r2, [r3, #85]
 130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER periph settings */
 132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->periph = periph;
  46              		.loc 1 132 23
  47 0014 FB68     		ldr	r3, [r7, #12]
  48 0016 BA68     		ldr	r2, [r7, #8]
  49 0018 1A60     		str	r2, [r3]
 133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* initialize TIMER basic settings */
 135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure the counter prescaler value */
 136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_PSC(periph) = (uint16_t)timer->prescaler;
  50              		.loc 1 136 40
  51 001a 7B68     		ldr	r3, [r7, #4]
  52 001c 1A88     		ldrh	r2, [r3]
  53              		.loc 1 136 5
  54 001e BB68     		ldr	r3, [r7, #8]
  55 0020 2833     		adds	r3, r3, #40
  56              		.loc 1 136 23
  57 0022 1A60     		str	r2, [r3]
 137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
 139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure the counter direction and aligned mode */
 140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 == periph) || (TIMER1 == periph) || (TIMER2 == periph)) {
 141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) &= ~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM);
 142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) |= (uint32_t)timer->alignedmode;
 143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) |= (uint32_t)timer->counter_direction;
 144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure the autoreload value */
 146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CAR(periph) = (uint32_t)timer->period;
 147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 == periph) || (TIMER1 == periph) || (TIMER2 == periph) || (TIMER13 == periph)
 149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             || (TIMER14 == periph) || (TIMER15 == periph) || (TIMER16 == periph)) {
 150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CKDIV bit */
 151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) |= (uint32_t)timer->clock_division;
 153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure the counter direction and aligned mode */
 156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 == periph)  || (TIMER2 == periph)) {
  58              		.loc 1 156 7
  59 0024 BB68     		ldr	r3, [r7, #8]
  60 0026 4A4A     		ldr	r2, .L10
  61 0028 9342     		cmp	r3, r2
  62 002a 03D0     		beq	.L2
  63              		.loc 1 156 28 discriminator 1
  64 002c BB68     		ldr	r3, [r7, #8]
  65 002e 494A     		ldr	r2, .L10+4
  66 0030 9342     		cmp	r3, r2
  67 0032 15D1     		bne	.L3
  68              	.L2:
 157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) &= ~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM);
  69              		.loc 1 157 28
  70 0034 BB68     		ldr	r3, [r7, #8]
  71 0036 1A68     		ldr	r2, [r3]
  72 0038 BB68     		ldr	r3, [r7, #8]
  73 003a 22F07002 		bic	r2, r2, #112
  74 003e 1A60     		str	r2, [r3]
 158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) |= (uint32_t)timer->alignedmode;
  75              		.loc 1 158 28
  76 0040 BB68     		ldr	r3, [r7, #8]
  77 0042 1A68     		ldr	r2, [r3]
  78              		.loc 1 158 46
  79 0044 7B68     		ldr	r3, [r7, #4]
  80 0046 5B88     		ldrh	r3, [r3, #2]
  81              		.loc 1 158 31
  82 0048 1946     		mov	r1, r3
  83              		.loc 1 158 28
  84 004a BB68     		ldr	r3, [r7, #8]
  85 004c 0A43     		orrs	r2, r2, r1
  86 004e 1A60     		str	r2, [r3]
 159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) |= (uint32_t)timer->counter_direction;
  87              		.loc 1 159 28
  88 0050 BB68     		ldr	r3, [r7, #8]
  89 0052 1A68     		ldr	r2, [r3]
  90              		.loc 1 159 46
  91 0054 7B68     		ldr	r3, [r7, #4]
  92 0056 9B88     		ldrh	r3, [r3, #4]
  93              		.loc 1 159 31
  94 0058 1946     		mov	r1, r3
  95              		.loc 1 159 28
  96 005a BB68     		ldr	r3, [r7, #8]
  97 005c 0A43     		orrs	r2, r2, r1
  98 005e 1A60     		str	r2, [r3]
  99              	.L3:
 160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure the autoreload value */
 162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CAR(periph) = (uint32_t)timer->period;
 100              		.loc 1 162 5
 101 0060 BB68     		ldr	r3, [r7, #8]
 102 0062 2C33     		adds	r3, r3, #44
 103 0064 1A46     		mov	r2, r3
 104              		.loc 1 162 40
 105 0066 7B68     		ldr	r3, [r7, #4]
 106 0068 9B68     		ldr	r3, [r3, #8]
 107              		.loc 1 162 23
 108 006a 1360     		str	r3, [r2]
 163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 == periph) || (TIMER2 == periph) || (TIMER13 == periph)
 109              		.loc 1 164 7
 110 006c BB68     		ldr	r3, [r7, #8]
 111 006e 384A     		ldr	r2, .L10
 112 0070 9342     		cmp	r3, r2
 113 0072 13D0     		beq	.L4
 114              		.loc 1 164 27 discriminator 1
 115 0074 BB68     		ldr	r3, [r7, #8]
 116 0076 374A     		ldr	r2, .L10+4
 117 0078 9342     		cmp	r3, r2
 118 007a 0FD0     		beq	.L4
 119              		.loc 1 164 49 discriminator 2
 120 007c BB68     		ldr	r3, [r7, #8]
 121 007e 364A     		ldr	r2, .L10+8
 122 0080 9342     		cmp	r3, r2
 123 0082 0BD0     		beq	.L4
 165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             || (TIMER14 == periph) || (TIMER15 == periph) || (TIMER16 == periph)) {
 124              		.loc 1 165 13
 125 0084 BB68     		ldr	r3, [r7, #8]
 126 0086 354A     		ldr	r2, .L10+12
 127 0088 9342     		cmp	r3, r2
 128 008a 07D0     		beq	.L4
 129              		.loc 1 165 36 discriminator 1
 130 008c BB68     		ldr	r3, [r7, #8]
 131 008e 344A     		ldr	r2, .L10+16
 132 0090 9342     		cmp	r3, r2
 133 0092 03D0     		beq	.L4
 134              		.loc 1 165 59 discriminator 2
 135 0094 BB68     		ldr	r3, [r7, #8]
 136 0096 334A     		ldr	r2, .L10+20
 137 0098 9342     		cmp	r3, r2
 138 009a 0DD1     		bne	.L5
 139              	.L4:
 166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CKDIV bit */
 167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 140              		.loc 1 167 28
 141 009c BB68     		ldr	r3, [r7, #8]
 142 009e 1A68     		ldr	r2, [r3]
 143 00a0 BB68     		ldr	r3, [r7, #8]
 144 00a2 22F44072 		bic	r2, r2, #768
 145 00a6 1A60     		str	r2, [r3]
 168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(periph) |= (uint32_t)timer->clock_division;
 146              		.loc 1 168 28
 147 00a8 BB68     		ldr	r3, [r7, #8]
 148 00aa 1A68     		ldr	r2, [r3]
 149              		.loc 1 168 46
 150 00ac 7B68     		ldr	r3, [r7, #4]
 151 00ae 9B89     		ldrh	r3, [r3, #12]
 152              		.loc 1 168 31
 153 00b0 1946     		mov	r1, r3
 154              		.loc 1 168 28
 155 00b2 BB68     		ldr	r3, [r7, #8]
 156 00b4 0A43     		orrs	r2, r2, r1
 157 00b6 1A60     		str	r2, [r3]
 158              	.L5:
 169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif
 171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 == periph) || (TIMER14 == periph) || (TIMER15 == periph) || (TIMER16 == periph)) {
 159              		.loc 1 172 7
 160 00b8 BB68     		ldr	r3, [r7, #8]
 161 00ba 254A     		ldr	r2, .L10
 162 00bc 9342     		cmp	r3, r2
 163 00be 0BD0     		beq	.L6
 164              		.loc 1 172 27 discriminator 1
 165 00c0 BB68     		ldr	r3, [r7, #8]
 166 00c2 264A     		ldr	r2, .L10+12
 167 00c4 9342     		cmp	r3, r2
 168 00c6 07D0     		beq	.L6
 169              		.loc 1 172 50 discriminator 2
 170 00c8 BB68     		ldr	r3, [r7, #8]
 171 00ca 254A     		ldr	r2, .L10+16
 172 00cc 9342     		cmp	r3, r2
 173 00ce 03D0     		beq	.L6
 174              		.loc 1 172 73 discriminator 3
 175 00d0 BB68     		ldr	r3, [r7, #8]
 176 00d2 244A     		ldr	r2, .L10+20
 177 00d4 9342     		cmp	r3, r2
 178 00d6 04D1     		bne	.L7
 179              	.L6:
 173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure the repetition counter value */
 174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CREP(periph) = (uint32_t)timer->repetition_counter;
 180              		.loc 1 174 45
 181 00d8 7B68     		ldr	r3, [r7, #4]
 182 00da 9A7B     		ldrb	r2, [r3, #14]	@ zero_extendqisi2
 183              		.loc 1 174 9
 184 00dc BB68     		ldr	r3, [r7, #8]
 185 00de 3033     		adds	r3, r3, #48
 186              		.loc 1 174 28
 187 00e0 1A60     		str	r2, [r3]
 188              	.L7:
 175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* generate an update event */
 178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SWEVG(periph) |= (uint32_t)TIMER_SWEVG_UPG;
 189              		.loc 1 178 25
 190 00e2 BB68     		ldr	r3, [r7, #8]
 191 00e4 1433     		adds	r3, r3, #20
 192 00e6 1B68     		ldr	r3, [r3]
 193 00e8 BA68     		ldr	r2, [r7, #8]
 194 00ea 1432     		adds	r2, r2, #20
 195 00ec 43F00103 		orr	r3, r3, #1
 196 00f0 1360     		str	r3, [r2]
 179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* setting the shadow register for TIMERx_CAR register */
 181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(periph) &= ~TIMER_CTL0_ARSE;
 197              		.loc 1 181 24
 198 00f2 BB68     		ldr	r3, [r7, #8]
 199 00f4 1A68     		ldr	r2, [r3]
 200 00f6 BB68     		ldr	r3, [r7, #8]
 201 00f8 22F08002 		bic	r2, r2, #128
 202 00fc 1A60     		str	r2, [r3]
 182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(periph) |= timer->autoreload_shadow;
 203              		.loc 1 182 24
 204 00fe BB68     		ldr	r3, [r7, #8]
 205 0100 1968     		ldr	r1, [r3]
 206              		.loc 1 182 32
 207 0102 7B68     		ldr	r3, [r7, #4]
 208 0104 1A69     		ldr	r2, [r3, #16]
 209              		.loc 1 182 24
 210 0106 BB68     		ldr	r3, [r7, #8]
 211 0108 0A43     		orrs	r2, r2, r1
 212 010a 1A60     		str	r2, [r3]
 183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER13 != periph) && (TIMER15 != periph) && (TIMER16 != periph)) {
 213              		.loc 1 184 7
 214 010c BB68     		ldr	r3, [r7, #8]
 215 010e 124A     		ldr	r2, .L10+8
 216 0110 9342     		cmp	r3, r2
 217 0112 13D0     		beq	.L8
 218              		.loc 1 184 28 discriminator 1
 219 0114 BB68     		ldr	r3, [r7, #8]
 220 0116 124A     		ldr	r2, .L10+16
 221 0118 9342     		cmp	r3, r2
 222 011a 0FD0     		beq	.L8
 223              		.loc 1 184 51 discriminator 2
 224 011c BB68     		ldr	r3, [r7, #8]
 225 011e 114A     		ldr	r2, .L10+20
 226 0120 9342     		cmp	r3, r2
 227 0122 0BD0     		beq	.L8
 185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER master slave mode */
 186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_master_slave_mode_config(periph, timer->master_slave_mode);
 228              		.loc 1 186 9
 229 0124 7B68     		ldr	r3, [r7, #4]
 230 0126 5B69     		ldr	r3, [r3, #20]
 231 0128 1946     		mov	r1, r3
 232 012a B868     		ldr	r0, [r7, #8]
 233 012c FFF7FEFF 		bl	hals_timer_master_slave_mode_config
 187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* select TIMER master mode output trigger source */
 188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_master_output_trigger_source_select(periph, timer->trgo_selection);
 234              		.loc 1 188 9
 235 0130 7B68     		ldr	r3, [r7, #4]
 236 0132 1B7E     		ldrb	r3, [r3, #24]	@ zero_extendqisi2
 237 0134 1946     		mov	r1, r3
 238 0136 B868     		ldr	r0, [r7, #8]
 239 0138 FFF7FEFF 		bl	hals_timer_master_output_trigger_source_select
 240              	.L8:
 189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 241              		.loc 1 192 22
 242 013c FB68     		ldr	r3, [r7, #12]
 243 013e 0522     		movs	r2, #5
 244 0140 83F85520 		strb	r2, [r3, #85]
 193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 245              		.loc 1 194 12
 246 0144 0023     		movs	r3, #0
 195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 247              		.loc 1 195 1
 248 0146 1846     		mov	r0, r3
 249 0148 1037     		adds	r7, r7, #16
 250              		.cfi_def_cfa_offset 8
 251 014a BD46     		mov	sp, r7
 252              		.cfi_def_cfa_register 13
 253              		@ sp needed
 254 014c 80BD     		pop	{r7, pc}
 255              	.L11:
 256 014e 00BF     		.align	2
 257              	.L10:
 258 0150 002C0140 		.word	1073818624
 259 0154 00040040 		.word	1073742848
 260 0158 00200040 		.word	1073750016
 261 015c 00400140 		.word	1073823744
 262 0160 00440140 		.word	1073824768
 263 0164 00480140 		.word	1073825792
 264              		.cfi_endproc
 265              	.LFE119:
 267              		.section	.text.hal_timer_input_capture_config,"ax",%progbits
 268              		.align	1
 269              		.global	hal_timer_input_capture_config
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu softvfp
 275              	hal_timer_input_capture_config:
 276              	.LFB120:
 196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER input capture mode
 199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
 203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
 204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
 205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
 206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
 207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
 208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_inputcapture: TIMER input capture configuration structure
 209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ic_polarity:
 210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_RISING : input capture rising edge
 212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_FALLING : input capture falling edge
 213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_BOTH_EDGE : input capture both edge
 214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ic_selection:
 215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_DIRECTTI : channel y is configured as input and icy is mappe
 217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_INDIRECTTI : channel y is configured as input and icy is map
 218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_ITS : channel y is configured as input and icy is mapped on 
 219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ic_prescaler:
 220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_OFF : no prescaler
 222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV2 : divided by 2
 223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV4 : divided by 4
 224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV8 : divided by 8
 225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ic_filter: 0~15
 226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd3
 228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_input_capture_config(hal_timer_dev_struct *timer_dev, uint16_t channel, hal_timer
 230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 277              		.loc 1 230 1
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 16
 280              		@ frame_needed = 1, uses_anonymous_args = 0
 281 0000 80B5     		push	{r7, lr}
 282              		.cfi_def_cfa_offset 8
 283              		.cfi_offset 7, -8
 284              		.cfi_offset 14, -4
 285 0002 84B0     		sub	sp, sp, #16
 286              		.cfi_def_cfa_offset 24
 287 0004 00AF     		add	r7, sp, #0
 288              		.cfi_def_cfa_register 7
 289 0006 F860     		str	r0, [r7, #12]
 290 0008 0B46     		mov	r3, r1
 291 000a 7A60     		str	r2, [r7, #4]
 292 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_inputcapture)) {
 234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_inputcapture] address is invalid");
 235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if defined(GD32F350)
 238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((((TIMER13 == timer_dev->periph) || (TIMER15 == timer_dev->periph) || (TIMER16 == timer_dev-
 240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             ((TIMER14 == timer_dev->periph) && (channel != TIMER_CH_0) && (channel != TIMER_CH_1)) 
 241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             (TIMER5 == timer_dev->periph)) {
 242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [channel] value of [timer_dev] is invalid");
 243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((((TIMER13 == timer_dev->periph) || (TIMER15 == timer_dev->periph) || (TIMER16 == timer_dev-
 248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             ((TIMER14 == timer_dev->periph) && (channel != TIMER_CH_0) && (channel != TIMER_CH_1)))
 249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [channel] value of [timer_dev] is invalid");
 250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 */
 253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 293              		.loc 1 255 22
 294 000e FB68     		ldr	r3, [r7, #12]
 295 0010 0222     		movs	r2, #2
 296 0012 83F85520 		strb	r2, [r3, #85]
 256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER input capture parameter */
 258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_input_capture_config(timer_dev->periph, channel, timer_inputcapture);
 297              		.loc 1 258 5
 298 0016 FB68     		ldr	r3, [r7, #12]
 299 0018 1B68     		ldr	r3, [r3]
 300 001a 7989     		ldrh	r1, [r7, #10]
 301 001c 7A68     		ldr	r2, [r7, #4]
 302 001e 1846     		mov	r0, r3
 303 0020 FFF7FEFF 		bl	hals_timer_channel_input_capture_config
 259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 304              		.loc 1 261 22
 305 0024 FB68     		ldr	r3, [r7, #12]
 306 0026 0522     		movs	r2, #5
 307 0028 83F85520 		strb	r2, [r3, #85]
 262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 308              		.loc 1 263 12
 309 002c 0023     		movs	r3, #0
 264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 310              		.loc 1 264 1
 311 002e 1846     		mov	r0, r3
 312 0030 1037     		adds	r7, r7, #16
 313              		.cfi_def_cfa_offset 8
 314 0032 BD46     		mov	sp, r7
 315              		.cfi_def_cfa_register 13
 316              		@ sp needed
 317 0034 80BD     		pop	{r7, pc}
 318              		.cfi_endproc
 319              	.LFE120:
 321              		.section	.text.hal_timer_output_compare_config,"ax",%progbits
 322              		.align	1
 323              		.global	hal_timer_output_compare_config
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 327              		.fpu softvfp
 329              	hal_timer_output_compare_config:
 330              	.LFB121:
 265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER output compare mode
 268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
 272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
 273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and G
 274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F
 275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
 276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
 277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_outputcompare: TIMER output compare configuration structure
 278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   compare_mode: the argument could be selected from enumeration <hal_timer_output_c
 279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_pulse_value:0~65535,(for TIMER1 0x00000000~0xFFFFFFFF)
 280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_polarity:
 281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_POLARITY_HIGH : channel output polarity is high
 283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_POLARITY_LOW : channel output polarity is low
 284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_idlestate:
 285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_IDLE_STATE_LOW : idle state of channel output is high
 287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_IDLE_STATE_HIGH : idle state of channel output is low
 288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ocn_polarity:
 289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_POLARITY_HIGH : channel complementary output polarity is high
 291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_POLARITY_LOW : channel complementary output polarity is low
 292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ocn_idlestate:
 293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_IDLE_STATE_LOW : idle state of channel complementary output is high
 295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_IDLE_STATE_HIGH :  idle state of channel complementary output is low
 296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_shadow:
 297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_SHADOW_ENABLE : channel output compare shadow enable
 299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_SHADOW_DISABLE : channel output compare shadow disable
 300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_fastmode:
 301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_FAST_ENABLE : channel output fast function enable
 303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_FAST_DISABLE : channel output fast function disable
 304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_clearmode:
 305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_CLEAR_ENABLE : channel output clear function enable
 307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_CLEAR_DISABLE : channel output clear function disable
 308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd3
 310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_config(hal_timer_dev_struct *timer_dev, uint16_t channel, hal_time
 312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 331              		.loc 1 312 1
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 16
 334              		@ frame_needed = 1, uses_anonymous_args = 0
 335 0000 80B5     		push	{r7, lr}
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 7, -8
 338              		.cfi_offset 14, -4
 339 0002 84B0     		sub	sp, sp, #16
 340              		.cfi_def_cfa_offset 24
 341 0004 00AF     		add	r7, sp, #0
 342              		.cfi_def_cfa_register 7
 343 0006 F860     		str	r0, [r7, #12]
 344 0008 0B46     		mov	r3, r1
 345 000a 7A60     		str	r2, [r7, #4]
 346 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_outputcompare)) {
 316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_outputcompare] address is invalid");
 317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if defined(GD32F350)
 320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((((TIMER13 == timer_dev->periph) || (TIMER15 == timer_dev->periph) || (TIMER16 == timer_dev-
 322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             ((TIMER14 == timer_dev->periph) && (channel != TIMER_CH_0) && (channel != TIMER_CH_1)) 
 323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             (TIMER5 == timer_dev->periph)) {
 324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [channel] value of [timer_dev] is invalid");
 325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((((TIMER13 == timer_dev->periph) || (TIMER15 == timer_dev->periph) || (TIMER16 == timer_dev-
 330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             ((TIMER14 == timer_dev->periph) && (channel != TIMER_CH_0) && (channel != TIMER_CH_1)))
 331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [channel] value of [timer_dev] is invalid");
 332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 */
 335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 347              		.loc 1 337 22
 348 000e FB68     		ldr	r3, [r7, #12]
 349 0010 0222     		movs	r2, #2
 350 0012 83F85520 		strb	r2, [r3, #85]
 338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel output compare mode */
 340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_config(timer_dev->periph, channel, timer_outputcompare);
 351              		.loc 1 340 5
 352 0016 FB68     		ldr	r3, [r7, #12]
 353 0018 1B68     		ldr	r3, [r3]
 354 001a 7989     		ldrh	r1, [r7, #10]
 355 001c 7A68     		ldr	r2, [r7, #4]
 356 001e 1846     		mov	r0, r3
 357 0020 FFF7FEFF 		bl	hals_timer_channel_output_config
 341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 358              		.loc 1 343 22
 359 0024 FB68     		ldr	r3, [r7, #12]
 360 0026 0522     		movs	r2, #5
 361 0028 83F85520 		strb	r2, [r3, #85]
 344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 362              		.loc 1 345 12
 363 002c 0023     		movs	r3, #0
 346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 364              		.loc 1 346 1
 365 002e 1846     		mov	r0, r3
 366 0030 1037     		adds	r7, r7, #16
 367              		.cfi_def_cfa_offset 8
 368 0032 BD46     		mov	sp, r7
 369              		.cfi_def_cfa_register 13
 370              		@ sp needed
 371 0034 80BD     		pop	{r7, pc}
 372              		.cfi_endproc
 373              	.LFE121:
 375              		.section	.text.hal_timer_break_config,"ax",%progbits
 376              		.align	1
 377              		.global	hal_timer_break_config
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu softvfp
 383              	hal_timer_break_config:
 384              	.LFB122:
 347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER break function
 350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_break: TIMER break and complementary channel protection configuration structu
 354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   run_offstate:
 355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_ROS_STATE_ENABLE : when POEN bit is set, the channel output signals (CHx_
 357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_ROS_STATE_DISABLE : when POEN bit is set, the channel output signals (CHx
 358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   idel_offstate:
 359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IOS_STATE_ENABLE : when POEN bit is reset, he channel output signals (CHx
 361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IOS_STATE_DISABLE : when POEN bit is reset, the channel output signals (C
 362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   dead_time: 0~255
 363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   break_polarity:
 364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_BREAK_POLARITY_LOW : break input polarity is low
 366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_BREAK_POLARITY_HIGH : break input polarity is high
 367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   output_autostate:
 368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OUTAUTO_ENABLE : output automatic enable
 370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OUTAUTO_DISABLE : output automatic disable
 371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   protect_mode:
 372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CCHP_PROT_OFF : protect disable
 374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CCHP_PROT_0 : PROT mode 0
 375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CCHP_PROT_1 : PROT mode 1
 376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CCHP_PROT_2 : PROT mode 2
 377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   break_state:
 378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_BREAK_ENABLE : break input enable
 380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_BREAK_DISABLE : break input disable
 381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd3
 383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_break_config(hal_timer_dev_struct *timer_dev, hal_timer_break_struct *timer_break
 385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 385              		.loc 1 385 1
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 8
 388              		@ frame_needed = 1, uses_anonymous_args = 0
 389              		@ link register save eliminated.
 390 0000 80B4     		push	{r7}
 391              		.cfi_def_cfa_offset 4
 392              		.cfi_offset 7, -4
 393 0002 83B0     		sub	sp, sp, #12
 394              		.cfi_def_cfa_offset 16
 395 0004 00AF     		add	r7, sp, #0
 396              		.cfi_def_cfa_register 7
 397 0006 7860     		str	r0, [r7, #4]
 398 0008 3960     		str	r1, [r7]
 386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_break)) {
 389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_break] address is invalid");
 390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != timer_dev->periph) && (TIMER14 != timer_dev->periph) && (TIMER15 != timer_dev->pe
 394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the break function of [timer_dev] is invalid");
 395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 399              		.loc 1 399 22
 400 000a 7B68     		ldr	r3, [r7, #4]
 401 000c 0222     		movs	r2, #2
 402 000e 83F85520 		strb	r2, [r3, #85]
 400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER break function */
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CCHP(timer_dev->periph) = (uint32_t)(((uint32_t)(timer_break->run_offstate)) |
 403              		.loc 1 402 71
 404 0012 3B68     		ldr	r3, [r7]
 405 0014 1A88     		ldrh	r2, [r3]
 403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 406              		.loc 1 403 60
 407 0016 3B68     		ldr	r3, [r7]
 408 0018 5B88     		ldrh	r3, [r3, #2]
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 409              		.loc 1 402 37
 410 001a 1343     		orrs	r3, r3, r2
 411 001c 9AB2     		uxth	r2, r3
 404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->dead_time)) |
 412              		.loc 1 404 60
 413 001e 3B68     		ldr	r3, [r7]
 414 0020 9B88     		ldrh	r3, [r3, #4]
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 415              		.loc 1 402 37
 416 0022 1343     		orrs	r3, r3, r2
 417 0024 9AB2     		uxth	r2, r3
 405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->break_polarity)) |
 418              		.loc 1 405 60
 419 0026 3B68     		ldr	r3, [r7]
 420 0028 DB88     		ldrh	r3, [r3, #6]
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 421              		.loc 1 402 37
 422 002a 1343     		orrs	r3, r3, r2
 423 002c 9AB2     		uxth	r2, r3
 406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->output_autostate)) |
 424              		.loc 1 406 60
 425 002e 3B68     		ldr	r3, [r7]
 426 0030 1B89     		ldrh	r3, [r3, #8]
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 427              		.loc 1 402 37
 428 0032 1343     		orrs	r3, r3, r2
 429 0034 9AB2     		uxth	r2, r3
 407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->protect_mode)) |
 430              		.loc 1 407 60
 431 0036 3B68     		ldr	r3, [r7]
 432 0038 5B89     		ldrh	r3, [r3, #10]
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 433              		.loc 1 402 37
 434 003a 1343     		orrs	r3, r3, r2
 435 003c 9AB2     		uxth	r2, r3
 408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->break_state)));
 436              		.loc 1 408 60
 437 003e 3B68     		ldr	r3, [r7]
 438 0040 9B89     		ldrh	r3, [r3, #12]
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 439              		.loc 1 402 37
 440 0042 1343     		orrs	r3, r3, r2
 441 0044 9AB2     		uxth	r2, r3
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 442              		.loc 1 402 5
 443 0046 7B68     		ldr	r3, [r7, #4]
 444 0048 1B68     		ldr	r3, [r3]
 445 004a 4433     		adds	r3, r3, #68
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                     ((uint32_t)(timer_break->idel_offstate)) |
 446              		.loc 1 402 35
 447 004c 1A60     		str	r2, [r3]
 409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 448              		.loc 1 410 22
 449 004e 7B68     		ldr	r3, [r7, #4]
 450 0050 0522     		movs	r2, #5
 451 0052 83F85520 		strb	r2, [r3, #85]
 411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 452              		.loc 1 412 12
 453 0056 0023     		movs	r3, #0
 413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 454              		.loc 1 413 1
 455 0058 1846     		mov	r0, r3
 456 005a 0C37     		adds	r7, r7, #12
 457              		.cfi_def_cfa_offset 4
 458 005c BD46     		mov	sp, r7
 459              		.cfi_def_cfa_register 13
 460              		@ sp needed
 461 005e 80BC     		pop	{r7}
 462              		.cfi_restore 7
 463              		.cfi_def_cfa_offset 0
 464 0060 7047     		bx	lr
 465              		.cfi_endproc
 466              	.LFE122:
 468              		.section	.text.hal_timer_ocpre_clear_source_config,"ax",%progbits
 469              		.align	1
 470              		.global	hal_timer_ocpre_clear_source_config
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 474              		.fpu softvfp
 476              	hal_timer_ocpre_clear_source_config:
 477              	.LFB123:
 414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER OCPRE clear source
 417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_clearsource: TIMER output compare clear source configuration structure
 421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   clear_source:
 422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCPRE_CLEAR_SOURCE_CLR: OCPRE_CLR_INT is connected to the OCPRE_CLR input
 424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCPRE_CLEAR_SOURCE_ETIF: OCPRE_CLR_INT is connected to ETIF
 425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   exttrigger_polarity:
 426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_POLARITY_RISING : active high or rising edge active
 428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_POLARITY_FALLING : active low or falling edge active
 429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   exttrigger_prescaler:
 430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_OFF : no divided
 432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV2 : divided by 2
 433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV4 : divided by 4
 434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV8 : divided by 8
 435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   exttrigger_filter: external trigger filter control,0~15
 436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, details
 438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_ocpre_clear_source_config(hal_timer_dev_struct *timer_dev, hal_timer_clear_source
 440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 478              		.loc 1 440 1
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 8
 481              		@ frame_needed = 1, uses_anonymous_args = 0
 482 0000 80B5     		push	{r7, lr}
 483              		.cfi_def_cfa_offset 8
 484              		.cfi_offset 7, -8
 485              		.cfi_offset 14, -4
 486 0002 82B0     		sub	sp, sp, #8
 487              		.cfi_def_cfa_offset 16
 488 0004 00AF     		add	r7, sp, #0
 489              		.cfi_def_cfa_register 7
 490 0006 7860     		str	r0, [r7, #4]
 491 0008 3960     		str	r1, [r7]
 441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_clearsource)) {
 444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_clearsource] address is invalid");
 445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
 448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((timer_clearsource-> clear_source == TIMER_OCPRE_CLEAR_SOURCE_ETIF) &&
 450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             (TIMER0 != timer_dev->periph) && (TIMER1 != timer_dev->periph) && (TIMER2 != timer_dev-
 451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the TIMER_OCPRE_CLEAR_SOURCE_ETIF of [timer_dev] is invalid");
 452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((timer_clearsource-> clear_source == TIMER_OCPRE_CLEAR_SOURCE_ETIF) &&
 457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             (TIMER0 != timer_dev->periph) && (TIMER2 != timer_dev->periph)) {
 458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the TIMER_OCPRE_CLEAR_SOURCE_ETIF of [timer_dev] is invalid");
 459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 and GD32F330 */
 462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 492              		.loc 1 464 22
 493 000a 7B68     		ldr	r3, [r7, #4]
 494 000c 0222     		movs	r2, #2
 495 000e 83F85520 		strb	r2, [r3, #85]
 465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel output clear function */
 467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_OCPRE_CLEAR_SOURCE_ETIF == timer_clearsource->clear_source) {
 496              		.loc 1 467 58
 497 0012 3B68     		ldr	r3, [r7]
 498 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 499              		.loc 1 467 7
 500 0016 012B     		cmp	r3, #1
 501 0018 14D1     		bne	.L19
 468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set OCRC bit */
 469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SMCFG_OCRC;
 502              		.loc 1 469 9
 503 001a 7B68     		ldr	r3, [r7, #4]
 504 001c 1B68     		ldr	r3, [r3]
 505              		.loc 1 469 40
 506 001e 0833     		adds	r3, r3, #8
 507 0020 1B68     		ldr	r3, [r3]
 508              		.loc 1 469 9
 509 0022 7A68     		ldr	r2, [r7, #4]
 510 0024 1268     		ldr	r2, [r2]
 511              		.loc 1 469 40
 512 0026 0832     		adds	r2, r2, #8
 513 0028 43F00803 		orr	r3, r3, #8
 514 002c 1360     		str	r3, [r2]
 470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER external trigger input */
 471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_external_trigger_config(timer_dev->periph, timer_clearsource->exttrigger_prescal
 515              		.loc 1 471 9
 516 002e 7B68     		ldr	r3, [r7, #4]
 517 0030 1868     		ldr	r0, [r3]
 518 0032 3B68     		ldr	r3, [r7]
 519 0034 9968     		ldr	r1, [r3, #8]
 520 0036 3B68     		ldr	r3, [r7]
 521 0038 5A68     		ldr	r2, [r3, #4]
 522 003a 3B68     		ldr	r3, [r7]
 523 003c DB68     		ldr	r3, [r3, #12]
 524 003e FFF7FEFF 		bl	hals_timer_external_trigger_config
 525 0042 11E0     		b	.L20
 526              	.L19:
 472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_OCPRE_CLEAR_SOURCE_CLR == timer_clearsource->clear_source) {
 527              		.loc 1 472 64
 528 0044 3B68     		ldr	r3, [r7]
 529 0046 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 530              		.loc 1 472 14
 531 0048 002B     		cmp	r3, #0
 532 004a 0AD1     		bne	.L21
 473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset OCRC bit */
 474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~(uint32_t)TIMER_SMCFG_OCRC;
 533              		.loc 1 474 9
 534 004c 7B68     		ldr	r3, [r7, #4]
 535 004e 1B68     		ldr	r3, [r3]
 536              		.loc 1 474 40
 537 0050 0833     		adds	r3, r3, #8
 538 0052 1B68     		ldr	r3, [r3]
 539              		.loc 1 474 9
 540 0054 7A68     		ldr	r2, [r7, #4]
 541 0056 1268     		ldr	r2, [r2]
 542              		.loc 1 474 40
 543 0058 0832     		adds	r2, r2, #8
 544 005a 23F00803 		bic	r3, r3, #8
 545 005e 1360     		str	r3, [r2]
 546 0060 02E0     		b	.L20
 547              	.L21:
 475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
 477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [timer_clearsource->clear_source] value is undefine");
 478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 548              		.loc 1 478 16
 549 0062 6FF00503 		mvn	r3, #5
 550 0066 04E0     		b	.L22
 551              	.L20:
 479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 552              		.loc 1 482 22
 553 0068 7B68     		ldr	r3, [r7, #4]
 554 006a 0522     		movs	r2, #5
 555 006c 83F85520 		strb	r2, [r3, #85]
 483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 556              		.loc 1 484 12
 557 0070 0023     		movs	r3, #0
 558              	.L22:
 485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 559              		.loc 1 485 1
 560 0072 1846     		mov	r0, r3
 561 0074 0837     		adds	r7, r7, #8
 562              		.cfi_def_cfa_offset 8
 563 0076 BD46     		mov	sp, r7
 564              		.cfi_def_cfa_register 13
 565              		@ sp needed
 566 0078 80BD     		pop	{r7, pc}
 567              		.cfi_endproc
 568              	.LFE123:
 570              		.section	.text.hal_timer_ci0_input_select,"ax",%progbits
 571              		.align	1
 572              		.global	hal_timer_ci0_input_select
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu softvfp
 578              	hal_timer_ci0_input_select:
 579              	.LFB124:
 486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER ci0 trigger input
 489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ci0_select:
 493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
 494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CI0_CH0IN: the TIMERx_CH0 pin input is selected as channel 0 trigger input
 495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CI0_XOR_CH012: the result of combinational XOR of TIMERx_CH0,CH1 and CH2 pi
 496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, details
 498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_ci0_input_select(hal_timer_dev_struct *timer_dev, uint32_t ci0_select)
 500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 580              		.loc 1 500 1
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 8
 583              		@ frame_needed = 1, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 585 0000 80B4     		push	{r7}
 586              		.cfi_def_cfa_offset 4
 587              		.cfi_offset 7, -4
 588 0002 83B0     		sub	sp, sp, #12
 589              		.cfi_def_cfa_offset 16
 590 0004 00AF     		add	r7, sp, #0
 591              		.cfi_def_cfa_register 7
 592 0006 7860     		str	r0, [r7, #4]
 593 0008 3960     		str	r1, [r7]
 501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
 504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
 505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
 508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != timer_dev->periph) && (TIMER1 != timer_dev->periph) && (TIMER2 != timer_dev->peri
 510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the TIMER_CI0_XOR_CH012 of [timer_dev] is invalid");
 511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != timer_dev->periph) && (TIMER2 != timer_dev->periph)) {
 516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the TIMER_CI0_XOR_CH012 of [timer_dev] is invalid");
 517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 and GD32F330 */
 520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 594              		.loc 1 522 22
 595 000a 7B68     		ldr	r3, [r7, #4]
 596 000c 0222     		movs	r2, #2
 597 000e 83F85520 		strb	r2, [r3, #85]
 523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_CI0_XOR_CH012 == ci0_select) {
 598              		.loc 1 524 7
 599 0012 3B68     		ldr	r3, [r7]
 600 0014 802B     		cmp	r3, #128
 601 0016 0AD1     		bne	.L24
 525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set TI0S bit */
 526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL1(timer_dev->periph) |= (uint32_t)TIMER_CTL1_TI0S;
 602              		.loc 1 526 9
 603 0018 7B68     		ldr	r3, [r7, #4]
 604 001a 1B68     		ldr	r3, [r3]
 605              		.loc 1 526 39
 606 001c 0433     		adds	r3, r3, #4
 607 001e 1B68     		ldr	r3, [r3]
 608              		.loc 1 526 9
 609 0020 7A68     		ldr	r2, [r7, #4]
 610 0022 1268     		ldr	r2, [r2]
 611              		.loc 1 526 39
 612 0024 0432     		adds	r2, r2, #4
 613 0026 43F08003 		orr	r3, r3, #128
 614 002a 1360     		str	r3, [r2]
 615 002c 10E0     		b	.L25
 616              	.L24:
 527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_CI0_CH0IN == ci0_select) {
 617              		.loc 1 527 14
 618 002e 3B68     		ldr	r3, [r7]
 619 0030 002B     		cmp	r3, #0
 620 0032 0AD1     		bne	.L26
 528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TI0S bit */
 529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL1(timer_dev->periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 621              		.loc 1 529 9
 622 0034 7B68     		ldr	r3, [r7, #4]
 623 0036 1B68     		ldr	r3, [r3]
 624              		.loc 1 529 39
 625 0038 0433     		adds	r3, r3, #4
 626 003a 1B68     		ldr	r3, [r3]
 627              		.loc 1 529 9
 628 003c 7A68     		ldr	r2, [r7, #4]
 629 003e 1268     		ldr	r2, [r2]
 630              		.loc 1 529 39
 631 0040 0432     		adds	r2, r2, #4
 632 0042 23F08003 		bic	r3, r3, #128
 633 0046 1360     		str	r3, [r2]
 634 0048 02E0     		b	.L25
 635              	.L26:
 530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
 532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [ci0_select] value is undefine");
 533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 636              		.loc 1 533 16
 637 004a 6FF00503 		mvn	r3, #5
 638 004e 04E0     		b	.L27
 639              	.L25:
 534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 640              		.loc 1 537 22
 641 0050 7B68     		ldr	r3, [r7, #4]
 642 0052 0522     		movs	r2, #5
 643 0054 83F85520 		strb	r2, [r3, #85]
 538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 644              		.loc 1 539 12
 645 0058 0023     		movs	r3, #0
 646              	.L27:
 540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 647              		.loc 1 540 1
 648 005a 1846     		mov	r0, r3
 649 005c 0C37     		adds	r7, r7, #12
 650              		.cfi_def_cfa_offset 4
 651 005e BD46     		mov	sp, r7
 652              		.cfi_def_cfa_register 13
 653              		@ sp needed
 654 0060 80BC     		pop	{r7}
 655              		.cfi_restore 7
 656              		.cfi_def_cfa_offset 0
 657 0062 7047     		bx	lr
 658              		.cfi_endproc
 659              	.LFE124:
 661              		.section	.text.hal_timer_single_pulse_mode_config,"ax",%progbits
 662              		.align	1
 663              		.global	hal_timer_single_pulse_mode_config
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 667              		.fpu softvfp
 669              	hal_timer_single_pulse_mode_config:
 670              	.LFB125:
 541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER single pulse mode
 544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  single_pulse:
 548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
 549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        ENABLE: single pulse mode enable
 550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        DISABLE: single pulse mode disable
 551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, details
 553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_mode_config(hal_timer_dev_struct *timer_dev, uint32_t single_pulse)
 555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 671              		.loc 1 555 1
 672              		.cfi_startproc
 673              		@ args = 0, pretend = 0, frame = 8
 674              		@ frame_needed = 1, uses_anonymous_args = 0
 675              		@ link register save eliminated.
 676 0000 80B4     		push	{r7}
 677              		.cfi_def_cfa_offset 4
 678              		.cfi_offset 7, -4
 679 0002 83B0     		sub	sp, sp, #12
 680              		.cfi_def_cfa_offset 16
 681 0004 00AF     		add	r7, sp, #0
 682              		.cfi_def_cfa_register 7
 683 0006 7860     		str	r0, [r7, #4]
 684 0008 3960     		str	r1, [r7]
 556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
 559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
 560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER13 == timer_dev->periph) {
 564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the single pulse mode of [timer_dev] is invalid");
 565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 685              		.loc 1 569 22
 686 000a 7B68     		ldr	r3, [r7, #4]
 687 000c 0222     		movs	r2, #2
 688 000e 83F85520 		strb	r2, [r3, #85]
 570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER single pulse mode */
 572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(ENABLE == single_pulse) {
 689              		.loc 1 572 7
 690 0012 3B68     		ldr	r3, [r7]
 691 0014 012B     		cmp	r3, #1
 692 0016 08D1     		bne	.L29
 573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set SPM bit */
 574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(timer_dev->periph) |= (uint32_t)TIMER_CTL0_SPM;
 693              		.loc 1 574 9
 694 0018 7B68     		ldr	r3, [r7, #4]
 695 001a 1B68     		ldr	r3, [r3]
 696              		.loc 1 574 39
 697 001c 1B68     		ldr	r3, [r3]
 698              		.loc 1 574 9
 699 001e 7A68     		ldr	r2, [r7, #4]
 700 0020 1268     		ldr	r2, [r2]
 701              		.loc 1 574 39
 702 0022 43F00803 		orr	r3, r3, #8
 703 0026 1360     		str	r3, [r2]
 704 0028 0EE0     		b	.L30
 705              	.L29:
 575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(DISABLE == single_pulse) {
 706              		.loc 1 575 14
 707 002a 3B68     		ldr	r3, [r7]
 708 002c 002B     		cmp	r3, #0
 709 002e 08D1     		bne	.L31
 576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset SPM bit */
 577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(timer_dev->periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 710              		.loc 1 577 9
 711 0030 7B68     		ldr	r3, [r7, #4]
 712 0032 1B68     		ldr	r3, [r3]
 713              		.loc 1 577 39
 714 0034 1B68     		ldr	r3, [r3]
 715              		.loc 1 577 9
 716 0036 7A68     		ldr	r2, [r7, #4]
 717 0038 1268     		ldr	r2, [r2]
 718              		.loc 1 577 39
 719 003a 23F00803 		bic	r3, r3, #8
 720 003e 1360     		str	r3, [r2]
 721 0040 02E0     		b	.L30
 722              	.L31:
 578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
 580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [single_pulse] value is undefine");
 581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 723              		.loc 1 581 16
 724 0042 6FF00503 		mvn	r3, #5
 725 0046 04E0     		b	.L32
 726              	.L30:
 582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 727              		.loc 1 585 22
 728 0048 7B68     		ldr	r3, [r7, #4]
 729 004a 0522     		movs	r2, #5
 730 004c 83F85520 		strb	r2, [r3, #85]
 586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 731              		.loc 1 587 12
 732 0050 0023     		movs	r3, #0
 733              	.L32:
 588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 734              		.loc 1 588 1
 735 0052 1846     		mov	r0, r3
 736 0054 0C37     		adds	r7, r7, #12
 737              		.cfi_def_cfa_offset 4
 738 0056 BD46     		mov	sp, r7
 739              		.cfi_def_cfa_register 13
 740              		@ sp needed
 741 0058 80BC     		pop	{r7}
 742              		.cfi_restore 7
 743              		.cfi_def_cfa_offset 0
 744 005a 7047     		bx	lr
 745              		.cfi_endproc
 746              	.LFE125:
 748              		.section	.text.hal_timer_clock_source_config,"ax",%progbits
 749              		.align	1
 750              		.global	hal_timer_clock_source_config
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 754              		.fpu softvfp
 756              	hal_timer_clock_source_config:
 757              	.LFB126:
 589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER clock source
 592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_clocksource: TIMER clock source configuration structure
 596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   clock_source: the argument could be selected from enumeration <hal_timer_clock_so
 597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   clock_polarity:
 598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_ETI_POLARITY_RISING: clock input source is ETI, active high
 600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_ETI_POLARITY_FALLING: clock input source is ETI, active low
 601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_RISING: clock input source is CIx(x=0,1), rising e
 602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_FALLING: clock input source is CIx(x=0,1), falling
 603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_BOTH_EDGE: clock input source is CI0F_ED, both ris
 604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   clock_prescaler:
 605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_OFF: external trigger no divided
 607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV2: external trigger divided by 2
 608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV4: external trigger divided by 4
 609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV8: external trigger divided by 8
 610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   clock_filter: 0~15
 611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, details
 613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_clock_source_config(hal_timer_dev_struct *timer_dev, hal_timer_clock_source_struc
 615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 758              		.loc 1 615 1
 759              		.cfi_startproc
 760              		@ args = 0, pretend = 0, frame = 16
 761              		@ frame_needed = 1, uses_anonymous_args = 0
 762 0000 80B5     		push	{r7, lr}
 763              		.cfi_def_cfa_offset 8
 764              		.cfi_offset 7, -8
 765              		.cfi_offset 14, -4
 766 0002 84B0     		sub	sp, sp, #16
 767              		.cfi_def_cfa_offset 24
 768 0004 00AF     		add	r7, sp, #0
 769              		.cfi_def_cfa_register 7
 770 0006 7860     		str	r0, [r7, #4]
 771 0008 3960     		str	r1, [r7]
 616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint32_t smc_val, trgs_val;
 617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_clocksource)) {
 620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_clocksource] address is invalid");
 621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if defined(GD32F350)
 624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(((TIMER_CLOCK_SOURCE_CK_TIMER != timer_clocksource->clock_source) && ((TIMER5 == timer_dev->
 626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             (((TIMER_CLOCK_SOURCE_ETIMODE0 == timer_clocksource->clock_source) || (TIMER_CLOCK_SOUR
 627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_clocksource->clock_source] value of [timer_dev] is invalid");
 628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(((TIMER_CLOCK_SOURCE_CK_TIMER != timer_clocksource->clock_source) && ((TIMER13 == timer_dev-
 633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             (((TIMER_CLOCK_SOURCE_ETIMODE0 == timer_clocksource->clock_source) || (TIMER_CLOCK_SOUR
 634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_clocksource->clock_source] value of [timer_dev] is invalid");
 635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 */
 638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 772              		.loc 1 640 22
 773 000a 7B68     		ldr	r3, [r7, #4]
 774 000c 0222     		movs	r2, #2
 775 000e 83F85520 		strb	r2, [r3, #85]
 641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* read SMC, SMC1 and TRGS bits */
 643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     smc_val = (uint32_t)(TIMER_SMCFG(timer_dev->periph) & TIMER_SMCFG_SMC);
 776              		.loc 1 643 26
 777 0012 7B68     		ldr	r3, [r7, #4]
 778 0014 1B68     		ldr	r3, [r3]
 779 0016 0833     		adds	r3, r3, #8
 780 0018 1B68     		ldr	r3, [r3]
 781              		.loc 1 643 13
 782 001a 03F00703 		and	r3, r3, #7
 783 001e FB60     		str	r3, [r7, #12]
 644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     trgs_val = (uint32_t)(TIMER_SMCFG(timer_dev->periph) & TIMER_SMCFG_TRGS);
 784              		.loc 1 644 27
 785 0020 7B68     		ldr	r3, [r7, #4]
 786 0022 1B68     		ldr	r3, [r3]
 787 0024 0833     		adds	r3, r3, #8
 788 0026 1B68     		ldr	r3, [r3]
 789              		.loc 1 644 14
 790 0028 03F07003 		and	r3, r3, #112
 791 002c BB60     		str	r3, [r7, #8]
 645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* reset the SMC1 bit */
 647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_dev->periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 792              		.loc 1 647 5
 793 002e 7B68     		ldr	r3, [r7, #4]
 794 0030 1B68     		ldr	r3, [r3]
 795              		.loc 1 647 36
 796 0032 0833     		adds	r3, r3, #8
 797 0034 1B68     		ldr	r3, [r3]
 798              		.loc 1 647 5
 799 0036 7A68     		ldr	r2, [r7, #4]
 800 0038 1268     		ldr	r2, [r2]
 801              		.loc 1 647 36
 802 003a 0832     		adds	r2, r2, #8
 803 003c 23F48043 		bic	r3, r3, #16384
 804 0040 1360     		str	r3, [r2]
 648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(timer_clocksource->clock_source) {
 805              		.loc 1 649 29
 806 0042 3B68     		ldr	r3, [r7]
 807 0044 1B88     		ldrh	r3, [r3]
 808              		.loc 1 649 5
 809 0046 B3F5804F 		cmp	r3, #16384
 810 004a 00F0C981 		beq	.L34
 811 004e B3F5804F 		cmp	r3, #16384
 812 0052 00F3FA81 		bgt	.L35
 813 0056 702B     		cmp	r3, #112
 814 0058 00F09D81 		beq	.L36
 815 005c 702B     		cmp	r3, #112
 816 005e 00F3F481 		bgt	.L35
 817 0062 602B     		cmp	r3, #96
 818 0064 00F0F680 		beq	.L37
 819 0068 602B     		cmp	r3, #96
 820 006a 00F3EE81 		bgt	.L35
 821 006e 502B     		cmp	r3, #80
 822 0070 00F0A080 		beq	.L38
 823 0074 502B     		cmp	r3, #80
 824 0076 00F3E881 		bgt	.L35
 825 007a 402B     		cmp	r3, #64
 826 007c 00F03B81 		beq	.L39
 827 0080 402B     		cmp	r3, #64
 828 0082 00F3E281 		bgt	.L35
 829 0086 302B     		cmp	r3, #48
 830 0088 79D0     		beq	.L40
 831 008a 302B     		cmp	r3, #48
 832 008c 00F3DD81 		bgt	.L35
 833 0090 202B     		cmp	r3, #32
 834 0092 59D0     		beq	.L41
 835 0094 202B     		cmp	r3, #32
 836 0096 00F3D881 		bgt	.L35
 837 009a 102B     		cmp	r3, #16
 838 009c 39D0     		beq	.L42
 839 009e 102B     		cmp	r3, #16
 840 00a0 00F3D381 		bgt	.L35
 841 00a4 002B     		cmp	r3, #0
 842 00a6 19D0     		beq	.L43
 843 00a8 012B     		cmp	r3, #1
 844 00aa 40F0CE81 		bne	.L35
 650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_CK_TIMER:
 651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((smc_val != TIMER_SLAVE_MODE_RESTART) && (smc_val != TIMER_SLAVE_MODE_PAUSE) && (smc_val
 845              		.loc 1 651 11
 846 00ae FB68     		ldr	r3, [r7, #12]
 847 00b0 042B     		cmp	r3, #4
 848 00b2 00F0CD81 		beq	.L49
 849              		.loc 1 651 50 discriminator 1
 850 00b6 FB68     		ldr	r3, [r7, #12]
 851 00b8 052B     		cmp	r3, #5
 852 00ba 00F0C981 		beq	.L49
 853              		.loc 1 651 89 discriminator 2
 854 00be FB68     		ldr	r3, [r7, #12]
 855 00c0 062B     		cmp	r3, #6
 856 00c2 00F0C581 		beq	.L49
 652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the SMC bit */
 653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_SMCFG(timer_dev->periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 857              		.loc 1 653 13
 858 00c6 7B68     		ldr	r3, [r7, #4]
 859 00c8 1B68     		ldr	r3, [r3]
 860              		.loc 1 653 44
 861 00ca 0833     		adds	r3, r3, #8
 862 00cc 1B68     		ldr	r3, [r3]
 863              		.loc 1 653 13
 864 00ce 7A68     		ldr	r2, [r7, #4]
 865 00d0 1268     		ldr	r2, [r2]
 866              		.loc 1 653 44
 867 00d2 0832     		adds	r2, r2, #8
 868 00d4 23F00703 		bic	r3, r3, #7
 869 00d8 1360     		str	r3, [r2]
 654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
 655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 870              		.loc 1 655 9
 871 00da B9E1     		b	.L49
 872              	.L43:
 656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_ITI0:
 657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER the internal trigger as external clock input */
 658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_ITI0);
 873              		.loc 1 658 9
 874 00dc 7B68     		ldr	r3, [r7, #4]
 875 00de 1B68     		ldr	r3, [r3]
 876 00e0 0021     		movs	r1, #0
 877 00e2 1846     		mov	r0, r3
 878 00e4 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the SMC bit */
 660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 879              		.loc 1 660 9
 880 00e8 7B68     		ldr	r3, [r7, #4]
 881 00ea 1B68     		ldr	r3, [r3]
 882              		.loc 1 660 40
 883 00ec 0833     		adds	r3, r3, #8
 884 00ee 1B68     		ldr	r3, [r3]
 885              		.loc 1 660 9
 886 00f0 7A68     		ldr	r2, [r7, #4]
 887 00f2 1268     		ldr	r2, [r2]
 888              		.loc 1 660 40
 889 00f4 0832     		adds	r2, r2, #8
 890 00f6 23F00703 		bic	r3, r3, #7
 891 00fa 1360     		str	r3, [r2]
 661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the SMC bit */
 662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 892              		.loc 1 662 9
 893 00fc 7B68     		ldr	r3, [r7, #4]
 894 00fe 1B68     		ldr	r3, [r3]
 895              		.loc 1 662 40
 896 0100 0833     		adds	r3, r3, #8
 897 0102 1B68     		ldr	r3, [r3]
 898              		.loc 1 662 9
 899 0104 7A68     		ldr	r2, [r7, #4]
 900 0106 1268     		ldr	r2, [r2]
 901              		.loc 1 662 40
 902 0108 0832     		adds	r2, r2, #8
 903 010a 43F00703 		orr	r3, r3, #7
 904 010e 1360     		str	r3, [r2]
 663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 905              		.loc 1 663 9
 906 0110 9FE1     		b	.L45
 907              	.L42:
 664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_ITI1:
 665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER the internal trigger as external clock input */
 666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_ITI1);
 908              		.loc 1 666 9
 909 0112 7B68     		ldr	r3, [r7, #4]
 910 0114 1B68     		ldr	r3, [r3]
 911 0116 1021     		movs	r1, #16
 912 0118 1846     		mov	r0, r3
 913 011a FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the SMC bit */
 668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 914              		.loc 1 668 9
 915 011e 7B68     		ldr	r3, [r7, #4]
 916 0120 1B68     		ldr	r3, [r3]
 917              		.loc 1 668 40
 918 0122 0833     		adds	r3, r3, #8
 919 0124 1B68     		ldr	r3, [r3]
 920              		.loc 1 668 9
 921 0126 7A68     		ldr	r2, [r7, #4]
 922 0128 1268     		ldr	r2, [r2]
 923              		.loc 1 668 40
 924 012a 0832     		adds	r2, r2, #8
 925 012c 23F00703 		bic	r3, r3, #7
 926 0130 1360     		str	r3, [r2]
 669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the SMC bit */
 670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 927              		.loc 1 670 9
 928 0132 7B68     		ldr	r3, [r7, #4]
 929 0134 1B68     		ldr	r3, [r3]
 930              		.loc 1 670 40
 931 0136 0833     		adds	r3, r3, #8
 932 0138 1B68     		ldr	r3, [r3]
 933              		.loc 1 670 9
 934 013a 7A68     		ldr	r2, [r7, #4]
 935 013c 1268     		ldr	r2, [r2]
 936              		.loc 1 670 40
 937 013e 0832     		adds	r2, r2, #8
 938 0140 43F00703 		orr	r3, r3, #7
 939 0144 1360     		str	r3, [r2]
 671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 940              		.loc 1 671 9
 941 0146 84E1     		b	.L45
 942              	.L41:
 672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_ITI2:
 673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER the internal trigger as external clock input */
 674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_ITI2);
 943              		.loc 1 674 9
 944 0148 7B68     		ldr	r3, [r7, #4]
 945 014a 1B68     		ldr	r3, [r3]
 946 014c 2021     		movs	r1, #32
 947 014e 1846     		mov	r0, r3
 948 0150 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the SMC bit */
 676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 949              		.loc 1 676 9
 950 0154 7B68     		ldr	r3, [r7, #4]
 951 0156 1B68     		ldr	r3, [r3]
 952              		.loc 1 676 40
 953 0158 0833     		adds	r3, r3, #8
 954 015a 1B68     		ldr	r3, [r3]
 955              		.loc 1 676 9
 956 015c 7A68     		ldr	r2, [r7, #4]
 957 015e 1268     		ldr	r2, [r2]
 958              		.loc 1 676 40
 959 0160 0832     		adds	r2, r2, #8
 960 0162 23F00703 		bic	r3, r3, #7
 961 0166 1360     		str	r3, [r2]
 677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the SMC bit */
 678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 962              		.loc 1 678 9
 963 0168 7B68     		ldr	r3, [r7, #4]
 964 016a 1B68     		ldr	r3, [r3]
 965              		.loc 1 678 40
 966 016c 0833     		adds	r3, r3, #8
 967 016e 1B68     		ldr	r3, [r3]
 968              		.loc 1 678 9
 969 0170 7A68     		ldr	r2, [r7, #4]
 970 0172 1268     		ldr	r2, [r2]
 971              		.loc 1 678 40
 972 0174 0832     		adds	r2, r2, #8
 973 0176 43F00703 		orr	r3, r3, #7
 974 017a 1360     		str	r3, [r2]
 679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 975              		.loc 1 679 9
 976 017c 69E1     		b	.L45
 977              	.L40:
 680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_ITI3:
 681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER the internal trigger as external clock input */
 682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_ITI3);
 978              		.loc 1 682 9
 979 017e 7B68     		ldr	r3, [r7, #4]
 980 0180 1B68     		ldr	r3, [r3]
 981 0182 3021     		movs	r1, #48
 982 0184 1846     		mov	r0, r3
 983 0186 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the SMC bit */
 684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 984              		.loc 1 684 9
 985 018a 7B68     		ldr	r3, [r7, #4]
 986 018c 1B68     		ldr	r3, [r3]
 987              		.loc 1 684 40
 988 018e 0833     		adds	r3, r3, #8
 989 0190 1B68     		ldr	r3, [r3]
 990              		.loc 1 684 9
 991 0192 7A68     		ldr	r2, [r7, #4]
 992 0194 1268     		ldr	r2, [r2]
 993              		.loc 1 684 40
 994 0196 0832     		adds	r2, r2, #8
 995 0198 23F00703 		bic	r3, r3, #7
 996 019c 1360     		str	r3, [r2]
 685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the SMC bit */
 686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 997              		.loc 1 686 9
 998 019e 7B68     		ldr	r3, [r7, #4]
 999 01a0 1B68     		ldr	r3, [r3]
 1000              		.loc 1 686 40
 1001 01a2 0833     		adds	r3, r3, #8
 1002 01a4 1B68     		ldr	r3, [r3]
 1003              		.loc 1 686 9
 1004 01a6 7A68     		ldr	r2, [r7, #4]
 1005 01a8 1268     		ldr	r2, [r2]
 1006              		.loc 1 686 40
 1007 01aa 0832     		adds	r2, r2, #8
 1008 01ac 43F00703 		orr	r3, r3, #7
 1009 01b0 1360     		str	r3, [r2]
 687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1010              		.loc 1 687 9
 1011 01b2 4EE1     		b	.L45
 1012              	.L38:
 688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_CI0FE0:
 689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER the external trigger as external clock input */
 690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0EN bit */
 691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0EN | TIMER_CHCTL2_CH0NEN));
 1013              		.loc 1 691 9
 1014 01b4 7B68     		ldr	r3, [r7, #4]
 1015 01b6 1B68     		ldr	r3, [r3]
 1016              		.loc 1 691 41
 1017 01b8 2033     		adds	r3, r3, #32
 1018 01ba 1B68     		ldr	r3, [r3]
 1019              		.loc 1 691 9
 1020 01bc 7A68     		ldr	r2, [r7, #4]
 1021 01be 1268     		ldr	r2, [r2]
 1022              		.loc 1 691 41
 1023 01c0 2032     		adds	r2, r2, #32
 1024 01c2 23F00503 		bic	r3, r3, #5
 1025 01c6 1360     		str	r3, [r2]
 692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0P and CH0NP bits */
 693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 1026              		.loc 1 693 9
 1027 01c8 7B68     		ldr	r3, [r7, #4]
 1028 01ca 1B68     		ldr	r3, [r3]
 1029              		.loc 1 693 41
 1030 01cc 2033     		adds	r3, r3, #32
 1031 01ce 1B68     		ldr	r3, [r3]
 1032              		.loc 1 693 9
 1033 01d0 7A68     		ldr	r2, [r7, #4]
 1034 01d2 1268     		ldr	r2, [r2]
 1035              		.loc 1 693 41
 1036 01d4 2032     		adds	r2, r2, #32
 1037 01d6 23F00A03 		bic	r3, r3, #10
 1038 01da 1360     		str	r3, [r2]
 694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the CH0P and CH0NP bits */
 695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) |= (uint32_t)timer_clocksource->clock_polarity;
 1039              		.loc 1 695 9
 1040 01dc 7B68     		ldr	r3, [r7, #4]
 1041 01de 1B68     		ldr	r3, [r3]
 1042              		.loc 1 695 41
 1043 01e0 2033     		adds	r3, r3, #32
 1044 01e2 1A68     		ldr	r2, [r3]
 1045              		.loc 1 695 71
 1046 01e4 3B68     		ldr	r3, [r7]
 1047 01e6 5B68     		ldr	r3, [r3, #4]
 1048              		.loc 1 695 9
 1049 01e8 7968     		ldr	r1, [r7, #4]
 1050 01ea 0968     		ldr	r1, [r1]
 1051              		.loc 1 695 41
 1052 01ec 2031     		adds	r1, r1, #32
 1053 01ee 1343     		orrs	r3, r3, r2
 1054 01f0 0B60     		str	r3, [r1]
 696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
 697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 1055              		.loc 1 697 9
 1056 01f2 7B68     		ldr	r3, [r7, #4]
 1057 01f4 1B68     		ldr	r3, [r3]
 1058              		.loc 1 697 41
 1059 01f6 1833     		adds	r3, r3, #24
 1060 01f8 1B68     		ldr	r3, [r3]
 1061              		.loc 1 697 9
 1062 01fa 7A68     		ldr	r2, [r7, #4]
 1063 01fc 1268     		ldr	r2, [r2]
 1064              		.loc 1 697 41
 1065 01fe 1832     		adds	r2, r2, #24
 1066 0200 23F0F003 		bic	r3, r3, #240
 1067 0204 1360     		str	r3, [r2]
 698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
 699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)(timer_clocksource->clock_filter << 4U);
 1068              		.loc 1 699 9
 1069 0206 7B68     		ldr	r3, [r7, #4]
 1070 0208 1B68     		ldr	r3, [r3]
 1071              		.loc 1 699 41
 1072 020a 1833     		adds	r3, r3, #24
 1073 020c 1A68     		ldr	r2, [r3]
 1074              		.loc 1 699 72
 1075 020e 3B68     		ldr	r3, [r7]
 1076 0210 DB68     		ldr	r3, [r3, #12]
 1077              		.loc 1 699 87
 1078 0212 1B01     		lsls	r3, r3, #4
 1079              		.loc 1 699 9
 1080 0214 7968     		ldr	r1, [r7, #4]
 1081 0216 0968     		ldr	r1, [r1]
 1082              		.loc 1 699 41
 1083 0218 1831     		adds	r1, r1, #24
 1084 021a 1343     		orrs	r3, r3, r2
 1085 021c 0B60     		str	r3, [r1]
 700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* select TIMER input trigger source */
 701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_CI0FE0);
 1086              		.loc 1 701 9
 1087 021e 7B68     		ldr	r3, [r7, #4]
 1088 0220 1B68     		ldr	r3, [r3]
 1089 0222 5021     		movs	r1, #80
 1090 0224 1846     		mov	r0, r3
 1091 0226 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the SMC bit */
 703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 1092              		.loc 1 703 9
 1093 022a 7B68     		ldr	r3, [r7, #4]
 1094 022c 1B68     		ldr	r3, [r3]
 1095              		.loc 1 703 40
 1096 022e 0833     		adds	r3, r3, #8
 1097 0230 1B68     		ldr	r3, [r3]
 1098              		.loc 1 703 9
 1099 0232 7A68     		ldr	r2, [r7, #4]
 1100 0234 1268     		ldr	r2, [r2]
 1101              		.loc 1 703 40
 1102 0236 0832     		adds	r2, r2, #8
 1103 0238 23F00703 		bic	r3, r3, #7
 1104 023c 1360     		str	r3, [r2]
 704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the SMC bit */
 705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 1105              		.loc 1 705 9
 1106 023e 7B68     		ldr	r3, [r7, #4]
 1107 0240 1B68     		ldr	r3, [r3]
 1108              		.loc 1 705 40
 1109 0242 0833     		adds	r3, r3, #8
 1110 0244 1B68     		ldr	r3, [r3]
 1111              		.loc 1 705 9
 1112 0246 7A68     		ldr	r2, [r7, #4]
 1113 0248 1268     		ldr	r2, [r2]
 1114              		.loc 1 705 40
 1115 024a 0832     		adds	r2, r2, #8
 1116 024c 43F00703 		orr	r3, r3, #7
 1117 0250 1360     		str	r3, [r2]
 706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1118              		.loc 1 706 9
 1119 0252 FEE0     		b	.L45
 1120              	.L37:
 707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_CI1FE1:
 708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER the external trigger as external clock input */
 709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1EN bit */
 710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1EN | TIMER_CHCTL2_CH1NEN));
 1121              		.loc 1 710 9
 1122 0254 7B68     		ldr	r3, [r7, #4]
 1123 0256 1B68     		ldr	r3, [r3]
 1124              		.loc 1 710 41
 1125 0258 2033     		adds	r3, r3, #32
 1126 025a 1B68     		ldr	r3, [r3]
 1127              		.loc 1 710 9
 1128 025c 7A68     		ldr	r2, [r7, #4]
 1129 025e 1268     		ldr	r2, [r2]
 1130              		.loc 1 710 41
 1131 0260 2032     		adds	r2, r2, #32
 1132 0262 23F05003 		bic	r3, r3, #80
 1133 0266 1360     		str	r3, [r2]
 711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1NP bit */
 712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 1134              		.loc 1 712 9
 1135 0268 7B68     		ldr	r3, [r7, #4]
 1136 026a 1B68     		ldr	r3, [r3]
 1137              		.loc 1 712 41
 1138 026c 2033     		adds	r3, r3, #32
 1139 026e 1B68     		ldr	r3, [r3]
 1140              		.loc 1 712 9
 1141 0270 7A68     		ldr	r2, [r7, #4]
 1142 0272 1268     		ldr	r2, [r2]
 1143              		.loc 1 712 41
 1144 0274 2032     		adds	r2, r2, #32
 1145 0276 23F0A003 		bic	r3, r3, #160
 1146 027a 1360     		str	r3, [r2]
 713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the CH1NP bit */
 714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) |= (uint32_t)((uint32_t)timer_clocksource->clock_polarity <
 1147              		.loc 1 714 9
 1148 027c 7B68     		ldr	r3, [r7, #4]
 1149 027e 1B68     		ldr	r3, [r3]
 1150              		.loc 1 714 41
 1151 0280 2033     		adds	r3, r3, #32
 1152 0282 1A68     		ldr	r2, [r3]
 1153              		.loc 1 714 82
 1154 0284 3B68     		ldr	r3, [r7]
 1155 0286 5B68     		ldr	r3, [r3, #4]
 1156              		.loc 1 714 44
 1157 0288 1B01     		lsls	r3, r3, #4
 1158              		.loc 1 714 9
 1159 028a 7968     		ldr	r1, [r7, #4]
 1160 028c 0968     		ldr	r1, [r1]
 1161              		.loc 1 714 41
 1162 028e 2031     		adds	r1, r1, #32
 1163 0290 1343     		orrs	r3, r3, r2
 1164 0292 0B60     		str	r3, [r1]
 715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1CAPFLT bit */
 716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 1165              		.loc 1 716 9
 1166 0294 7B68     		ldr	r3, [r7, #4]
 1167 0296 1B68     		ldr	r3, [r3]
 1168              		.loc 1 716 41
 1169 0298 1833     		adds	r3, r3, #24
 1170 029a 1B68     		ldr	r3, [r3]
 1171              		.loc 1 716 9
 1172 029c 7A68     		ldr	r2, [r7, #4]
 1173 029e 1268     		ldr	r2, [r2]
 1174              		.loc 1 716 41
 1175 02a0 1832     		adds	r2, r2, #24
 1176 02a2 23F47043 		bic	r3, r3, #61440
 1177 02a6 1360     		str	r3, [r2]
 717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the CH1CAPFLT bit */
 718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)(timer_clocksource->clock_filter << 12U);
 1178              		.loc 1 718 9
 1179 02a8 7B68     		ldr	r3, [r7, #4]
 1180 02aa 1B68     		ldr	r3, [r3]
 1181              		.loc 1 718 41
 1182 02ac 1833     		adds	r3, r3, #24
 1183 02ae 1A68     		ldr	r2, [r3]
 1184              		.loc 1 718 72
 1185 02b0 3B68     		ldr	r3, [r7]
 1186 02b2 DB68     		ldr	r3, [r3, #12]
 1187              		.loc 1 718 87
 1188 02b4 1B03     		lsls	r3, r3, #12
 1189              		.loc 1 718 9
 1190 02b6 7968     		ldr	r1, [r7, #4]
 1191 02b8 0968     		ldr	r1, [r1]
 1192              		.loc 1 718 41
 1193 02ba 1831     		adds	r1, r1, #24
 1194 02bc 1343     		orrs	r3, r3, r2
 1195 02be 0B60     		str	r3, [r1]
 719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* select TIMER input trigger source */
 720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_CI1FE1);
 1196              		.loc 1 720 9
 1197 02c0 7B68     		ldr	r3, [r7, #4]
 1198 02c2 1B68     		ldr	r3, [r3]
 1199 02c4 6021     		movs	r1, #96
 1200 02c6 1846     		mov	r0, r3
 1201 02c8 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the SMC bit */
 722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 1202              		.loc 1 722 9
 1203 02cc 7B68     		ldr	r3, [r7, #4]
 1204 02ce 1B68     		ldr	r3, [r3]
 1205              		.loc 1 722 40
 1206 02d0 0833     		adds	r3, r3, #8
 1207 02d2 1B68     		ldr	r3, [r3]
 1208              		.loc 1 722 9
 1209 02d4 7A68     		ldr	r2, [r7, #4]
 1210 02d6 1268     		ldr	r2, [r2]
 1211              		.loc 1 722 40
 1212 02d8 0832     		adds	r2, r2, #8
 1213 02da 23F00703 		bic	r3, r3, #7
 1214 02de 1360     		str	r3, [r2]
 723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the SMC bit */
 724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 1215              		.loc 1 724 9
 1216 02e0 7B68     		ldr	r3, [r7, #4]
 1217 02e2 1B68     		ldr	r3, [r3]
 1218              		.loc 1 724 40
 1219 02e4 0833     		adds	r3, r3, #8
 1220 02e6 1B68     		ldr	r3, [r3]
 1221              		.loc 1 724 9
 1222 02e8 7A68     		ldr	r2, [r7, #4]
 1223 02ea 1268     		ldr	r2, [r2]
 1224              		.loc 1 724 40
 1225 02ec 0832     		adds	r2, r2, #8
 1226 02ee 43F00703 		orr	r3, r3, #7
 1227 02f2 1360     		str	r3, [r2]
 725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1228              		.loc 1 725 9
 1229 02f4 ADE0     		b	.L45
 1230              	.L39:
 726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_CI0FED:
 727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER the external trigger as external clock input */
 728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0EN bit */
 729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0EN | TIMER_CHCTL2_CH0NEN));
 1231              		.loc 1 729 9
 1232 02f6 7B68     		ldr	r3, [r7, #4]
 1233 02f8 1B68     		ldr	r3, [r3]
 1234              		.loc 1 729 41
 1235 02fa 2033     		adds	r3, r3, #32
 1236 02fc 1B68     		ldr	r3, [r3]
 1237              		.loc 1 729 9
 1238 02fe 7A68     		ldr	r2, [r7, #4]
 1239 0300 1268     		ldr	r2, [r2]
 1240              		.loc 1 729 41
 1241 0302 2032     		adds	r2, r2, #32
 1242 0304 23F00503 		bic	r3, r3, #5
 1243 0308 1360     		str	r3, [r2]
 730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0P and CH0NP bits */
 731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 1244              		.loc 1 731 9
 1245 030a 7B68     		ldr	r3, [r7, #4]
 1246 030c 1B68     		ldr	r3, [r3]
 1247              		.loc 1 731 41
 1248 030e 2033     		adds	r3, r3, #32
 1249 0310 1B68     		ldr	r3, [r3]
 1250              		.loc 1 731 9
 1251 0312 7A68     		ldr	r2, [r7, #4]
 1252 0314 1268     		ldr	r2, [r2]
 1253              		.loc 1 731 41
 1254 0316 2032     		adds	r2, r2, #32
 1255 0318 23F00A03 		bic	r3, r3, #10
 1256 031c 1360     		str	r3, [r2]
 732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the CH0P and CH0NP bits */
 733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) |= (uint32_t)timer_clocksource->clock_polarity;
 1257              		.loc 1 733 9
 1258 031e 7B68     		ldr	r3, [r7, #4]
 1259 0320 1B68     		ldr	r3, [r3]
 1260              		.loc 1 733 41
 1261 0322 2033     		adds	r3, r3, #32
 1262 0324 1A68     		ldr	r2, [r3]
 1263              		.loc 1 733 71
 1264 0326 3B68     		ldr	r3, [r7]
 1265 0328 5B68     		ldr	r3, [r3, #4]
 1266              		.loc 1 733 9
 1267 032a 7968     		ldr	r1, [r7, #4]
 1268 032c 0968     		ldr	r1, [r1]
 1269              		.loc 1 733 41
 1270 032e 2031     		adds	r1, r1, #32
 1271 0330 1343     		orrs	r3, r3, r2
 1272 0332 0B60     		str	r3, [r1]
 734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
 735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 1273              		.loc 1 735 9
 1274 0334 7B68     		ldr	r3, [r7, #4]
 1275 0336 1B68     		ldr	r3, [r3]
 1276              		.loc 1 735 41
 1277 0338 1833     		adds	r3, r3, #24
 1278 033a 1B68     		ldr	r3, [r3]
 1279              		.loc 1 735 9
 1280 033c 7A68     		ldr	r2, [r7, #4]
 1281 033e 1268     		ldr	r2, [r2]
 1282              		.loc 1 735 41
 1283 0340 1832     		adds	r2, r2, #24
 1284 0342 23F0F003 		bic	r3, r3, #240
 1285 0346 1360     		str	r3, [r2]
 736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
 737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)(timer_clocksource->clock_filter << 4U);
 1286              		.loc 1 737 9
 1287 0348 7B68     		ldr	r3, [r7, #4]
 1288 034a 1B68     		ldr	r3, [r3]
 1289              		.loc 1 737 41
 1290 034c 1833     		adds	r3, r3, #24
 1291 034e 1A68     		ldr	r2, [r3]
 1292              		.loc 1 737 72
 1293 0350 3B68     		ldr	r3, [r7]
 1294 0352 DB68     		ldr	r3, [r3, #12]
 1295              		.loc 1 737 87
 1296 0354 1B01     		lsls	r3, r3, #4
 1297              		.loc 1 737 9
 1298 0356 7968     		ldr	r1, [r7, #4]
 1299 0358 0968     		ldr	r1, [r1]
 1300              		.loc 1 737 41
 1301 035a 1831     		adds	r1, r1, #24
 1302 035c 1343     		orrs	r3, r3, r2
 1303 035e 0B60     		str	r3, [r1]
 738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* select TIMER input trigger source */
 739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_CI0F_ED);
 1304              		.loc 1 739 9
 1305 0360 7B68     		ldr	r3, [r7, #4]
 1306 0362 1B68     		ldr	r3, [r3]
 1307 0364 4021     		movs	r1, #64
 1308 0366 1846     		mov	r0, r3
 1309 0368 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the SMC bit */
 741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 1310              		.loc 1 741 9
 1311 036c 7B68     		ldr	r3, [r7, #4]
 1312 036e 1B68     		ldr	r3, [r3]
 1313              		.loc 1 741 40
 1314 0370 0833     		adds	r3, r3, #8
 1315 0372 1B68     		ldr	r3, [r3]
 1316              		.loc 1 741 9
 1317 0374 7A68     		ldr	r2, [r7, #4]
 1318 0376 1268     		ldr	r2, [r2]
 1319              		.loc 1 741 40
 1320 0378 0832     		adds	r2, r2, #8
 1321 037a 23F00703 		bic	r3, r3, #7
 1322 037e 1360     		str	r3, [r2]
 742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the SMC bit */
 743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 1323              		.loc 1 743 9
 1324 0380 7B68     		ldr	r3, [r7, #4]
 1325 0382 1B68     		ldr	r3, [r3]
 1326              		.loc 1 743 40
 1327 0384 0833     		adds	r3, r3, #8
 1328 0386 1B68     		ldr	r3, [r3]
 1329              		.loc 1 743 9
 1330 0388 7A68     		ldr	r2, [r7, #4]
 1331 038a 1268     		ldr	r2, [r2]
 1332              		.loc 1 743 40
 1333 038c 0832     		adds	r2, r2, #8
 1334 038e 43F00703 		orr	r3, r3, #7
 1335 0392 1360     		str	r3, [r2]
 744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1336              		.loc 1 744 9
 1337 0394 5DE0     		b	.L45
 1338              	.L36:
 745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_ETIMODE0:
 746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER external trigger input */
 747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_external_trigger_config(timer_dev->periph, timer_clocksource ->clock_prescaler,
 1339              		.loc 1 747 9
 1340 0396 7B68     		ldr	r3, [r7, #4]
 1341 0398 1868     		ldr	r0, [r3]
 1342 039a 3B68     		ldr	r3, [r7]
 1343 039c 9968     		ldr	r1, [r3, #8]
 1344 039e 3B68     		ldr	r3, [r7]
 1345 03a0 5A68     		ldr	r2, [r3, #4]
 1346 03a2 3B68     		ldr	r3, [r7]
 1347 03a4 DB68     		ldr	r3, [r3, #12]
 1348 03a6 FFF7FEFF 		bl	hals_timer_external_trigger_config
 748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                            timer_clocksource->clock_polarity, timer_clocksource->cl
 749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* select TIMER input trigger source */
 750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_ETIFP);
 1349              		.loc 1 750 9
 1350 03aa 7B68     		ldr	r3, [r7, #4]
 1351 03ac 1B68     		ldr	r3, [r3]
 1352 03ae 7021     		movs	r1, #112
 1353 03b0 1846     		mov	r0, r3
 1354 03b2 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the SMC bit */
 752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 1355              		.loc 1 752 9
 1356 03b6 7B68     		ldr	r3, [r7, #4]
 1357 03b8 1B68     		ldr	r3, [r3]
 1358              		.loc 1 752 40
 1359 03ba 0833     		adds	r3, r3, #8
 1360 03bc 1B68     		ldr	r3, [r3]
 1361              		.loc 1 752 9
 1362 03be 7A68     		ldr	r2, [r7, #4]
 1363 03c0 1268     		ldr	r2, [r2]
 1364              		.loc 1 752 40
 1365 03c2 0832     		adds	r2, r2, #8
 1366 03c4 23F00703 		bic	r3, r3, #7
 1367 03c8 1360     		str	r3, [r2]
 753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the SMC bit */
 754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 1368              		.loc 1 754 9
 1369 03ca 7B68     		ldr	r3, [r7, #4]
 1370 03cc 1B68     		ldr	r3, [r3]
 1371              		.loc 1 754 40
 1372 03ce 0833     		adds	r3, r3, #8
 1373 03d0 1B68     		ldr	r3, [r3]
 1374              		.loc 1 754 9
 1375 03d2 7A68     		ldr	r2, [r7, #4]
 1376 03d4 1268     		ldr	r2, [r2]
 1377              		.loc 1 754 40
 1378 03d6 0832     		adds	r2, r2, #8
 1379 03d8 43F00703 		orr	r3, r3, #7
 1380 03dc 1360     		str	r3, [r2]
 755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1381              		.loc 1 755 9
 1382 03de 38E0     		b	.L45
 1383              	.L34:
 756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_ETIMODE1:
 757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((smc_val != TIMER_SLAVE_MODE_RESTART) && (smc_val != TIMER_SLAVE_MODE_PAUSE) && (smc_val
 1384              		.loc 1 757 11
 1385 03e0 FB68     		ldr	r3, [r7, #12]
 1386 03e2 042B     		cmp	r3, #4
 1387 03e4 0FD0     		beq	.L46
 1388              		.loc 1 757 50 discriminator 1
 1389 03e6 FB68     		ldr	r3, [r7, #12]
 1390 03e8 052B     		cmp	r3, #5
 1391 03ea 0CD0     		beq	.L46
 1392              		.loc 1 757 89 discriminator 2
 1393 03ec FB68     		ldr	r3, [r7, #12]
 1394 03ee 062B     		cmp	r3, #6
 1395 03f0 09D0     		beq	.L46
 758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the SMC bit */
 759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_SMCFG(timer_dev->periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 1396              		.loc 1 759 13
 1397 03f2 7B68     		ldr	r3, [r7, #4]
 1398 03f4 1B68     		ldr	r3, [r3]
 1399              		.loc 1 759 44
 1400 03f6 0833     		adds	r3, r3, #8
 1401 03f8 1B68     		ldr	r3, [r3]
 1402              		.loc 1 759 13
 1403 03fa 7A68     		ldr	r2, [r7, #4]
 1404 03fc 1268     		ldr	r2, [r2]
 1405              		.loc 1 759 44
 1406 03fe 0832     		adds	r2, r2, #8
 1407 0400 23F00703 		bic	r3, r3, #7
 1408 0404 1360     		str	r3, [r2]
 1409              	.L46:
 760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
 761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(trgs_val == TIMER_SMCFG_TRGSEL_ETIFP) {
 1410              		.loc 1 761 11
 1411 0406 BB68     		ldr	r3, [r7, #8]
 1412 0408 702B     		cmp	r3, #112
 1413 040a 09D1     		bne	.L47
 762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset TRGS bits */
 763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_SMCFG(timer_dev->periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 1414              		.loc 1 763 13
 1415 040c 7B68     		ldr	r3, [r7, #4]
 1416 040e 1B68     		ldr	r3, [r3]
 1417              		.loc 1 763 44
 1418 0410 0833     		adds	r3, r3, #8
 1419 0412 1B68     		ldr	r3, [r3]
 1420              		.loc 1 763 13
 1421 0414 7A68     		ldr	r2, [r7, #4]
 1422 0416 1268     		ldr	r2, [r2]
 1423              		.loc 1 763 44
 1424 0418 0832     		adds	r2, r2, #8
 1425 041a 23F07003 		bic	r3, r3, #112
 1426 041e 1360     		str	r3, [r2]
 1427              	.L47:
 764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
 765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER external trigger input */
 766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_external_trigger_config(timer_dev->periph, timer_clocksource ->clock_prescaler,
 1428              		.loc 1 766 9
 1429 0420 7B68     		ldr	r3, [r7, #4]
 1430 0422 1868     		ldr	r0, [r3]
 1431 0424 3B68     		ldr	r3, [r7]
 1432 0426 9968     		ldr	r1, [r3, #8]
 1433 0428 3B68     		ldr	r3, [r7]
 1434 042a 5A68     		ldr	r2, [r3, #4]
 1435 042c 3B68     		ldr	r3, [r7]
 1436 042e DB68     		ldr	r3, [r3, #12]
 1437 0430 FFF7FEFF 		bl	hals_timer_external_trigger_config
 767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                            timer_clocksource->clock_polarity, timer_clocksource->cl
 768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER the external clock mode1 */
 769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 1438              		.loc 1 769 9
 1439 0434 7B68     		ldr	r3, [r7, #4]
 1440 0436 1B68     		ldr	r3, [r3]
 1441              		.loc 1 769 40
 1442 0438 0833     		adds	r3, r3, #8
 1443 043a 1B68     		ldr	r3, [r3]
 1444              		.loc 1 769 9
 1445 043c 7A68     		ldr	r2, [r7, #4]
 1446 043e 1268     		ldr	r2, [r2]
 1447              		.loc 1 769 40
 1448 0440 0832     		adds	r2, r2, #8
 1449 0442 43F48043 		orr	r3, r3, #16384
 1450 0446 1360     		str	r3, [r2]
 770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1451              		.loc 1 770 9
 1452 0448 03E0     		b	.L45
 1453              	.L35:
 771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
 772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [timer_clocksource->clock_source] value is undefine");
 773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 1454              		.loc 1 773 16
 1455 044a 6FF00503 		mvn	r3, #5
 1456 044e 05E0     		b	.L48
 1457              	.L49:
 655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CLOCK_SOURCE_ITI0:
 1458              		.loc 1 655 9
 1459 0450 00BF     		nop
 1460              	.L45:
 774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 1461              		.loc 1 777 22
 1462 0452 7B68     		ldr	r3, [r7, #4]
 1463 0454 0522     		movs	r2, #5
 1464 0456 83F85520 		strb	r2, [r3, #85]
 778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 1465              		.loc 1 779 12
 1466 045a 0023     		movs	r3, #0
 1467              	.L48:
 780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 1468              		.loc 1 780 1
 1469 045c 1846     		mov	r0, r3
 1470 045e 1037     		adds	r7, r7, #16
 1471              		.cfi_def_cfa_offset 8
 1472 0460 BD46     		mov	sp, r7
 1473              		.cfi_def_cfa_register 13
 1474              		@ sp needed
 1475 0462 80BD     		pop	{r7, pc}
 1476              		.cfi_endproc
 1477              	.LFE126:
 1479              		.section	.text.hal_timer_slave_mode_config,"ax",%progbits
 1480              		.align	1
 1481              		.global	hal_timer_slave_mode_config
 1482              		.syntax unified
 1483              		.thumb
 1484              		.thumb_func
 1485              		.fpu softvfp
 1487              	hal_timer_slave_mode_config:
 1488              	.LFB127:
 781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER slave mode
 784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_slavemode: TIMER slave mode configuration structure
 788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   slavemode: the argument could be selected from enumeration <hal_timer_slave_mode_
 789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_selection: the argument could be selected from enumeration <hal_timer_inp
 790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_polarity:
 791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_ETI_POLARITY_RISING: trigger input source is ETI, active hi
 793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_ETI_POLARITY_FALLING: trigger input source is ETI, active l
 794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_RISING: trigger input source is CIx(x=0,1), rising
 795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_FALLING: trigger input source is CIx(x=0,1), falli
 796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_BOTH_EDGE: trigger input source is CI0F_ED, both r
 797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_prescaler:
 798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_OFF: external trigger no divided
 800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV2: external trigger divided by 2
 801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV4: external trigger divided by 4
 802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV8: external trigger divided by 8
 803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_filter: 0~15
 804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, details
 806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_slave_mode_config(hal_timer_dev_struct *timer_dev, hal_timer_slave_mode_struct *t
 808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 1489              		.loc 1 808 1
 1490              		.cfi_startproc
 1491              		@ args = 0, pretend = 0, frame = 8
 1492              		@ frame_needed = 1, uses_anonymous_args = 0
 1493 0000 80B5     		push	{r7, lr}
 1494              		.cfi_def_cfa_offset 8
 1495              		.cfi_offset 7, -8
 1496              		.cfi_offset 14, -4
 1497 0002 82B0     		sub	sp, sp, #8
 1498              		.cfi_def_cfa_offset 16
 1499 0004 00AF     		add	r7, sp, #0
 1500              		.cfi_def_cfa_register 7
 1501 0006 7860     		str	r0, [r7, #4]
 1502 0008 3960     		str	r1, [r7]
 809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_slavemode)) {
 812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_slavemode] address is invalid");
 813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if defined(GD32F350)
 816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER5 == timer_dev->periph) || (TIMER13 == timer_dev->periph) || (TIMER15 == timer_dev->pe
 818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_slavemode->slavemode] of [timer_dev] is invalid");
 819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER13 == timer_dev->periph) || (TIMER15 == timer_dev->periph) || (TIMER16 == timer_dev->p
 824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_slavemode->slavemode] of [timer_dev] is invalid");
 825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 */
 828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER_TRIGGER_SOURCE_ETIFP == timer_slavemode->trigger_selection) && (TIMER14 == timer_dev-
 830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_slavemode->trigger_selection] value of [timer_dev] is invalid");
 831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_TRIGGER_SOURCE_DISABLE == timer_slavemode->trigger_selection) {
 834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_slavemode->trigger_selection] value of [timer_dev] is invalid");
 835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 1503              		.loc 1 839 22
 1504 000a 7B68     		ldr	r3, [r7, #4]
 1505 000c 0222     		movs	r2, #2
 1506 000e 83F85520 		strb	r2, [r3, #85]
 840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable the TIMER interrupt */
 842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_TRG);
 1507              		.loc 1 842 5
 1508 0012 7B68     		ldr	r3, [r7, #4]
 1509 0014 1B68     		ldr	r3, [r3]
 1510 0016 4021     		movs	r1, #64
 1511 0018 1846     		mov	r0, r3
 1512 001a FFF7FEFF 		bl	hals_timer_interrupt_disable
 843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable the TIMER DMA trigger request */
 844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_TRGD);
 1513              		.loc 1 844 5
 1514 001e 7B68     		ldr	r3, [r7, #4]
 1515 0020 1B68     		ldr	r3, [r3]
 1516 0022 4FF48041 		mov	r1, #16384
 1517 0026 1846     		mov	r0, r3
 1518 0028 FFF7FEFF 		bl	hals_timer_dma_disable
 845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(timer_slavemode->trigger_selection) {
 1519              		.loc 1 846 27
 1520 002c 3B68     		ldr	r3, [r7]
 1521 002e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1522              		.loc 1 846 5
 1523 0030 702B     		cmp	r3, #112
 1524 0032 00F0B480 		beq	.L51
 1525 0036 702B     		cmp	r3, #112
 1526 0038 00F3BC80 		bgt	.L52
 1527 003c 602B     		cmp	r3, #96
 1528 003e 56D0     		beq	.L53
 1529 0040 602B     		cmp	r3, #96
 1530 0042 00F3B780 		bgt	.L52
 1531 0046 502B     		cmp	r3, #80
 1532 0048 1BD0     		beq	.L54
 1533 004a 502B     		cmp	r3, #80
 1534 004c 00F3B280 		bgt	.L52
 1535 0050 402B     		cmp	r3, #64
 1536 0052 00F08380 		beq	.L55
 1537 0056 402B     		cmp	r3, #64
 1538 0058 00F3AC80 		bgt	.L52
 1539 005c 302B     		cmp	r3, #48
 1540 005e 00F0AC80 		beq	.L62
 1541 0062 302B     		cmp	r3, #48
 1542 0064 00F3A680 		bgt	.L52
 1543 0068 202B     		cmp	r3, #32
 1544 006a 00F0A880 		beq	.L63
 1545 006e 202B     		cmp	r3, #32
 1546 0070 00F3A080 		bgt	.L52
 1547 0074 002B     		cmp	r3, #0
 1548 0076 00F0A480 		beq	.L64
 1549 007a 102B     		cmp	r3, #16
 1550 007c 00F0A380 		beq	.L65
 1551 0080 98E0     		b	.L52
 1552              	.L54:
 847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI0:
 848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* no need to config polarity, prescaler, filter */
 849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI1:
 851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* no need to config polarity, prescaler, filter */
 852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI2:
 854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* no need to config polarity, prescaler, filter */
 855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI3:
 857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* no need to config polarity, prescaler, filter */
 858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_CI0FE0:
 860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0EN bit */
 861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0EN | TIMER_CHCTL2_CH0NEN));
 1553              		.loc 1 861 9
 1554 0082 7B68     		ldr	r3, [r7, #4]
 1555 0084 1B68     		ldr	r3, [r3]
 1556              		.loc 1 861 41
 1557 0086 2033     		adds	r3, r3, #32
 1558 0088 1B68     		ldr	r3, [r3]
 1559              		.loc 1 861 9
 1560 008a 7A68     		ldr	r2, [r7, #4]
 1561 008c 1268     		ldr	r2, [r2]
 1562              		.loc 1 861 41
 1563 008e 2032     		adds	r2, r2, #32
 1564 0090 23F00503 		bic	r3, r3, #5
 1565 0094 1360     		str	r3, [r2]
 862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0P and CH0NP bits */
 863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 1566              		.loc 1 863 9
 1567 0096 7B68     		ldr	r3, [r7, #4]
 1568 0098 1B68     		ldr	r3, [r3]
 1569              		.loc 1 863 41
 1570 009a 2033     		adds	r3, r3, #32
 1571 009c 1B68     		ldr	r3, [r3]
 1572              		.loc 1 863 9
 1573 009e 7A68     		ldr	r2, [r7, #4]
 1574 00a0 1268     		ldr	r2, [r2]
 1575              		.loc 1 863 41
 1576 00a2 2032     		adds	r2, r2, #32
 1577 00a4 23F00A03 		bic	r3, r3, #10
 1578 00a8 1360     		str	r3, [r2]
 864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config polarity */
 865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) |= (uint32_t)(timer_slavemode->trigger_polarity);
 1579              		.loc 1 865 9
 1580 00aa 7B68     		ldr	r3, [r7, #4]
 1581 00ac 1B68     		ldr	r3, [r3]
 1582              		.loc 1 865 41
 1583 00ae 2033     		adds	r3, r3, #32
 1584 00b0 1A68     		ldr	r2, [r3]
 1585              		.loc 1 865 70
 1586 00b2 3B68     		ldr	r3, [r7]
 1587 00b4 5B68     		ldr	r3, [r3, #4]
 1588              		.loc 1 865 9
 1589 00b6 7968     		ldr	r1, [r7, #4]
 1590 00b8 0968     		ldr	r1, [r1]
 1591              		.loc 1 865 41
 1592 00ba 2031     		adds	r1, r1, #32
 1593 00bc 1343     		orrs	r3, r3, r2
 1594 00be 0B60     		str	r3, [r1]
 866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
 867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 1595              		.loc 1 867 9
 1596 00c0 7B68     		ldr	r3, [r7, #4]
 1597 00c2 1B68     		ldr	r3, [r3]
 1598              		.loc 1 867 41
 1599 00c4 1833     		adds	r3, r3, #24
 1600 00c6 1B68     		ldr	r3, [r3]
 1601              		.loc 1 867 9
 1602 00c8 7A68     		ldr	r2, [r7, #4]
 1603 00ca 1268     		ldr	r2, [r2]
 1604              		.loc 1 867 41
 1605 00cc 1832     		adds	r2, r2, #24
 1606 00ce 23F0F003 		bic	r3, r3, #240
 1607 00d2 1360     		str	r3, [r2]
 868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config filter */
 869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)((uint32_t)(timer_slavemode->trigger_filter) <
 1608              		.loc 1 869 9
 1609 00d4 7B68     		ldr	r3, [r7, #4]
 1610 00d6 1B68     		ldr	r3, [r3]
 1611              		.loc 1 869 41
 1612 00d8 1833     		adds	r3, r3, #24
 1613 00da 1A68     		ldr	r2, [r3]
 1614              		.loc 1 869 81
 1615 00dc 3B68     		ldr	r3, [r7]
 1616 00de DB68     		ldr	r3, [r3, #12]
 1617              		.loc 1 869 44
 1618 00e0 1B01     		lsls	r3, r3, #4
 1619              		.loc 1 869 9
 1620 00e2 7968     		ldr	r1, [r7, #4]
 1621 00e4 0968     		ldr	r1, [r1]
 1622              		.loc 1 869 41
 1623 00e6 1831     		adds	r1, r1, #24
 1624 00e8 1343     		orrs	r3, r3, r2
 1625 00ea 0B60     		str	r3, [r1]
 870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1626              		.loc 1 870 9
 1627 00ec 6CE0     		b	.L60
 1628              	.L53:
 871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_CI1FE1:
 872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1EN bit */
 873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1EN | TIMER_CHCTL2_CH1NEN));
 1629              		.loc 1 873 9
 1630 00ee 7B68     		ldr	r3, [r7, #4]
 1631 00f0 1B68     		ldr	r3, [r3]
 1632              		.loc 1 873 41
 1633 00f2 2033     		adds	r3, r3, #32
 1634 00f4 1B68     		ldr	r3, [r3]
 1635              		.loc 1 873 9
 1636 00f6 7A68     		ldr	r2, [r7, #4]
 1637 00f8 1268     		ldr	r2, [r2]
 1638              		.loc 1 873 41
 1639 00fa 2032     		adds	r2, r2, #32
 1640 00fc 23F05003 		bic	r3, r3, #80
 1641 0100 1360     		str	r3, [r2]
 874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1P and CH1NP bits */
 875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 1642              		.loc 1 875 9
 1643 0102 7B68     		ldr	r3, [r7, #4]
 1644 0104 1B68     		ldr	r3, [r3]
 1645              		.loc 1 875 41
 1646 0106 2033     		adds	r3, r3, #32
 1647 0108 1B68     		ldr	r3, [r3]
 1648              		.loc 1 875 9
 1649 010a 7A68     		ldr	r2, [r7, #4]
 1650 010c 1268     		ldr	r2, [r2]
 1651              		.loc 1 875 41
 1652 010e 2032     		adds	r2, r2, #32
 1653 0110 23F0A003 		bic	r3, r3, #160
 1654 0114 1360     		str	r3, [r2]
 876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config polarity */
 877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) |= (uint32_t)((uint32_t)(timer_slavemode->trigger_polarity)
 1655              		.loc 1 877 9
 1656 0116 7B68     		ldr	r3, [r7, #4]
 1657 0118 1B68     		ldr	r3, [r3]
 1658              		.loc 1 877 41
 1659 011a 2033     		adds	r3, r3, #32
 1660 011c 1A68     		ldr	r2, [r3]
 1661              		.loc 1 877 81
 1662 011e 3B68     		ldr	r3, [r7]
 1663 0120 5B68     		ldr	r3, [r3, #4]
 1664              		.loc 1 877 44
 1665 0122 1B01     		lsls	r3, r3, #4
 1666              		.loc 1 877 9
 1667 0124 7968     		ldr	r1, [r7, #4]
 1668 0126 0968     		ldr	r1, [r1]
 1669              		.loc 1 877 41
 1670 0128 2031     		adds	r1, r1, #32
 1671 012a 1343     		orrs	r3, r3, r2
 1672 012c 0B60     		str	r3, [r1]
 878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1CAPFLT bit */
 879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 1673              		.loc 1 879 9
 1674 012e 7B68     		ldr	r3, [r7, #4]
 1675 0130 1B68     		ldr	r3, [r3]
 1676              		.loc 1 879 41
 1677 0132 1833     		adds	r3, r3, #24
 1678 0134 1B68     		ldr	r3, [r3]
 1679              		.loc 1 879 9
 1680 0136 7A68     		ldr	r2, [r7, #4]
 1681 0138 1268     		ldr	r2, [r2]
 1682              		.loc 1 879 41
 1683 013a 1832     		adds	r2, r2, #24
 1684 013c 23F47043 		bic	r3, r3, #61440
 1685 0140 1360     		str	r3, [r2]
 880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config filter */
 881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)((uint32_t)(timer_slavemode->trigger_filter) <
 1686              		.loc 1 881 9
 1687 0142 7B68     		ldr	r3, [r7, #4]
 1688 0144 1B68     		ldr	r3, [r3]
 1689              		.loc 1 881 41
 1690 0146 1833     		adds	r3, r3, #24
 1691 0148 1A68     		ldr	r2, [r3]
 1692              		.loc 1 881 81
 1693 014a 3B68     		ldr	r3, [r7]
 1694 014c DB68     		ldr	r3, [r3, #12]
 1695              		.loc 1 881 44
 1696 014e 1B03     		lsls	r3, r3, #12
 1697              		.loc 1 881 9
 1698 0150 7968     		ldr	r1, [r7, #4]
 1699 0152 0968     		ldr	r1, [r1]
 1700              		.loc 1 881 41
 1701 0154 1831     		adds	r1, r1, #24
 1702 0156 1343     		orrs	r3, r3, r2
 1703 0158 0B60     		str	r3, [r1]
 882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1704              		.loc 1 882 9
 1705 015a 35E0     		b	.L60
 1706              	.L55:
 883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_CI0FED:
 884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0EN bit */
 885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1EN | TIMER_CHCTL2_CH1NEN));
 1707              		.loc 1 885 9
 1708 015c 7B68     		ldr	r3, [r7, #4]
 1709 015e 1B68     		ldr	r3, [r3]
 1710              		.loc 1 885 41
 1711 0160 2033     		adds	r3, r3, #32
 1712 0162 1B68     		ldr	r3, [r3]
 1713              		.loc 1 885 9
 1714 0164 7A68     		ldr	r2, [r7, #4]
 1715 0166 1268     		ldr	r2, [r2]
 1716              		.loc 1 885 41
 1717 0168 2032     		adds	r2, r2, #32
 1718 016a 23F05003 		bic	r3, r3, #80
 1719 016e 1360     		str	r3, [r2]
 886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
 887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 1720              		.loc 1 887 9
 1721 0170 7B68     		ldr	r3, [r7, #4]
 1722 0172 1B68     		ldr	r3, [r3]
 1723              		.loc 1 887 41
 1724 0174 1833     		adds	r3, r3, #24
 1725 0176 1B68     		ldr	r3, [r3]
 1726              		.loc 1 887 9
 1727 0178 7A68     		ldr	r2, [r7, #4]
 1728 017a 1268     		ldr	r2, [r2]
 1729              		.loc 1 887 41
 1730 017c 1832     		adds	r2, r2, #24
 1731 017e 23F0F003 		bic	r3, r3, #240
 1732 0182 1360     		str	r3, [r2]
 888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config filter */
 889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)((uint32_t)(timer_slavemode->trigger_filter) <
 1733              		.loc 1 889 9
 1734 0184 7B68     		ldr	r3, [r7, #4]
 1735 0186 1B68     		ldr	r3, [r3]
 1736              		.loc 1 889 41
 1737 0188 1833     		adds	r3, r3, #24
 1738 018a 1A68     		ldr	r2, [r3]
 1739              		.loc 1 889 81
 1740 018c 3B68     		ldr	r3, [r7]
 1741 018e DB68     		ldr	r3, [r3, #12]
 1742              		.loc 1 889 44
 1743 0190 1B01     		lsls	r3, r3, #4
 1744              		.loc 1 889 9
 1745 0192 7968     		ldr	r1, [r7, #4]
 1746 0194 0968     		ldr	r1, [r1]
 1747              		.loc 1 889 41
 1748 0196 1831     		adds	r1, r1, #24
 1749 0198 1343     		orrs	r3, r3, r2
 1750 019a 0B60     		str	r3, [r1]
 890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1751              		.loc 1 890 9
 1752 019c 14E0     		b	.L60
 1753              	.L51:
 891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ETIFP:
 892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER external trigger input */
 893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_external_trigger_config(timer_dev->periph, timer_slavemode->trigger_prescaler,
 1754              		.loc 1 893 9
 1755 019e 7B68     		ldr	r3, [r7, #4]
 1756 01a0 1868     		ldr	r0, [r3]
 1757 01a2 3B68     		ldr	r3, [r7]
 1758 01a4 9968     		ldr	r1, [r3, #8]
 1759 01a6 3B68     		ldr	r3, [r7]
 1760 01a8 5A68     		ldr	r2, [r3, #4]
 1761 01aa 3B68     		ldr	r3, [r7]
 1762 01ac DB68     		ldr	r3, [r3, #12]
 1763 01ae FFF7FEFF 		bl	hals_timer_external_trigger_config
 894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                            timer_slavemode->trigger_polarity, timer_slavemode->trig
 895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 1764              		.loc 1 895 9
 1765 01b2 09E0     		b	.L60
 1766              	.L52:
 896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
 897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [timer_slavemode->trigger_selection] value is undefine");
 898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 1767              		.loc 1 898 16
 1768 01b4 6FF00503 		mvn	r3, #5
 1769 01b8 1BE0     		b	.L61
 1770              	.L62:
 858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_CI0FE0:
 1771              		.loc 1 858 9
 1772 01ba 00BF     		nop
 1773 01bc 04E0     		b	.L60
 1774              	.L63:
 855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI3:
 1775              		.loc 1 855 9
 1776 01be 00BF     		nop
 1777 01c0 02E0     		b	.L60
 1778              	.L64:
 849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI1:
 1779              		.loc 1 849 9
 1780 01c2 00BF     		nop
 1781 01c4 00E0     		b	.L60
 1782              	.L65:
 852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI2:
 1783              		.loc 1 852 9
 1784 01c6 00BF     		nop
 1785              	.L60:
 899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* select TIMER input trigger source  */
 902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_input_trigger_source_select(timer_dev->periph, timer_slavemode->trigger_selection);
 1786              		.loc 1 902 5
 1787 01c8 7B68     		ldr	r3, [r7, #4]
 1788 01ca 1A68     		ldr	r2, [r3]
 1789              		.loc 1 902 78
 1790 01cc 3B68     		ldr	r3, [r7]
 1791 01ce 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1792              		.loc 1 902 5
 1793 01d0 1946     		mov	r1, r3
 1794 01d2 1046     		mov	r0, r2
 1795 01d4 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
 903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* select TIMER slave mode */
 904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_slave_mode_select(timer_dev->periph, timer_slavemode->slavemode);
 1796              		.loc 1 904 5
 1797 01d8 7B68     		ldr	r3, [r7, #4]
 1798 01da 1A68     		ldr	r2, [r3]
 1799              		.loc 1 904 68
 1800 01dc 3B68     		ldr	r3, [r7]
 1801 01de 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1802              		.loc 1 904 5
 1803 01e0 1946     		mov	r1, r3
 1804 01e2 1046     		mov	r0, r2
 1805 01e4 FFF7FEFF 		bl	hals_timer_slave_mode_select
 905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 1806              		.loc 1 907 22
 1807 01e8 7B68     		ldr	r3, [r7, #4]
 1808 01ea 0522     		movs	r2, #5
 1809 01ec 83F85520 		strb	r2, [r3, #85]
 908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 1810              		.loc 1 909 12
 1811 01f0 0023     		movs	r3, #0
 1812              	.L61:
 910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 1813              		.loc 1 910 1
 1814 01f2 1846     		mov	r0, r3
 1815 01f4 0837     		adds	r7, r7, #8
 1816              		.cfi_def_cfa_offset 8
 1817 01f6 BD46     		mov	sp, r7
 1818              		.cfi_def_cfa_register 13
 1819              		@ sp needed
 1820 01f8 80BD     		pop	{r7, pc}
 1821              		.cfi_endproc
 1822              	.LFE127:
 1824              		.section	.text.hal_timer_decoder_config,"ax",%progbits
 1825              		.align	1
 1826              		.global	hal_timer_decoder_config
 1827              		.syntax unified
 1828              		.thumb
 1829              		.thumb_func
 1830              		.fpu softvfp
 1832              	hal_timer_decoder_config:
 1833              	.LFB128:
 911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER decoder mode
 914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_decoder: TIMER decoder mode configuration structure
 918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   decoder_mode: the argument could be selected from enumeration <hal_timer_decoder_
 919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ci0_polarity/ci1_polarity:
 920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_RISING : input capture rising edge
 922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_FALLING : input capture falling edge
 923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ci0_selection/ci1_selection:
 924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_DIRECTTI : channel y is configured as input and icy is mappe
 926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_INDIRECTTI : channel y is configured as input and icy is map
 927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_ITS : channel y is configured as input and icy is mapped on 
 928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ci0_prescaler/ci1_prescaler:
 929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
 930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_OFF : no prescaler
 931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV2 : divided by 2
 932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV4 : divided by 4
 933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV8 : divided by 8
 934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ci0_filter/ci1_filter: 0~15
 935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
 936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd3
 937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
 938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_decoder_config(hal_timer_dev_struct *timer_dev, hal_timer_decoder_struct *timer_d
 939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 1834              		.loc 1 939 1
 1835              		.cfi_startproc
 1836              		@ args = 0, pretend = 0, frame = 8
 1837              		@ frame_needed = 1, uses_anonymous_args = 0
 1838 0000 80B5     		push	{r7, lr}
 1839              		.cfi_def_cfa_offset 8
 1840              		.cfi_offset 7, -8
 1841              		.cfi_offset 14, -4
 1842 0002 82B0     		sub	sp, sp, #8
 1843              		.cfi_def_cfa_offset 16
 1844 0004 00AF     		add	r7, sp, #0
 1845              		.cfi_def_cfa_register 7
 1846 0006 7860     		str	r0, [r7, #4]
 1847 0008 3960     		str	r1, [r7]
 940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     static hal_timer_input_capture_struct ic0_capture;
 941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     static hal_timer_input_capture_struct ic1_capture;
 942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
 944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_decoder)) {
 946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_decoder] address is invalid");
 947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
 948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
 951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != timer_dev->periph) && (TIMER1 != timer_dev->periph) && (TIMER2 != timer_dev->peri
 953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_decoder->decoder_mode] of [timer_dev] is invalid");
 954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
 957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
 958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != timer_dev->periph) && (TIMER2 != timer_dev->periph)) {
 959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_decoder->decoder_mode] of [timer_dev] is invalid");
 960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 */
 963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 1848              		.loc 1 965 22
 1849 000a 7B68     		ldr	r3, [r7, #4]
 1850 000c 0222     		movs	r2, #2
 1851 000e 83F85520 		strb	r2, [r3, #85]
 966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_dev->periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 1852              		.loc 1 967 5
 1853 0012 7B68     		ldr	r3, [r7, #4]
 1854 0014 1B68     		ldr	r3, [r3]
 1855              		.loc 1 967 36
 1856 0016 0833     		adds	r3, r3, #8
 1857 0018 1B68     		ldr	r3, [r3]
 1858              		.loc 1 967 5
 1859 001a 7A68     		ldr	r2, [r7, #4]
 1860 001c 1268     		ldr	r2, [r2]
 1861              		.loc 1 967 36
 1862 001e 0832     		adds	r2, r2, #8
 1863 0020 23F00703 		bic	r3, r3, #7
 1864 0024 1360     		str	r3, [r2]
 968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_dev->periph) |= (uint32_t)timer_decoder->decoder_mode;
 1865              		.loc 1 968 5
 1866 0026 7B68     		ldr	r3, [r7, #4]
 1867 0028 1B68     		ldr	r3, [r3]
 1868              		.loc 1 968 36
 1869 002a 0833     		adds	r3, r3, #8
 1870 002c 1B68     		ldr	r3, [r3]
 1871              		.loc 1 968 62
 1872 002e 3A68     		ldr	r2, [r7]
 1873 0030 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1874              		.loc 1 968 39
 1875 0032 1146     		mov	r1, r2
 1876              		.loc 1 968 5
 1877 0034 7A68     		ldr	r2, [r7, #4]
 1878 0036 1268     		ldr	r2, [r2]
 1879              		.loc 1 968 36
 1880 0038 0832     		adds	r2, r2, #8
 1881 003a 0B43     		orrs	r3, r3, r1
 1882 003c 1360     		str	r3, [r2]
 969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* channel 0 input parameter structure */
 971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ic0_capture.ic_polarity = timer_decoder->ci0_polarity;
 1883              		.loc 1 971 44
 1884 003e 3B68     		ldr	r3, [r7]
 1885 0040 5A88     		ldrh	r2, [r3, #2]
 1886              		.loc 1 971 29
 1887 0042 1A4B     		ldr	r3, .L68
 1888 0044 1A80     		strh	r2, [r3]	@ movhi
 972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ic0_capture.ic_selection = timer_decoder->ci0_selection;
 1889              		.loc 1 972 45
 1890 0046 3B68     		ldr	r3, [r7]
 1891 0048 9A88     		ldrh	r2, [r3, #4]
 1892              		.loc 1 972 30
 1893 004a 184B     		ldr	r3, .L68
 1894 004c 5A80     		strh	r2, [r3, #2]	@ movhi
 973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ic0_capture.ic_prescaler = timer_decoder->ci0_prescaler;
 1895              		.loc 1 973 45
 1896 004e 3B68     		ldr	r3, [r7]
 1897 0050 DA88     		ldrh	r2, [r3, #6]
 1898              		.loc 1 973 30
 1899 0052 164B     		ldr	r3, .L68
 1900 0054 9A80     		strh	r2, [r3, #4]	@ movhi
 974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ic0_capture.ic_filter = timer_decoder->ci0_filter;
 1901              		.loc 1 974 42
 1902 0056 3B68     		ldr	r3, [r7]
 1903 0058 1A89     		ldrh	r2, [r3, #8]
 1904              		.loc 1 974 27
 1905 005a 144B     		ldr	r3, .L68
 1906 005c DA80     		strh	r2, [r3, #6]	@ movhi
 975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* channel 1 input parameter structure */
 976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ic1_capture.ic_polarity = timer_decoder->ci1_polarity;
 1907              		.loc 1 976 44
 1908 005e 3B68     		ldr	r3, [r7]
 1909 0060 5A89     		ldrh	r2, [r3, #10]
 1910              		.loc 1 976 29
 1911 0062 134B     		ldr	r3, .L68+4
 1912 0064 1A80     		strh	r2, [r3]	@ movhi
 977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ic1_capture.ic_selection = timer_decoder->ci1_selection;
 1913              		.loc 1 977 45
 1914 0066 3B68     		ldr	r3, [r7]
 1915 0068 9A89     		ldrh	r2, [r3, #12]
 1916              		.loc 1 977 30
 1917 006a 114B     		ldr	r3, .L68+4
 1918 006c 5A80     		strh	r2, [r3, #2]	@ movhi
 978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ic1_capture.ic_prescaler = timer_decoder->ci1_prescaler;
 1919              		.loc 1 978 45
 1920 006e 3B68     		ldr	r3, [r7]
 1921 0070 DA89     		ldrh	r2, [r3, #14]
 1922              		.loc 1 978 30
 1923 0072 0F4B     		ldr	r3, .L68+4
 1924 0074 9A80     		strh	r2, [r3, #4]	@ movhi
 979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ic1_capture.ic_filter = timer_decoder->ci1_filter;
 1925              		.loc 1 979 42
 1926 0076 3B68     		ldr	r3, [r7]
 1927 0078 1A8A     		ldrh	r2, [r3, #16]
 1928              		.loc 1 979 27
 1929 007a 0D4B     		ldr	r3, .L68+4
 1930 007c DA80     		strh	r2, [r3, #6]	@ movhi
 980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER input capture parameter */
 981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_input_capture_config(timer_dev->periph, TIMER_CH_0, &ic0_capture);
 1931              		.loc 1 981 5
 1932 007e 7B68     		ldr	r3, [r7, #4]
 1933 0080 1B68     		ldr	r3, [r3]
 1934 0082 0A4A     		ldr	r2, .L68
 1935 0084 0021     		movs	r1, #0
 1936 0086 1846     		mov	r0, r3
 1937 0088 FFF7FEFF 		bl	hals_timer_channel_input_capture_config
 982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER input capture parameter */
 983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_input_capture_config(timer_dev->periph, TIMER_CH_1, &ic1_capture);
 1938              		.loc 1 983 5
 1939 008c 7B68     		ldr	r3, [r7, #4]
 1940 008e 1B68     		ldr	r3, [r3]
 1941 0090 074A     		ldr	r2, .L68+4
 1942 0092 0121     		movs	r1, #1
 1943 0094 1846     		mov	r0, r3
 1944 0096 FFF7FEFF 		bl	hals_timer_channel_input_capture_config
 984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
 986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 1945              		.loc 1 986 22
 1946 009a 7B68     		ldr	r3, [r7, #4]
 1947 009c 0522     		movs	r2, #5
 1948 009e 83F85520 		strb	r2, [r3, #85]
 987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 1949              		.loc 1 988 12
 1950 00a2 0023     		movs	r3, #0
 989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 1951              		.loc 1 989 1
 1952 00a4 1846     		mov	r0, r3
 1953 00a6 0837     		adds	r7, r7, #8
 1954              		.cfi_def_cfa_offset 8
 1955 00a8 BD46     		mov	sp, r7
 1956              		.cfi_def_cfa_register 13
 1957              		@ sp needed
 1958 00aa 80BD     		pop	{r7, pc}
 1959              	.L69:
 1960              		.align	2
 1961              	.L68:
 1962 00ac 00000000 		.word	ic0_capture.10993
 1963 00b0 00000000 		.word	ic1_capture.10994
 1964              		.cfi_endproc
 1965              	.LFE128:
 1967              		.section	.text.hal_timer_hall_sensor_config,"ax",%progbits
 1968              		.align	1
 1969              		.global	hal_timer_hall_sensor_config
 1970              		.syntax unified
 1971              		.thumb
 1972              		.thumb_func
 1973              		.fpu softvfp
 1975              	hal_timer_hall_sensor_config:
 1976              	.LFB129:
 990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
 992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER hall sensor mode
 993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
 994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
 995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
 996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_hallsensor: TIMER hall sensor mode configuration structure
 997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   cmt_delay: commutation delay(channel 1 compare value)
 998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ci0_polarity:
 999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
1000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_RISING : input capture rising edge
1001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ci0_selection:
1002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
1003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_ITS : channel y is configured as input and icy is mapped on 
1004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ci0_prescaler:
1005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
1006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_OFF : no prescaler
1007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV2 : divided by 2
1008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV4 : divided by 4
1009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV8 : divided by 8
1010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ci0_filter: 0~15
1011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd3
1013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_hall_sensor_config(hal_timer_dev_struct *timer_dev, hal_timer_hall_sensor_struct 
1015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 1977              		.loc 1 1015 1
 1978              		.cfi_startproc
 1979              		@ args = 0, pretend = 0, frame = 8
 1980              		@ frame_needed = 1, uses_anonymous_args = 0
 1981 0000 80B5     		push	{r7, lr}
 1982              		.cfi_def_cfa_offset 8
 1983              		.cfi_offset 7, -8
 1984              		.cfi_offset 14, -4
 1985 0002 82B0     		sub	sp, sp, #8
 1986              		.cfi_def_cfa_offset 16
 1987 0004 00AF     		add	r7, sp, #0
 1988              		.cfi_def_cfa_register 7
 1989 0006 7860     		str	r0, [r7, #4]
 1990 0008 3960     		str	r1, [r7]
1016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     static hal_timer_input_capture_struct input_capture;
1017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     static hal_timer_output_compare_struct output_compare;
1018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_hallsensor)) {
1021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_hallsensor] address is invalid");
1022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
1026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != timer_dev->periph) && (TIMER1 != timer_dev->periph) && (TIMER2 != timer_dev->peri
1028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the hall sensor mode of [timer_dev] is invalid");
1029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
1030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
1032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 != timer_dev->periph) && (TIMER2 != timer_dev->periph)) {
1034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the hall sensor mode of [timer_dev] is invalid");
1035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
1036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 */
1038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 1991              		.loc 1 1040 22
 1992 000a 7B68     		ldr	r3, [r7, #4]
 1993 000c 0222     		movs	r2, #2
 1994 000e 83F85520 		strb	r2, [r3, #85]
1041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* structure parameter config */
1043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     input_capture.ic_polarity  = timer_hallsensor->ci0_polarity;
 1995              		.loc 1 1043 50
 1996 0012 3B68     		ldr	r3, [r7]
 1997 0014 9A88     		ldrh	r2, [r3, #4]
 1998              		.loc 1 1043 32
 1999 0016 2E4B     		ldr	r3, .L72
 2000 0018 1A80     		strh	r2, [r3]	@ movhi
1044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     input_capture.ic_selection = timer_hallsensor->ci0_selection;
 2001              		.loc 1 1044 50
 2002 001a 3B68     		ldr	r3, [r7]
 2003 001c DA88     		ldrh	r2, [r3, #6]
 2004              		.loc 1 1044 32
 2005 001e 2C4B     		ldr	r3, .L72
 2006 0020 5A80     		strh	r2, [r3, #2]	@ movhi
1045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     input_capture.ic_prescaler = timer_hallsensor->ci0_prescaler;
 2007              		.loc 1 1045 50
 2008 0022 3B68     		ldr	r3, [r7]
 2009 0024 1A89     		ldrh	r2, [r3, #8]
 2010              		.loc 1 1045 32
 2011 0026 2A4B     		ldr	r3, .L72
 2012 0028 9A80     		strh	r2, [r3, #4]	@ movhi
1046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     input_capture.ic_filter    = timer_hallsensor->ci0_filter;
 2013              		.loc 1 1046 50
 2014 002a 3B68     		ldr	r3, [r7]
 2015 002c 5A89     		ldrh	r2, [r3, #10]
 2016              		.loc 1 1046 32
 2017 002e 284B     		ldr	r3, .L72
 2018 0030 DA80     		strh	r2, [r3, #6]	@ movhi
1047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_input_capture_config(timer_dev->periph, TIMER_CH_0, &input_capture);
 2019              		.loc 1 1047 5
 2020 0032 7B68     		ldr	r3, [r7, #4]
 2021 0034 1B68     		ldr	r3, [r3]
 2022 0036 264A     		ldr	r2, .L72
 2023 0038 0021     		movs	r1, #0
 2024 003a 1846     		mov	r0, r3
 2025 003c FFF7FEFF 		bl	hals_timer_channel_input_capture_config
1048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER hall sensor mode*/
1050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* set TI0S bit */
1051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL1(timer_dev->periph) |= (uint32_t)TIMER_CTL1_TI0S;
 2026              		.loc 1 1051 5
 2027 0040 7B68     		ldr	r3, [r7, #4]
 2028 0042 1B68     		ldr	r3, [r3]
 2029              		.loc 1 1051 35
 2030 0044 0433     		adds	r3, r3, #4
 2031 0046 1B68     		ldr	r3, [r3]
 2032              		.loc 1 1051 5
 2033 0048 7A68     		ldr	r2, [r7, #4]
 2034 004a 1268     		ldr	r2, [r2]
 2035              		.loc 1 1051 35
 2036 004c 0432     		adds	r2, r2, #4
 2037 004e 43F08003 		orr	r3, r3, #128
 2038 0052 1360     		str	r3, [r2]
1052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* select TIMER input trigger source */
1053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_CI0F_ED);
 2039              		.loc 1 1053 5
 2040 0054 7B68     		ldr	r3, [r7, #4]
 2041 0056 1B68     		ldr	r3, [r3]
 2042 0058 4021     		movs	r1, #64
 2043 005a 1846     		mov	r0, r3
 2044 005c FFF7FEFF 		bl	hals_timer_input_trigger_source_select
1054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* select TIMER slave mode */
1055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_slave_mode_select(timer_dev->periph, TIMER_SLAVE_MODE_RESTART);
 2045              		.loc 1 1055 5
 2046 0060 7B68     		ldr	r3, [r7, #4]
 2047 0062 1B68     		ldr	r3, [r3]
 2048 0064 0421     		movs	r1, #4
 2049 0066 1846     		mov	r0, r3
 2050 0068 FFF7FEFF 		bl	hals_timer_slave_mode_select
1056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare mode structure config */
1058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.compare_mode = TIMER_OC_MODE_PWM0;
 2051              		.loc 1 1058 33
 2052 006c 194B     		ldr	r3, .L72+4
 2053 006e 6022     		movs	r2, #96
 2054 0070 1A70     		strb	r2, [r3]
1059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.oc_pulse_value = timer_hallsensor->cmt_delay;
 2055              		.loc 1 1059 53
 2056 0072 3B68     		ldr	r3, [r7]
 2057 0074 1B68     		ldr	r3, [r3]
 2058              		.loc 1 1059 35
 2059 0076 174A     		ldr	r2, .L72+4
 2060 0078 5360     		str	r3, [r2, #4]
1060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.oc_polarity = TIMER_OC_POLARITY_HIGH;
 2061              		.loc 1 1060 32
 2062 007a 164B     		ldr	r3, .L72+4
 2063 007c 0022     		movs	r2, #0
 2064 007e 1A81     		strh	r2, [r3, #8]	@ movhi
1061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.ocn_polarity = TIMER_OCN_POLARITY_HIGH;
 2065              		.loc 1 1061 33
 2066 0080 144B     		ldr	r3, .L72+4
 2067 0082 0022     		movs	r2, #0
 2068 0084 5A81     		strh	r2, [r3, #10]	@ movhi
1062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.oc_idlestate = TIMER_OC_IDLE_STATE_LOW;
 2069              		.loc 1 1062 33
 2070 0086 134B     		ldr	r3, .L72+4
 2071 0088 0022     		movs	r2, #0
 2072 008a 9A81     		strh	r2, [r3, #12]	@ movhi
1063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.ocn_idlestate = TIMER_OCN_IDLE_STATE_LOW;
 2073              		.loc 1 1063 34
 2074 008c 114B     		ldr	r3, .L72+4
 2075 008e 0022     		movs	r2, #0
 2076 0090 DA81     		strh	r2, [r3, #14]	@ movhi
1064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.oc_shadow = TIMER_OC_SHADOW_ENABLE;
 2077              		.loc 1 1064 30
 2078 0092 104B     		ldr	r3, .L72+4
 2079 0094 0822     		movs	r2, #8
 2080 0096 1A82     		strh	r2, [r3, #16]	@ movhi
1065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.oc_fastmode = TIMER_OC_FAST_DISABLE;
 2081              		.loc 1 1065 32
 2082 0098 0E4B     		ldr	r3, .L72+4
 2083 009a 0022     		movs	r2, #0
 2084 009c 5A82     		strh	r2, [r3, #18]	@ movhi
1066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     output_compare.oc_clearmode = TIMER_OC_CLEAR_DISABLE;
 2085              		.loc 1 1066 33
 2086 009e 0D4B     		ldr	r3, .L72+4
 2087 00a0 0022     		movs	r2, #0
 2088 00a2 9A82     		strh	r2, [r3, #20]	@ movhi
1067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* initialize TIMER output compare mode */
1068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_config(timer_dev->periph, TIMER_CH_1, &output_compare);
 2089              		.loc 1 1068 5
 2090 00a4 7B68     		ldr	r3, [r7, #4]
 2091 00a6 1B68     		ldr	r3, [r3]
 2092 00a8 0A4A     		ldr	r2, .L72+4
 2093 00aa 0121     		movs	r1, #1
 2094 00ac 1846     		mov	r0, r3
 2095 00ae FFF7FEFF 		bl	hals_timer_channel_output_config
1069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* select TIMER master mode output trigger source */
1071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_master_output_trigger_source_select(timer_dev->periph, TIMER_TRI_OUT_SRC_O1CPRE);
 2096              		.loc 1 1071 5
 2097 00b2 7B68     		ldr	r3, [r7, #4]
 2098 00b4 1B68     		ldr	r3, [r3]
 2099 00b6 5021     		movs	r1, #80
 2100 00b8 1846     		mov	r0, r3
 2101 00ba FFF7FEFF 		bl	hals_timer_master_output_trigger_source_select
1072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER state */
1073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_READY;
 2102              		.loc 1 1073 22
 2103 00be 7B68     		ldr	r3, [r7, #4]
 2104 00c0 0522     		movs	r2, #5
 2105 00c2 83F85520 		strb	r2, [r3, #85]
1074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 2106              		.loc 1 1075 12
 2107 00c6 0023     		movs	r3, #0
1076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 2108              		.loc 1 1076 1
 2109 00c8 1846     		mov	r0, r3
 2110 00ca 0837     		adds	r7, r7, #8
 2111              		.cfi_def_cfa_offset 8
 2112 00cc BD46     		mov	sp, r7
 2113              		.cfi_def_cfa_register 13
 2114              		@ sp needed
 2115 00ce 80BD     		pop	{r7, pc}
 2116              	.L73:
 2117              		.align	2
 2118              	.L72:
 2119 00d0 00000000 		.word	input_capture.10999
 2120 00d4 00000000 		.word	output_compare.11000
 2121              		.cfi_endproc
 2122              	.LFE129:
 2124              		.section	.text.hal_timer_struct_init,"ax",%progbits
 2125              		.align	1
 2126              		.global	hal_timer_struct_init
 2127              		.syntax unified
 2128              		.thumb
 2129              		.thumb_func
 2130              		.fpu softvfp
 2132              	hal_timer_struct_init:
 2133              	.LFB130:
1077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      initialize TIMER structure with the default values
1080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  hal_struct_type: the argument could be selected from enumeration <hal_timer_struct_
1081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_struct: pointer to TIMER structure that contains the configuration information
1082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, details refer to gd32f3x0_h
1084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_struct_init(hal_timer_struct_type_enum hal_struct_type, void *p_struct)
1086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 2134              		.loc 1 1086 1
 2135              		.cfi_startproc
 2136              		@ args = 0, pretend = 0, frame = 8
 2137              		@ frame_needed = 1, uses_anonymous_args = 0
 2138              		@ link register save eliminated.
 2139 0000 80B4     		push	{r7}
 2140              		.cfi_def_cfa_offset 4
 2141              		.cfi_offset 7, -4
 2142 0002 83B0     		sub	sp, sp, #12
 2143              		.cfi_def_cfa_offset 16
 2144 0004 00AF     		add	r7, sp, #0
 2145              		.cfi_def_cfa_register 7
 2146 0006 0346     		mov	r3, r0
 2147 0008 3960     		str	r1, [r7]
 2148 000a FB71     		strb	r3, [r7, #7]
1087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == p_struct) {
1090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [*p_struct] address is invalid");
1091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(hal_struct_type) {
 2149              		.loc 1 1095 5
 2150 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2151 000e 0E2B     		cmp	r3, #14
 2152 0010 00F27D81 		bhi	.L75
 2153 0014 01A2     		adr	r2, .L77
 2154 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2155 001a 00BF     		.p2align 2
 2156              	.L77:
 2157 001c 59000000 		.word	.L91+1
 2158 0020 93000000 		.word	.L90+1
 2159 0024 AD000000 		.word	.L89+1
 2160 0028 E5000000 		.word	.L88+1
 2161 002c 13010000 		.word	.L87+1
 2162 0030 2D010000 		.word	.L86+1
 2163 0034 47010000 		.word	.L85+1
 2164 0038 67010000 		.word	.L84+1
 2165 003c 9F010000 		.word	.L83+1
 2166 0040 B3010000 		.word	.L82+1
 2167 0044 D3010000 		.word	.L81+1
 2168 0048 17020000 		.word	.L80+1
 2169 004c 2B020000 		.word	.L79+1
 2170 0050 51020000 		.word	.L78+1
 2171 0054 77020000 		.word	.L76+1
 2172              		.p2align 1
 2173              	.L91:
1096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_INIT_STRUCT:
1097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER basic init configuration structure with the default values */
1098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->prescaler          = 0U;
 2174              		.loc 1 1098 65
 2175 0058 3B68     		ldr	r3, [r7]
 2176 005a 0022     		movs	r2, #0
 2177 005c 1A80     		strh	r2, [r3]	@ movhi
1099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->alignedmode        = TIMER_COUNTER_EDGE;
 2178              		.loc 1 1099 65
 2179 005e 3B68     		ldr	r3, [r7]
 2180 0060 0022     		movs	r2, #0
 2181 0062 5A80     		strh	r2, [r3, #2]	@ movhi
1100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->counter_direction  = TIMER_COUNTER_UP;
 2182              		.loc 1 1100 65
 2183 0064 3B68     		ldr	r3, [r7]
 2184 0066 0022     		movs	r2, #0
 2185 0068 9A80     		strh	r2, [r3, #4]	@ movhi
1101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->period             = 65535U;
 2186              		.loc 1 1101 65
 2187 006a 3B68     		ldr	r3, [r7]
 2188 006c 4FF6FF72 		movw	r2, #65535
 2189 0070 9A60     		str	r2, [r3, #8]
1102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->clock_division     = TIMER_CKDIV_DIV1;
 2190              		.loc 1 1102 65
 2191 0072 3B68     		ldr	r3, [r7]
 2192 0074 0022     		movs	r2, #0
 2193 0076 9A81     		strh	r2, [r3, #12]	@ movhi
1103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->repetition_counter = 0U;
 2194              		.loc 1 1103 65
 2195 0078 3B68     		ldr	r3, [r7]
 2196 007a 0022     		movs	r2, #0
 2197 007c 9A73     		strb	r2, [r3, #14]
1104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->autoreload_shadow  = TIMER_CARL_SHADOW_DISABLE;
 2198              		.loc 1 1104 65
 2199 007e 3B68     		ldr	r3, [r7]
 2200 0080 0022     		movs	r2, #0
 2201 0082 1A61     		str	r2, [r3, #16]
1105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->trgo_selection     = TIMER_TRI_OUT_SRC_RESET;
 2202              		.loc 1 1105 65
 2203 0084 3B68     		ldr	r3, [r7]
 2204 0086 0022     		movs	r2, #0
 2205 0088 1A76     		strb	r2, [r3, #24]
1106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_init_struct *)p_struct)->master_slave_mode  = DISABLE;
 2206              		.loc 1 1106 65
 2207 008a 3B68     		ldr	r3, [r7]
 2208 008c 0022     		movs	r2, #0
 2209 008e 5A61     		str	r2, [r3, #20]
1107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2210              		.loc 1 1107 9
 2211 0090 40E1     		b	.L92
 2212              	.L90:
1108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_INPUT_CAPTURE_STRUCT:
1109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER input capture configuration structure with the default values */
1110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_input_capture_struct *)p_struct)->ic_polarity     = TIMER_IC_POLARITY_RISING;
 2213              		.loc 1 1110 71
 2214 0092 3B68     		ldr	r3, [r7]
 2215 0094 0022     		movs	r2, #0
 2216 0096 1A80     		strh	r2, [r3]	@ movhi
1111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_input_capture_struct *)p_struct)->ic_selection    = TIMER_IC_SELECTION_DIRECTTI
 2217              		.loc 1 1111 71
 2218 0098 3B68     		ldr	r3, [r7]
 2219 009a 0122     		movs	r2, #1
 2220 009c 5A80     		strh	r2, [r3, #2]	@ movhi
1112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_input_capture_struct *)p_struct)->ic_prescaler    = TIMER_IC_PRESCALER_OFF;
 2221              		.loc 1 1112 71
 2222 009e 3B68     		ldr	r3, [r7]
 2223 00a0 0022     		movs	r2, #0
 2224 00a2 9A80     		strh	r2, [r3, #4]	@ movhi
1113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_input_capture_struct *)p_struct)->ic_filter       = 0U;
 2225              		.loc 1 1113 71
 2226 00a4 3B68     		ldr	r3, [r7]
 2227 00a6 0022     		movs	r2, #0
 2228 00a8 DA80     		strh	r2, [r3, #6]	@ movhi
1114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2229              		.loc 1 1114 9
 2230 00aa 33E1     		b	.L92
 2231              	.L89:
1115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_OUTPUT_COMPARE_STRUCT:
1116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER output compare configuration structure with the default values */
1117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->compare_mode   = TIMER_OC_MODE_TIMING;
 2232              		.loc 1 1117 71
 2233 00ac 3B68     		ldr	r3, [r7]
 2234 00ae 0022     		movs	r2, #0
 2235 00b0 1A70     		strb	r2, [r3]
1118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->oc_pulse_value = 0U;
 2236              		.loc 1 1118 71
 2237 00b2 3B68     		ldr	r3, [r7]
 2238 00b4 0022     		movs	r2, #0
 2239 00b6 5A60     		str	r2, [r3, #4]
1119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->oc_polarity    = TIMER_OC_POLARITY_HIGH;
 2240              		.loc 1 1119 71
 2241 00b8 3B68     		ldr	r3, [r7]
 2242 00ba 0022     		movs	r2, #0
 2243 00bc 1A81     		strh	r2, [r3, #8]	@ movhi
1120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->oc_idlestate   = TIMER_OC_IDLE_STATE_LOW;
 2244              		.loc 1 1120 71
 2245 00be 3B68     		ldr	r3, [r7]
 2246 00c0 0022     		movs	r2, #0
 2247 00c2 9A81     		strh	r2, [r3, #12]	@ movhi
1121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->ocn_polarity   = TIMER_OCN_POLARITY_HIGH ;
 2248              		.loc 1 1121 71
 2249 00c4 3B68     		ldr	r3, [r7]
 2250 00c6 0022     		movs	r2, #0
 2251 00c8 5A81     		strh	r2, [r3, #10]	@ movhi
1122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->ocn_idlestate  = TIMER_OCN_IDLE_STATE_LOW;
 2252              		.loc 1 1122 71
 2253 00ca 3B68     		ldr	r3, [r7]
 2254 00cc 0022     		movs	r2, #0
 2255 00ce DA81     		strh	r2, [r3, #14]	@ movhi
1123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->oc_shadow      = TIMER_OC_SHADOW_DISABLE;
 2256              		.loc 1 1123 71
 2257 00d0 3B68     		ldr	r3, [r7]
 2258 00d2 0022     		movs	r2, #0
 2259 00d4 1A82     		strh	r2, [r3, #16]	@ movhi
1124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->oc_fastmode    = TIMER_OC_FAST_DISABLE;
 2260              		.loc 1 1124 71
 2261 00d6 3B68     		ldr	r3, [r7]
 2262 00d8 0022     		movs	r2, #0
 2263 00da 5A82     		strh	r2, [r3, #18]	@ movhi
1125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_output_compare_struct *)p_struct)->oc_clearmode   = TIMER_OC_CLEAR_DISABLE;
 2264              		.loc 1 1125 71
 2265 00dc 3B68     		ldr	r3, [r7]
 2266 00de 0022     		movs	r2, #0
 2267 00e0 9A82     		strh	r2, [r3, #20]	@ movhi
1126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2268              		.loc 1 1126 9
 2269 00e2 17E1     		b	.L92
 2270              	.L88:
1127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_BREAK_STRUCT:
1128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER break and complementary channel protection configuration structure with
1129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_break_struct *)p_struct)->run_offstate     = TIMER_ROS_STATE_DISABLE;
 2271              		.loc 1 1129 64
 2272 00e4 3B68     		ldr	r3, [r7]
 2273 00e6 0022     		movs	r2, #0
 2274 00e8 1A80     		strh	r2, [r3]	@ movhi
1130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_break_struct *)p_struct)->idel_offstate    = TIMER_IOS_STATE_DISABLE;
 2275              		.loc 1 1130 64
 2276 00ea 3B68     		ldr	r3, [r7]
 2277 00ec 0022     		movs	r2, #0
 2278 00ee 5A80     		strh	r2, [r3, #2]	@ movhi
1131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_break_struct *)p_struct)->dead_time        = 0U;
 2279              		.loc 1 1131 64
 2280 00f0 3B68     		ldr	r3, [r7]
 2281 00f2 0022     		movs	r2, #0
 2282 00f4 9A80     		strh	r2, [r3, #4]	@ movhi
1132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_break_struct *)p_struct)->break_polarity   = TIMER_BREAK_POLARITY_HIGH;
 2283              		.loc 1 1132 64
 2284 00f6 3B68     		ldr	r3, [r7]
 2285 00f8 4FF40052 		mov	r2, #8192
 2286 00fc DA80     		strh	r2, [r3, #6]	@ movhi
1133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_break_struct *)p_struct)->output_autostate = TIMER_OUTAUTO_DISABLE;
 2287              		.loc 1 1133 64
 2288 00fe 3B68     		ldr	r3, [r7]
 2289 0100 0022     		movs	r2, #0
 2290 0102 1A81     		strh	r2, [r3, #8]	@ movhi
1134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_break_struct *)p_struct)->protect_mode     = TIMER_CCHP_PROT_OFF;
 2291              		.loc 1 1134 64
 2292 0104 3B68     		ldr	r3, [r7]
 2293 0106 0022     		movs	r2, #0
 2294 0108 5A81     		strh	r2, [r3, #10]	@ movhi
1135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_break_struct *)p_struct)->break_state      = TIMER_BREAK_DISABLE;
 2295              		.loc 1 1135 64
 2296 010a 3B68     		ldr	r3, [r7]
 2297 010c 0022     		movs	r2, #0
 2298 010e 9A81     		strh	r2, [r3, #12]	@ movhi
1136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2299              		.loc 1 1136 9
 2300 0110 00E1     		b	.L92
 2301              	.L87:
1137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_CLEAR_SOURCE_STRUCT:
1138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER external trigger ETI configuration structure with the default values */
1139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_clear_source_struct *)p_struct)->clear_source         = TIMER_OCPRE_CLEAR_SOURC
 2302              		.loc 1 1139 75
 2303 0112 3B68     		ldr	r3, [r7]
 2304 0114 0022     		movs	r2, #0
 2305 0116 1A70     		strb	r2, [r3]
1140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_clear_source_struct *)p_struct)->exttrigger_polarity  = TIMER_EXT_TRI_POLARITY_
 2306              		.loc 1 1140 75
 2307 0118 3B68     		ldr	r3, [r7]
 2308 011a 0022     		movs	r2, #0
 2309 011c 5A60     		str	r2, [r3, #4]
1141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_clear_source_struct *)p_struct)->exttrigger_prescaler = TIMER_EXT_TRI_PRESCALER
 2310              		.loc 1 1141 75
 2311 011e 3B68     		ldr	r3, [r7]
 2312 0120 0022     		movs	r2, #0
 2313 0122 9A60     		str	r2, [r3, #8]
1142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_clear_source_struct *)p_struct)->exttrigger_filter    = 0U;
 2314              		.loc 1 1142 75
 2315 0124 3B68     		ldr	r3, [r7]
 2316 0126 0022     		movs	r2, #0
 2317 0128 DA60     		str	r2, [r3, #12]
1143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2318              		.loc 1 1143 9
 2319 012a F3E0     		b	.L92
 2320              	.L86:
1144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_CLOCK_SOURCE_STRUCT:
1145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER external trigger ETI configuration structure with the default values */
1146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_clock_source_struct *)p_struct)->clock_source    = TIMER_CLOCK_SOURCE_CK_TIMER;
 2321              		.loc 1 1146 70
 2322 012c 3B68     		ldr	r3, [r7]
 2323 012e 0122     		movs	r2, #1
 2324 0130 1A80     		strh	r2, [r3]	@ movhi
1147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_clock_source_struct *)p_struct)->clock_polarity  = TIMER_CLOCK_TRIGGER_ETI_POLA
 2325              		.loc 1 1147 70
 2326 0132 3B68     		ldr	r3, [r7]
 2327 0134 0022     		movs	r2, #0
 2328 0136 5A60     		str	r2, [r3, #4]
1148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_clock_source_struct *)p_struct)->clock_prescaler = TIMER_EXT_TRI_PRESCALER_OFF;
 2329              		.loc 1 1148 70
 2330 0138 3B68     		ldr	r3, [r7]
 2331 013a 0022     		movs	r2, #0
 2332 013c 9A60     		str	r2, [r3, #8]
1149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_clock_source_struct *)p_struct)->clock_filter    = 0U;
 2333              		.loc 1 1149 70
 2334 013e 3B68     		ldr	r3, [r7]
 2335 0140 0022     		movs	r2, #0
 2336 0142 DA60     		str	r2, [r3, #12]
1150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2337              		.loc 1 1150 9
 2338 0144 E6E0     		b	.L92
 2339              	.L85:
1151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_SLAVE_MODE_STRUCT:
1152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER slave mode configuration structure with the default values */
1153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_slave_mode_struct *)p_struct)->slavemode         = TIMER_SLAVE_DISABLE_MODE;
 2340              		.loc 1 1153 70
 2341 0146 3B68     		ldr	r3, [r7]
 2342 0148 0022     		movs	r2, #0
 2343 014a 1A70     		strb	r2, [r3]
1154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_slave_mode_struct *)p_struct)->trigger_selection = TIMER_TRIGGER_SOURCE_ITI0;
 2344              		.loc 1 1154 70
 2345 014c 3B68     		ldr	r3, [r7]
 2346 014e 0022     		movs	r2, #0
 2347 0150 5A70     		strb	r2, [r3, #1]
1155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_slave_mode_struct *)p_struct)->trigger_polarity  = TIMER_CLOCK_TRIGGER_ETI_POLA
 2348              		.loc 1 1155 70
 2349 0152 3B68     		ldr	r3, [r7]
 2350 0154 0022     		movs	r2, #0
 2351 0156 5A60     		str	r2, [r3, #4]
1156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_slave_mode_struct *)p_struct)->trigger_prescaler = TIMER_EXT_TRI_PRESCALER_OFF;
 2352              		.loc 1 1156 70
 2353 0158 3B68     		ldr	r3, [r7]
 2354 015a 0022     		movs	r2, #0
 2355 015c 9A60     		str	r2, [r3, #8]
1157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_slave_mode_struct *)p_struct)->trigger_filter    = 0U;
 2356              		.loc 1 1157 70
 2357 015e 3B68     		ldr	r3, [r7]
 2358 0160 0022     		movs	r2, #0
 2359 0162 DA60     		str	r2, [r3, #12]
1158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2360              		.loc 1 1158 9
 2361 0164 D6E0     		b	.L92
 2362              	.L84:
1159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_DECODER_STRUCT:
1160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER decoder mode configuration structure with the default values */
1161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->decoder_mode  = TIMER_QUADRATURE_DECODER_MODE0;
 2363              		.loc 1 1161 63
 2364 0166 3B68     		ldr	r3, [r7]
 2365 0168 0122     		movs	r2, #1
 2366 016a 1A70     		strb	r2, [r3]
1162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->ci0_polarity  = TIMER_IC_POLARITY_RISING;
 2367              		.loc 1 1162 63
 2368 016c 3B68     		ldr	r3, [r7]
 2369 016e 0022     		movs	r2, #0
 2370 0170 5A80     		strh	r2, [r3, #2]	@ movhi
1163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->ci0_selection = TIMER_IC_SELECTION_DIRECTTI;
 2371              		.loc 1 1163 63
 2372 0172 3B68     		ldr	r3, [r7]
 2373 0174 0122     		movs	r2, #1
 2374 0176 9A80     		strh	r2, [r3, #4]	@ movhi
1164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->ci0_prescaler = TIMER_IC_PRESCALER_OFF;
 2375              		.loc 1 1164 63
 2376 0178 3B68     		ldr	r3, [r7]
 2377 017a 0022     		movs	r2, #0
 2378 017c DA80     		strh	r2, [r3, #6]	@ movhi
1165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->ci0_filter    = 0U;
 2379              		.loc 1 1165 63
 2380 017e 3B68     		ldr	r3, [r7]
 2381 0180 0022     		movs	r2, #0
 2382 0182 1A81     		strh	r2, [r3, #8]	@ movhi
1166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->ci1_polarity  = TIMER_IC_POLARITY_RISING;
 2383              		.loc 1 1166 63
 2384 0184 3B68     		ldr	r3, [r7]
 2385 0186 0022     		movs	r2, #0
 2386 0188 5A81     		strh	r2, [r3, #10]	@ movhi
1167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->ci1_selection = TIMER_IC_SELECTION_DIRECTTI;
 2387              		.loc 1 1167 63
 2388 018a 3B68     		ldr	r3, [r7]
 2389 018c 0122     		movs	r2, #1
 2390 018e 9A81     		strh	r2, [r3, #12]	@ movhi
1168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->ci1_prescaler = TIMER_IC_PRESCALER_OFF;
 2391              		.loc 1 1168 63
 2392 0190 3B68     		ldr	r3, [r7]
 2393 0192 0022     		movs	r2, #0
 2394 0194 DA81     		strh	r2, [r3, #14]	@ movhi
1169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_struct *)p_struct)->ci1_filter    = 0U;
 2395              		.loc 1 1169 63
 2396 0196 3B68     		ldr	r3, [r7]
 2397 0198 0022     		movs	r2, #0
 2398 019a 1A82     		strh	r2, [r3, #16]	@ movhi
1170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2399              		.loc 1 1170 9
 2400 019c BAE0     		b	.L92
 2401              	.L83:
1171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_DECODER_DMA_CONFIG_STRUCT:
1172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER decoder mode DMA transfer configuration structure with the default valu
1173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_dma_config_struct *)p_struct)->mem_addr0 = NULL;
 2402              		.loc 1 1173 70
 2403 019e 3B68     		ldr	r3, [r7]
 2404 01a0 0022     		movs	r2, #0
 2405 01a2 1A60     		str	r2, [r3]
1174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_dma_config_struct *)p_struct)->mem_addr1 = NULL;
 2406              		.loc 1 1174 70
 2407 01a4 3B68     		ldr	r3, [r7]
 2408 01a6 0022     		movs	r2, #0
 2409 01a8 5A60     		str	r2, [r3, #4]
1175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_decoder_dma_config_struct *)p_struct)->length    = 0U;
 2410              		.loc 1 1175 70
 2411 01aa 3B68     		ldr	r3, [r7]
 2412 01ac 0022     		movs	r2, #0
 2413 01ae 1A81     		strh	r2, [r3, #8]	@ movhi
1176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2414              		.loc 1 1176 9
 2415 01b0 B0E0     		b	.L92
 2416              	.L82:
1177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_HALL_SENSOR_STRUCT:
1178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER HALL sensor mode configuration structure with the default values */
1179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_hall_sensor_struct *)p_struct)->cmt_delay     = 0U;
 2417              		.loc 1 1179 67
 2418 01b2 3B68     		ldr	r3, [r7]
 2419 01b4 0022     		movs	r2, #0
 2420 01b6 1A60     		str	r2, [r3]
1180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_hall_sensor_struct *)p_struct)->ci0_polarity  = TIMER_IC_POLARITY_RISING;
 2421              		.loc 1 1180 67
 2422 01b8 3B68     		ldr	r3, [r7]
 2423 01ba 0022     		movs	r2, #0
 2424 01bc 9A80     		strh	r2, [r3, #4]	@ movhi
1181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_hall_sensor_struct *)p_struct)->ci0_selection = TIMER_IC_SELECTION_ITS;
 2425              		.loc 1 1181 67
 2426 01be 3B68     		ldr	r3, [r7]
 2427 01c0 0322     		movs	r2, #3
 2428 01c2 DA80     		strh	r2, [r3, #6]	@ movhi
1182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_hall_sensor_struct *)p_struct)->ci0_prescaler = TIMER_IC_PRESCALER_OFF;
 2429              		.loc 1 1182 67
 2430 01c4 3B68     		ldr	r3, [r7]
 2431 01c6 0022     		movs	r2, #0
 2432 01c8 1A81     		strh	r2, [r3, #8]	@ movhi
1183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_hall_sensor_struct *)p_struct)->ci0_filter    = 0U;
 2433              		.loc 1 1183 67
 2434 01ca 3B68     		ldr	r3, [r7]
 2435 01cc 0022     		movs	r2, #0
 2436 01ce 5A81     		strh	r2, [r3, #10]	@ movhi
1184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2437              		.loc 1 1184 9
 2438 01d0 A0E0     		b	.L92
 2439              	.L81:
1185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_SINGLE_PULSE_STRUCT:
1186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER HALL sensor mode configuration structure with the default values */
1187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_compare_mode   = TIMER_OC_MODE_TIMING;
 2440              		.loc 1 1187 72
 2441 01d2 3B68     		ldr	r3, [r7]
 2442 01d4 0022     		movs	r2, #0
 2443 01d6 1A70     		strb	r2, [r3]
1188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_pulse_value = 0U;
 2444              		.loc 1 1188 72
 2445 01d8 3B68     		ldr	r3, [r7]
 2446 01da 0022     		movs	r2, #0
 2447 01dc 5A60     		str	r2, [r3, #4]
1189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_polarity    = TIMER_OC_POLARITY_HIGH;
 2448              		.loc 1 1189 72
 2449 01de 3B68     		ldr	r3, [r7]
 2450 01e0 0022     		movs	r2, #0
 2451 01e2 1A81     		strh	r2, [r3, #8]	@ movhi
1190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_ocn_polarity   = TIMER_OCN_POLARITY_HIGH;
 2452              		.loc 1 1190 72
 2453 01e4 3B68     		ldr	r3, [r7]
 2454 01e6 0022     		movs	r2, #0
 2455 01e8 5A81     		strh	r2, [r3, #10]	@ movhi
1191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_idlestate   = TIMER_OC_IDLE_STATE_LOW;
 2456              		.loc 1 1191 72
 2457 01ea 3B68     		ldr	r3, [r7]
 2458 01ec 0022     		movs	r2, #0
 2459 01ee 9A81     		strh	r2, [r3, #12]	@ movhi
1192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_ocn_idlestate  = TIMER_OCN_IDLE_STATE_LOW;
 2460              		.loc 1 1192 72
 2461 01f0 3B68     		ldr	r3, [r7]
 2462 01f2 0022     		movs	r2, #0
 2463 01f4 DA81     		strh	r2, [r3, #14]	@ movhi
1193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_fastmode    = TIMER_OC_FAST_DISABLE;
 2464              		.loc 1 1193 72
 2465 01f6 3B68     		ldr	r3, [r7]
 2466 01f8 0022     		movs	r2, #0
 2467 01fa 1A82     		strh	r2, [r3, #16]	@ movhi
1194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_clearmode   = TIMER_OC_CLEAR_DISABLE;
 2468              		.loc 1 1194 72
 2469 01fc 3B68     		ldr	r3, [r7]
 2470 01fe 0022     		movs	r2, #0
 2471 0200 5A82     		strh	r2, [r3, #18]	@ movhi
1195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_ic_polarity    = TIMER_IC_POLARITY_RISING;
 2472              		.loc 1 1195 72
 2473 0202 3B68     		ldr	r3, [r7]
 2474 0204 0022     		movs	r2, #0
 2475 0206 9A82     		strh	r2, [r3, #20]	@ movhi
1196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_ic_selection   = TIMER_IC_SELECTION_DIRECTT
 2476              		.loc 1 1196 72
 2477 0208 3B68     		ldr	r3, [r7]
 2478 020a 0122     		movs	r2, #1
 2479 020c DA82     		strh	r2, [r3, #22]	@ movhi
1197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_single_pulse_struct *)p_struct)->sp_ic_filter      = 0U;
 2480              		.loc 1 1197 72
 2481 020e 3B68     		ldr	r3, [r7]
 2482 0210 0022     		movs	r2, #0
 2483 0212 1A83     		strh	r2, [r3, #24]	@ movhi
1198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2484              		.loc 1 1198 9
 2485 0214 7EE0     		b	.L92
 2486              	.L80:
1199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_DMA_TRANSFER_CONFIG_STRUCT:
1200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER DMA transfer configuration structure with the default values */
1201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_transfer_config_struct *)p_struct)->start_addr = TIMER_DMA_START_ADDRESS_CT
 2487              		.loc 1 1201 72
 2488 0216 3B68     		ldr	r3, [r7]
 2489 0218 0022     		movs	r2, #0
 2490 021a 1A70     		strb	r2, [r3]
1202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_transfer_config_struct *)p_struct)->mem_addr   = NULL;
 2491              		.loc 1 1202 72
 2492 021c 3B68     		ldr	r3, [r7]
 2493 021e 0022     		movs	r2, #0
 2494 0220 5A60     		str	r2, [r3, #4]
1203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_transfer_config_struct *)p_struct)->length     = TIMER_DMACFG_DMATC_1TRANSF
 2495              		.loc 1 1203 72
 2496 0222 3B68     		ldr	r3, [r7]
 2497 0224 0022     		movs	r2, #0
 2498 0226 1A81     		strh	r2, [r3, #8]	@ movhi
1204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2499              		.loc 1 1204 9
 2500 0228 74E0     		b	.L92
 2501              	.L79:
1205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_IRQ_STRUCT:
1206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER interrupt user callback function pointer structure with the default val
1207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_irq_struct *)p_struct)->update_handle           = NULL;
 2502              		.loc 1 1207 69
 2503 022a 3B68     		ldr	r3, [r7]
 2504 022c 0022     		movs	r2, #0
 2505 022e 1A60     		str	r2, [r3]
1208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_irq_struct *)p_struct)->channelx_capture_handle = NULL;
 2506              		.loc 1 1208 69
 2507 0230 3B68     		ldr	r3, [r7]
 2508 0232 0022     		movs	r2, #0
 2509 0234 5A60     		str	r2, [r3, #4]
1209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_irq_struct *)p_struct)->channelx_compare_handle = NULL;
 2510              		.loc 1 1209 69
 2511 0236 3B68     		ldr	r3, [r7]
 2512 0238 0022     		movs	r2, #0
 2513 023a 9A60     		str	r2, [r3, #8]
1210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_irq_struct *)p_struct)->commutation_handle      = NULL;
 2514              		.loc 1 1210 69
 2515 023c 3B68     		ldr	r3, [r7]
 2516 023e 0022     		movs	r2, #0
 2517 0240 DA60     		str	r2, [r3, #12]
1211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_irq_struct *)p_struct)->trigger_handle          = NULL;
 2518              		.loc 1 1211 69
 2519 0242 3B68     		ldr	r3, [r7]
 2520 0244 0022     		movs	r2, #0
 2521 0246 1A61     		str	r2, [r3, #16]
1212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_irq_struct *)p_struct)->break_handle            = NULL;
 2522              		.loc 1 1212 69
 2523 0248 3B68     		ldr	r3, [r7]
 2524 024a 0022     		movs	r2, #0
 2525 024c 5A61     		str	r2, [r3, #20]
1213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2526              		.loc 1 1213 9
 2527 024e 61E0     		b	.L92
 2528              	.L78:
1214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_DMA_HANDLE_CB_STRUCT:
1215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER DMA interrupt user callback function pointer structure with the default
1216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_handle_cb_struct *)p_struct)->update_dma_full_transcom_handle           = N
 2529              		.loc 1 1216 97
 2530 0250 3B68     		ldr	r3, [r7]
 2531 0252 0022     		movs	r2, #0
 2532 0254 1A60     		str	r2, [r3]
1217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_handle_cb_struct *)p_struct)->channelx_capture_dma_full_transcom_handle = N
 2533              		.loc 1 1217 97
 2534 0256 3B68     		ldr	r3, [r7]
 2535 0258 0022     		movs	r2, #0
 2536 025a 5A60     		str	r2, [r3, #4]
1218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_handle_cb_struct *)p_struct)->channelx_compare_dma_full_transcom_handle = N
 2537              		.loc 1 1218 97
 2538 025c 3B68     		ldr	r3, [r7]
 2539 025e 0022     		movs	r2, #0
 2540 0260 9A60     		str	r2, [r3, #8]
1219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_handle_cb_struct *)p_struct)->commutation_dma_full_transcom_handle      = N
 2541              		.loc 1 1219 97
 2542 0262 3B68     		ldr	r3, [r7]
 2543 0264 0022     		movs	r2, #0
 2544 0266 DA60     		str	r2, [r3, #12]
1220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_handle_cb_struct *)p_struct)->trigger_dma_full_transcom_handle          = N
 2545              		.loc 1 1220 97
 2546 0268 3B68     		ldr	r3, [r7]
 2547 026a 0022     		movs	r2, #0
 2548 026c 1A61     		str	r2, [r3, #16]
1221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dma_handle_cb_struct *)p_struct)->error_handle                              = N
 2549              		.loc 1 1221 97
 2550 026e 3B68     		ldr	r3, [r7]
 2551 0270 0022     		movs	r2, #0
 2552 0272 5A61     		str	r2, [r3, #20]
1222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2553              		.loc 1 1222 9
 2554 0274 4EE0     		b	.L92
 2555              	.L76:
1223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case HAL_TIMER_DEV_STRUCT:
1224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* initialize TIMER device information structure with the default values */
1225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->periph = 0;
 2556              		.loc 1 1225 52
 2557 0276 3B68     		ldr	r3, [r7]
 2558 0278 0022     		movs	r2, #0
 2559 027a 1A60     		str	r2, [r3]
1226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_irq.update_handle                             = N
 2560              		.loc 1 1226 97
 2561 027c 3B68     		ldr	r3, [r7]
 2562 027e 0022     		movs	r2, #0
 2563 0280 9A60     		str	r2, [r3, #8]
1227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_irq.channelx_capture_handle                   = N
 2564              		.loc 1 1227 97
 2565 0282 3B68     		ldr	r3, [r7]
 2566 0284 0022     		movs	r2, #0
 2567 0286 DA60     		str	r2, [r3, #12]
1228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_irq.channelx_compare_handle                   = N
 2568              		.loc 1 1228 97
 2569 0288 3B68     		ldr	r3, [r7]
 2570 028a 0022     		movs	r2, #0
 2571 028c 1A61     		str	r2, [r3, #16]
1229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_irq.commutation_handle                        = N
 2572              		.loc 1 1229 97
 2573 028e 3B68     		ldr	r3, [r7]
 2574 0290 0022     		movs	r2, #0
 2575 0292 5A61     		str	r2, [r3, #20]
1230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_irq.trigger_handle                            = N
 2576              		.loc 1 1230 97
 2577 0294 3B68     		ldr	r3, [r7]
 2578 0296 0022     		movs	r2, #0
 2579 0298 9A61     		str	r2, [r3, #24]
1231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_irq.break_handle                              = N
 2580              		.loc 1 1231 97
 2581 029a 3B68     		ldr	r3, [r7]
 2582 029c 0022     		movs	r2, #0
 2583 029e DA61     		str	r2, [r3, #28]
1232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->p_dma_timer[0]                                      = N
 2584              		.loc 1 1232 97
 2585 02a0 3B68     		ldr	r3, [r7]
 2586 02a2 0022     		movs	r2, #0
 2587 02a4 1A62     		str	r2, [r3, #32]
1233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->p_dma_timer[1]                                      = N
 2588              		.loc 1 1233 97
 2589 02a6 3B68     		ldr	r3, [r7]
 2590 02a8 0022     		movs	r2, #0
 2591 02aa 5A62     		str	r2, [r3, #36]
1234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->p_dma_timer[2]                                      = N
 2592              		.loc 1 1234 97
 2593 02ac 3B68     		ldr	r3, [r7]
 2594 02ae 0022     		movs	r2, #0
 2595 02b0 9A62     		str	r2, [r3, #40]
1235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->p_dma_timer[3]                                      = N
 2596              		.loc 1 1235 97
 2597 02b2 3B68     		ldr	r3, [r7]
 2598 02b4 0022     		movs	r2, #0
 2599 02b6 DA62     		str	r2, [r3, #44]
1236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->p_dma_timer[4]                                      = N
 2600              		.loc 1 1236 97
 2601 02b8 3B68     		ldr	r3, [r7]
 2602 02ba 0022     		movs	r2, #0
 2603 02bc 1A63     		str	r2, [r3, #48]
1237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->p_dma_timer[5]                                      = N
 2604              		.loc 1 1237 97
 2605 02be 3B68     		ldr	r3, [r7]
 2606 02c0 0022     		movs	r2, #0
 2607 02c2 5A63     		str	r2, [r3, #52]
1238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->p_dma_timer[6]                                      = N
 2608              		.loc 1 1238 97
 2609 02c4 3B68     		ldr	r3, [r7]
 2610 02c6 0022     		movs	r2, #0
 2611 02c8 9A63     		str	r2, [r3, #56]
1239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->service_channel                                     = H
 2612              		.loc 1 1239 97
 2613 02ca 3B68     		ldr	r3, [r7]
 2614 02cc 0022     		movs	r2, #0
 2615 02ce 1A71     		strb	r2, [r3, #4]
1240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_dma.update_dma_full_transcom_handle           = N
 2616              		.loc 1 1240 97
 2617 02d0 3B68     		ldr	r3, [r7]
 2618 02d2 0022     		movs	r2, #0
 2619 02d4 DA63     		str	r2, [r3, #60]
1241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_dma.channelx_capture_dma_full_transcom_handle = N
 2620              		.loc 1 1241 97
 2621 02d6 3B68     		ldr	r3, [r7]
 2622 02d8 0022     		movs	r2, #0
 2623 02da 1A64     		str	r2, [r3, #64]
1242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_dma.channelx_compare_dma_full_transcom_handle = N
 2624              		.loc 1 1242 97
 2625 02dc 3B68     		ldr	r3, [r7]
 2626 02de 0022     		movs	r2, #0
 2627 02e0 5A64     		str	r2, [r3, #68]
1243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_dma.commutation_dma_full_transcom_handle      = N
 2628              		.loc 1 1243 97
 2629 02e2 3B68     		ldr	r3, [r7]
 2630 02e4 0022     		movs	r2, #0
 2631 02e6 9A64     		str	r2, [r3, #72]
1244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_dma.trigger_dma_full_transcom_handle          = N
 2632              		.loc 1 1244 97
 2633 02e8 3B68     		ldr	r3, [r7]
 2634 02ea 0022     		movs	r2, #0
 2635 02ec DA64     		str	r2, [r3, #76]
1245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->timer_dma.error_handle                              = N
 2636              		.loc 1 1245 97
 2637 02ee 3B68     		ldr	r3, [r7]
 2638 02f0 0022     		movs	r2, #0
 2639 02f2 1A65     		str	r2, [r3, #80]
1246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->error_state                                         = H
 2640              		.loc 1 1246 97
 2641 02f4 3B68     		ldr	r3, [r7]
 2642 02f6 0022     		movs	r2, #0
 2643 02f8 83F85420 		strb	r2, [r3, #84]
1247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->state                                               = H
 2644              		.loc 1 1247 97
 2645 02fc 3B68     		ldr	r3, [r7]
 2646 02fe 0022     		movs	r2, #0
 2647 0300 83F85520 		strb	r2, [r3, #85]
1248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ((hal_timer_dev_struct *)p_struct)->mutex                                               = H
 2648              		.loc 1 1248 97
 2649 0304 3B68     		ldr	r3, [r7]
 2650 0306 0022     		movs	r2, #0
 2651 0308 83F85620 		strb	r2, [r3, #86]
1249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2652              		.loc 1 1249 9
 2653 030c 02E0     		b	.L92
 2654              	.L75:
1250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
1251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [struct_type] value is undefine");
1252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 2655              		.loc 1 1252 16
 2656 030e 6FF00503 		mvn	r3, #5
 2657 0312 00E0     		b	.L93
 2658              	.L92:
1253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 2659              		.loc 1 1254 12
 2660 0314 0023     		movs	r3, #0
 2661              	.L93:
1255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 2662              		.loc 1 1255 1
 2663 0316 1846     		mov	r0, r3
 2664 0318 0C37     		adds	r7, r7, #12
 2665              		.cfi_def_cfa_offset 4
 2666 031a BD46     		mov	sp, r7
 2667              		.cfi_def_cfa_register 13
 2668              		@ sp needed
 2669 031c 80BC     		pop	{r7}
 2670              		.cfi_restore 7
 2671              		.cfi_def_cfa_offset 0
 2672 031e 7047     		bx	lr
 2673              		.cfi_endproc
 2674              	.LFE130:
 2676              		.section	.text.hal_timer_deinit,"ax",%progbits
 2677              		.align	1
 2678              		.global	hal_timer_deinit
 2679              		.syntax unified
 2680              		.thumb
 2681              		.thumb_func
 2682              		.fpu softvfp
 2684              	hal_timer_deinit:
 2685              	.LFB131:
1256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      deinitialize TIMER and device structure
1259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
1264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_deinit(hal_timer_dev_struct *timer_dev)
1266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 2686              		.loc 1 1266 1
 2687              		.cfi_startproc
 2688              		@ args = 0, pretend = 0, frame = 8
 2689              		@ frame_needed = 1, uses_anonymous_args = 0
 2690 0000 80B5     		push	{r7, lr}
 2691              		.cfi_def_cfa_offset 8
 2692              		.cfi_offset 7, -8
 2693              		.cfi_offset 14, -4
 2694 0002 82B0     		sub	sp, sp, #8
 2695              		.cfi_def_cfa_offset 16
 2696 0004 00AF     		add	r7, sp, #0
 2697              		.cfi_def_cfa_register 7
 2698 0006 7860     		str	r0, [r7, #4]
1267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_BUSY;
 2699              		.loc 1 1275 22
 2700 0008 7B68     		ldr	r3, [r7, #4]
 2701 000a 0222     		movs	r2, #2
 2702 000c 83F85520 		strb	r2, [r3, #85]
1276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* deinit a TIMER */
1278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(timer_dev->periph) {
 2703              		.loc 1 1278 21
 2704 0010 7B68     		ldr	r3, [r7, #4]
 2705 0012 1B68     		ldr	r3, [r3]
 2706              		.loc 1 1278 5
 2707 0014 344A     		ldr	r2, .L105
 2708 0016 9342     		cmp	r3, r2
 2709 0018 48D0     		beq	.L95
 2710 001a 334A     		ldr	r2, .L105
 2711 001c 9342     		cmp	r3, r2
 2712 001e 4ED8     		bhi	.L104
 2713 0020 324A     		ldr	r2, .L105+4
 2714 0022 9342     		cmp	r3, r2
 2715 0024 39D0     		beq	.L97
 2716 0026 314A     		ldr	r2, .L105+4
 2717 0028 9342     		cmp	r3, r2
 2718 002a 48D8     		bhi	.L104
 2719 002c 304A     		ldr	r2, .L105+8
 2720 002e 9342     		cmp	r3, r2
 2721 0030 2AD0     		beq	.L98
 2722 0032 2F4A     		ldr	r2, .L105+8
 2723 0034 9342     		cmp	r3, r2
 2724 0036 42D8     		bhi	.L104
 2725 0038 2E4A     		ldr	r2, .L105+12
 2726 003a 9342     		cmp	r3, r2
 2727 003c 09D0     		beq	.L99
 2728 003e 2D4A     		ldr	r2, .L105+12
 2729 0040 9342     		cmp	r3, r2
 2730 0042 3CD8     		bhi	.L104
 2731 0044 2C4A     		ldr	r2, .L105+16
 2732 0046 9342     		cmp	r3, r2
 2733 0048 0CD0     		beq	.L100
 2734 004a 2C4A     		ldr	r2, .L105+20
 2735 004c 9342     		cmp	r3, r2
 2736 004e 12D0     		beq	.L101
1279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER0:
1280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TIMER0 */
1281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_enable(RCU_TIMER0RST);
1282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER0RST);
1283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
1284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
1286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER1:
1287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TIMER1 */
1288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_enable(RCU_TIMER1RST);
1289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER1RST);
1290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
1291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif
1292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER2:
1293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TIMER2 */
1294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_enable(RCU_TIMER2RST);
1295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER2RST);
1296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
1297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #ifdef GD32F350
1298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER5:
1299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TIMER5 */
1300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_enable(RCU_TIMER5RST);
1301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER5RST);
1302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
1303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif
1304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER13:
1305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TIMER13 */
1306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_enable(RCU_TIMER13RST);
1307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER13RST);
1308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
1309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER14:
1310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TIMER14 */
1311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_enable(RCU_TIMER14RST);
1312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER14RST);
1313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
1314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER15:
1315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TIMER15 */
1316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_enable(RCU_TIMER15RST);
1317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER15RST);
1318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
1319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER16:
1320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset TIMER16 */
1321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_enable(RCU_TIMER16RST);
1322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER16RST);
1323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
1324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
1325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2737              		.loc 1 1325 9
 2738 0050 35E0     		b	.L104
 2739              	.L99:
1281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER0RST);
 2740              		.loc 1 1281 9
 2741 0052 40F20B30 		movw	r0, #779
 2742 0056 FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2743              		.loc 1 1282 9
 2744 005a 40F20B30 		movw	r0, #779
 2745 005e FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
 2746              		.loc 1 1283 9
 2747 0062 2DE0     		b	.L102
 2748              	.L100:
1294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER2RST);
 2749              		.loc 1 1294 9
 2750 0064 40F20140 		movw	r0, #1025
 2751 0068 FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2752              		.loc 1 1295 9
 2753 006c 40F20140 		movw	r0, #1025
 2754 0070 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #ifdef GD32F350
 2755              		.loc 1 1296 9
 2756 0074 24E0     		b	.L102
 2757              	.L101:
1306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER13RST);
 2758              		.loc 1 1306 9
 2759 0076 4FF48160 		mov	r0, #1032
 2760 007a FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2761              		.loc 1 1307 9
 2762 007e 4FF48160 		mov	r0, #1032
 2763 0082 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER14:
 2764              		.loc 1 1308 9
 2765 0086 1BE0     		b	.L102
 2766              	.L98:
1311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER14RST);
 2767              		.loc 1 1311 9
 2768 0088 4FF44470 		mov	r0, #784
 2769 008c FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2770              		.loc 1 1312 9
 2771 0090 4FF44470 		mov	r0, #784
 2772 0094 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER15:
 2773              		.loc 1 1313 9
 2774 0098 12E0     		b	.L102
 2775              	.L97:
1316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER15RST);
 2776              		.loc 1 1316 9
 2777 009a 40F21130 		movw	r0, #785
 2778 009e FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2779              		.loc 1 1317 9
 2780 00a2 40F21130 		movw	r0, #785
 2781 00a6 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER16:
 2782              		.loc 1 1318 9
 2783 00aa 09E0     		b	.L102
 2784              	.L95:
1321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_rcu_periph_reset_disable(RCU_TIMER16RST);
 2785              		.loc 1 1321 9
 2786 00ac 40F21230 		movw	r0, #786
 2787 00b0 FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 2788              		.loc 1 1322 9
 2789 00b4 40F21230 		movw	r0, #786
 2790 00b8 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
 2791              		.loc 1 1323 9
 2792 00bc 00E0     		b	.L102
 2793              	.L104:
 2794              		.loc 1 1325 9
 2795 00be 00BF     		nop
 2796              	.L102:
1326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* initialize the TIMER structure with the default values */
1329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_timer_struct_init(HAL_TIMER_DEV_STRUCT, timer_dev);
 2797              		.loc 1 1329 5
 2798 00c0 7968     		ldr	r1, [r7, #4]
 2799 00c2 0E20     		movs	r0, #14
 2800 00c4 FFF7FEFF 		bl	hal_timer_struct_init
1330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* change TIMER error state, service channel and state */
1331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->error_state = HAL_TIMER_ERROR_NONE;
 2801              		.loc 1 1331 28
 2802 00c8 7B68     		ldr	r3, [r7, #4]
 2803 00ca 0022     		movs	r2, #0
 2804 00cc 83F85420 		strb	r2, [r3, #84]
1332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_NONE;
 2805              		.loc 1 1332 32
 2806 00d0 7B68     		ldr	r3, [r7, #4]
 2807 00d2 0022     		movs	r2, #0
 2808 00d4 1A71     		strb	r2, [r3, #4]
1333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->state = HAL_TIMER_STATE_RESET;
 2809              		.loc 1 1333 22
 2810 00d6 7B68     		ldr	r3, [r7, #4]
 2811 00d8 0122     		movs	r2, #1
 2812 00da 83F85520 		strb	r2, [r3, #85]
1334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 2813              		.loc 1 1335 12
 2814 00de 0023     		movs	r3, #0
1336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 2815              		.loc 1 1336 1
 2816 00e0 1846     		mov	r0, r3
 2817 00e2 0837     		adds	r7, r7, #8
 2818              		.cfi_def_cfa_offset 8
 2819 00e4 BD46     		mov	sp, r7
 2820              		.cfi_def_cfa_register 13
 2821              		@ sp needed
 2822 00e6 80BD     		pop	{r7, pc}
 2823              	.L106:
 2824              		.align	2
 2825              	.L105:
 2826 00e8 00480140 		.word	1073825792
 2827 00ec 00440140 		.word	1073824768
 2828 00f0 00400140 		.word	1073823744
 2829 00f4 002C0140 		.word	1073818624
 2830 00f8 00040040 		.word	1073742848
 2831 00fc 00200040 		.word	1073750016
 2832              		.cfi_endproc
 2833              	.LFE131:
 2835              		.section	.text.hal_timer_counter_start,"ax",%progbits
 2836              		.align	1
 2837              		.global	hal_timer_counter_start
 2838              		.syntax unified
 2839              		.thumb
 2840              		.thumb_func
 2841              		.fpu softvfp
 2843              	hal_timer_counter_start:
 2844              	.LFB132:
1337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER counter
1340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
1345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_counter_start(hal_timer_dev_struct *timer_dev)
1347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 2845              		.loc 1 1347 1
 2846              		.cfi_startproc
 2847              		@ args = 0, pretend = 0, frame = 8
 2848              		@ frame_needed = 1, uses_anonymous_args = 0
 2849 0000 80B5     		push	{r7, lr}
 2850              		.cfi_def_cfa_offset 8
 2851              		.cfi_offset 7, -8
 2852              		.cfi_offset 14, -4
 2853 0002 82B0     		sub	sp, sp, #8
 2854              		.cfi_def_cfa_offset 16
 2855 0004 00AF     		add	r7, sp, #0
 2856              		.cfi_def_cfa_register 7
 2857 0006 7860     		str	r0, [r7, #4]
1348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 2858              		.loc 1 1357 5
 2859 0008 7B68     		ldr	r3, [r7, #4]
 2860 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 2861 000e 012B     		cmp	r3, #1
 2862 0010 02D1     		bne	.L108
 2863              		.loc 1 1357 5 is_stmt 0 discriminator 1
 2864 0012 6FF00103 		mvn	r3, #1
 2865 0016 0BE0     		b	.L109
 2866              	.L108:
 2867              		.loc 1 1357 5 discriminator 2
 2868 0018 7B68     		ldr	r3, [r7, #4]
 2869 001a 0122     		movs	r2, #1
 2870 001c 83F85620 		strb	r2, [r3, #86]
1358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 2871              		.loc 1 1359 5 is_stmt 1 discriminator 2
 2872 0020 7868     		ldr	r0, [r7, #4]
 2873 0022 FFF7FEFF 		bl	_timer_enable
1360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 2874              		.loc 1 1362 5 discriminator 2
 2875 0026 7B68     		ldr	r3, [r7, #4]
 2876 0028 0022     		movs	r2, #0
 2877 002a 83F85620 		strb	r2, [r3, #86]
1363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 2878              		.loc 1 1363 12 discriminator 2
 2879 002e 0023     		movs	r3, #0
 2880              	.L109:
1364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 2881              		.loc 1 1364 1
 2882 0030 1846     		mov	r0, r3
 2883 0032 0837     		adds	r7, r7, #8
 2884              		.cfi_def_cfa_offset 8
 2885 0034 BD46     		mov	sp, r7
 2886              		.cfi_def_cfa_register 13
 2887              		@ sp needed
 2888 0036 80BD     		pop	{r7, pc}
 2889              		.cfi_endproc
 2890              	.LFE132:
 2892              		.section	.text.hal_timer_counter_stop,"ax",%progbits
 2893              		.align	1
 2894              		.global	hal_timer_counter_stop
 2895              		.syntax unified
 2896              		.thumb
 2897              		.thumb_func
 2898              		.fpu softvfp
 2900              	hal_timer_counter_stop:
 2901              	.LFB133:
1365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER counter
1368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
1373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_counter_stop(hal_timer_dev_struct *timer_dev)
1375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 2902              		.loc 1 1375 1
 2903              		.cfi_startproc
 2904              		@ args = 0, pretend = 0, frame = 16
 2905              		@ frame_needed = 1, uses_anonymous_args = 0
 2906 0000 80B5     		push	{r7, lr}
 2907              		.cfi_def_cfa_offset 8
 2908              		.cfi_offset 7, -8
 2909              		.cfi_offset 14, -4
 2910 0002 84B0     		sub	sp, sp, #16
 2911              		.cfi_def_cfa_offset 24
 2912 0004 00AF     		add	r7, sp, #0
 2913              		.cfi_def_cfa_register 7
 2914 0006 7860     		str	r0, [r7, #4]
1376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
1377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 2915              		.loc 1 1386 5
 2916 0008 7B68     		ldr	r3, [r7, #4]
 2917 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 2918 000e 012B     		cmp	r3, #1
 2919 0010 02D1     		bne	.L111
 2920              		.loc 1 1386 5 is_stmt 0 discriminator 1
 2921 0012 6FF00103 		mvn	r3, #1
 2922 0016 0CE0     		b	.L112
 2923              	.L111:
 2924              		.loc 1 1386 5 discriminator 2
 2925 0018 7B68     		ldr	r3, [r7, #4]
 2926 001a 0122     		movs	r2, #1
 2927 001c 83F85620 		strb	r2, [r3, #86]
1387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 2928              		.loc 1 1387 15 is_stmt 1 discriminator 2
 2929 0020 7868     		ldr	r0, [r7, #4]
 2930 0022 FFF7FEFF 		bl	_timer_disable
 2931 0026 F860     		str	r0, [r7, #12]
1388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 2932              		.loc 1 1390 5 discriminator 2
 2933 0028 7B68     		ldr	r3, [r7, #4]
 2934 002a 0022     		movs	r2, #0
 2935 002c 83F85620 		strb	r2, [r3, #86]
1391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 2936              		.loc 1 1391 12 discriminator 2
 2937 0030 FB68     		ldr	r3, [r7, #12]
 2938              	.L112:
1392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 2939              		.loc 1 1392 1
 2940 0032 1846     		mov	r0, r3
 2941 0034 1037     		adds	r7, r7, #16
 2942              		.cfi_def_cfa_offset 8
 2943 0036 BD46     		mov	sp, r7
 2944              		.cfi_def_cfa_register 13
 2945              		@ sp needed
 2946 0038 80BD     		pop	{r7, pc}
 2947              		.cfi_endproc
 2948              	.LFE133:
 2950              		.section	.text.hal_timer_counter_start_interrupt,"ax",%progbits
 2951              		.align	1
 2952              		.global	hal_timer_counter_start_interrupt
 2953              		.syntax unified
 2954              		.thumb
 2955              		.thumb_func
 2956              		.fpu softvfp
 2958              	hal_timer_counter_start_interrupt:
 2959              	.LFB134:
1393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER counter and update interrupt
1396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
1400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
1402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_counter_start_interrupt(hal_timer_dev_struct *timer_dev, hal_timer_irq_struct *p_
1404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 2960              		.loc 1 1404 1
 2961              		.cfi_startproc
 2962              		@ args = 0, pretend = 0, frame = 8
 2963              		@ frame_needed = 1, uses_anonymous_args = 0
 2964 0000 80B5     		push	{r7, lr}
 2965              		.cfi_def_cfa_offset 8
 2966              		.cfi_offset 7, -8
 2967              		.cfi_offset 14, -4
 2968 0002 82B0     		sub	sp, sp, #8
 2969              		.cfi_def_cfa_offset 16
 2970 0004 00AF     		add	r7, sp, #0
 2971              		.cfi_def_cfa_register 7
 2972 0006 7860     		str	r0, [r7, #4]
 2973 0008 3960     		str	r1, [r7]
1405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == p_irq)) {
1408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or pointer [p_irq] address is invalid");
1409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 2974              		.loc 1 1414 5
 2975 000a 7B68     		ldr	r3, [r7, #4]
 2976 000c 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 2977 0010 012B     		cmp	r3, #1
 2978 0012 02D1     		bne	.L114
 2979              		.loc 1 1414 5 is_stmt 0 discriminator 1
 2980 0014 6FF00103 		mvn	r3, #1
 2981 0018 1BE0     		b	.L115
 2982              	.L114:
 2983              		.loc 1 1414 5 discriminator 2
 2984 001a 7B68     		ldr	r3, [r7, #4]
 2985 001c 0122     		movs	r2, #1
 2986 001e 83F85620 		strb	r2, [r3, #86]
1415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER update interrupt handler set */
1417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.update_handle = p_irq->update_handle;
 2987              		.loc 1 1417 47 is_stmt 1 discriminator 2
 2988 0022 3B68     		ldr	r3, [r7]
 2989 0024 1A68     		ldr	r2, [r3]
 2990              		.loc 1 1417 40 discriminator 2
 2991 0026 7B68     		ldr	r3, [r7, #4]
 2992 0028 9A60     		str	r2, [r3, #8]
1418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* clear the TIMER interrupt flag */
1419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_UP);
 2993              		.loc 1 1419 5 discriminator 2
 2994 002a 7B68     		ldr	r3, [r7, #4]
 2995 002c 1B68     		ldr	r3, [r3]
 2996 002e 0121     		movs	r1, #1
 2997 0030 1846     		mov	r0, r3
 2998 0032 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the TIMER interrupt */
1421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_UP);
 2999              		.loc 1 1421 5 discriminator 2
 3000 0036 7B68     		ldr	r3, [r7, #4]
 3001 0038 1B68     		ldr	r3, [r3]
 3002 003a 0121     		movs	r1, #1
 3003 003c 1846     		mov	r0, r3
 3004 003e FFF7FEFF 		bl	hals_timer_interrupt_enable
1422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
1423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 3005              		.loc 1 1423 5 discriminator 2
 3006 0042 7868     		ldr	r0, [r7, #4]
 3007 0044 FFF7FEFF 		bl	_timer_enable
1424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3008              		.loc 1 1426 5 discriminator 2
 3009 0048 7B68     		ldr	r3, [r7, #4]
 3010 004a 0022     		movs	r2, #0
 3011 004c 83F85620 		strb	r2, [r3, #86]
1427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 3012              		.loc 1 1427 12 discriminator 2
 3013 0050 0023     		movs	r3, #0
 3014              	.L115:
1428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3015              		.loc 1 1428 1
 3016 0052 1846     		mov	r0, r3
 3017 0054 0837     		adds	r7, r7, #8
 3018              		.cfi_def_cfa_offset 8
 3019 0056 BD46     		mov	sp, r7
 3020              		.cfi_def_cfa_register 13
 3021              		@ sp needed
 3022 0058 80BD     		pop	{r7, pc}
 3023              		.cfi_endproc
 3024              	.LFE134:
 3026              		.section	.text.hal_timer_counter_stop_interrupt,"ax",%progbits
 3027              		.align	1
 3028              		.global	hal_timer_counter_stop_interrupt
 3029              		.syntax unified
 3030              		.thumb
 3031              		.thumb_func
 3032              		.fpu softvfp
 3034              	hal_timer_counter_stop_interrupt:
 3035              	.LFB135:
1429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER counter and update interrupt
1432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
1437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_counter_stop_interrupt(hal_timer_dev_struct *timer_dev)
1439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3036              		.loc 1 1439 1
 3037              		.cfi_startproc
 3038              		@ args = 0, pretend = 0, frame = 16
 3039              		@ frame_needed = 1, uses_anonymous_args = 0
 3040 0000 80B5     		push	{r7, lr}
 3041              		.cfi_def_cfa_offset 8
 3042              		.cfi_offset 7, -8
 3043              		.cfi_offset 14, -4
 3044 0002 84B0     		sub	sp, sp, #16
 3045              		.cfi_def_cfa_offset 24
 3046 0004 00AF     		add	r7, sp, #0
 3047              		.cfi_def_cfa_register 7
 3048 0006 7860     		str	r0, [r7, #4]
1440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
1441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 3049              		.loc 1 1450 5
 3050 0008 7B68     		ldr	r3, [r7, #4]
 3051 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 3052 000e 012B     		cmp	r3, #1
 3053 0010 02D1     		bne	.L117
 3054              		.loc 1 1450 5 is_stmt 0 discriminator 1
 3055 0012 6FF00103 		mvn	r3, #1
 3056 0016 1BE0     		b	.L118
 3057              	.L117:
 3058              		.loc 1 1450 5 discriminator 2
 3059 0018 7B68     		ldr	r3, [r7, #4]
 3060 001a 0122     		movs	r2, #1
 3061 001c 83F85620 		strb	r2, [r3, #86]
1451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.update_handle = NULL;
 3062              		.loc 1 1452 40 is_stmt 1 discriminator 2
 3063 0020 7B68     		ldr	r3, [r7, #4]
 3064 0022 0022     		movs	r2, #0
 3065 0024 9A60     		str	r2, [r3, #8]
1453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* clear the TIMER interrupt flag */
1454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_UP);
 3066              		.loc 1 1454 5 discriminator 2
 3067 0026 7B68     		ldr	r3, [r7, #4]
 3068 0028 1B68     		ldr	r3, [r3]
 3069 002a 0121     		movs	r1, #1
 3070 002c 1846     		mov	r0, r3
 3071 002e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable the TIMER interrupt */
1456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_UP);
 3072              		.loc 1 1456 5 discriminator 2
 3073 0032 7B68     		ldr	r3, [r7, #4]
 3074 0034 1B68     		ldr	r3, [r3]
 3075 0036 0121     		movs	r1, #1
 3076 0038 1846     		mov	r0, r3
 3077 003a FFF7FEFF 		bl	hals_timer_interrupt_disable
1457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
1458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 3078              		.loc 1 1458 15 discriminator 2
 3079 003e 7868     		ldr	r0, [r7, #4]
 3080 0040 FFF7FEFF 		bl	_timer_disable
 3081 0044 F860     		str	r0, [r7, #12]
1459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3082              		.loc 1 1461 5 discriminator 2
 3083 0046 7B68     		ldr	r3, [r7, #4]
 3084 0048 0022     		movs	r2, #0
 3085 004a 83F85620 		strb	r2, [r3, #86]
1462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 3086              		.loc 1 1462 12 discriminator 2
 3087 004e FB68     		ldr	r3, [r7, #12]
 3088              	.L118:
1463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3089              		.loc 1 1463 1
 3090 0050 1846     		mov	r0, r3
 3091 0052 1037     		adds	r7, r7, #16
 3092              		.cfi_def_cfa_offset 8
 3093 0054 BD46     		mov	sp, r7
 3094              		.cfi_def_cfa_register 13
 3095              		@ sp needed
 3096 0056 80BD     		pop	{r7, pc}
 3097              		.cfi_endproc
 3098              	.LFE135:
 3100              		.section	.text.hal_timer_counter_start_dma,"ax",%progbits
 3101              		.align	1
 3102              		.global	hal_timer_counter_start_dma
 3103              		.syntax unified
 3104              		.thumb
 3105              		.thumb_func
 3106              		.fpu softvfp
 3108              	hal_timer_counter_start_dma:
 3109              	.LFB136:
1464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER counter and update DMA request
1467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA callback function pointer structure
1471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
1472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
1473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
1474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
1475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
1476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   error_handle: TIMER DMA transfer error interrupt handler
1477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  mem_addr: TIMER DMA transfer memory address
1478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma_length: TIMER DMA transfer count, 0~65535
1479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
1481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_counter_start_dma(hal_timer_dev_struct *timer_dev, hal_timer_dma_handle_cb_struct
1483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3110              		.loc 1 1483 1
 3111              		.cfi_startproc
 3112              		@ args = 0, pretend = 0, frame = 16
 3113              		@ frame_needed = 1, uses_anonymous_args = 0
 3114 0000 90B5     		push	{r4, r7, lr}
 3115              		.cfi_def_cfa_offset 12
 3116              		.cfi_offset 4, -12
 3117              		.cfi_offset 7, -8
 3118              		.cfi_offset 14, -4
 3119 0002 87B0     		sub	sp, sp, #28
 3120              		.cfi_def_cfa_offset 40
 3121 0004 02AF     		add	r7, sp, #8
 3122              		.cfi_def_cfa 7, 32
 3123 0006 F860     		str	r0, [r7, #12]
 3124 0008 B960     		str	r1, [r7, #8]
 3125 000a 7A60     		str	r2, [r7, #4]
 3126 000c 7B80     		strh	r3, [r7, #2]	@ movhi
1484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == mem_addr) {
1492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [mem_addr] address is invalid");
1493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 3127              		.loc 1 1498 5
 3128 000e FB68     		ldr	r3, [r7, #12]
 3129 0010 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 3130 0014 012B     		cmp	r3, #1
 3131 0016 02D1     		bne	.L120
 3132              		.loc 1 1498 5 is_stmt 0 discriminator 1
 3133 0018 6FF00103 		mvn	r3, #1
 3134 001c 32E0     		b	.L121
 3135              	.L120:
 3136              		.loc 1 1498 5 discriminator 2
 3137 001e FB68     		ldr	r3, [r7, #12]
 3138 0020 0122     		movs	r2, #1
 3139 0022 83F85620 		strb	r2, [r3, #86]
1499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.update_dma_full_transcom_handle = dmacb->update_dma_full_transcom_handle;
 3140              		.loc 1 1499 65 is_stmt 1 discriminator 2
 3141 0026 BB68     		ldr	r3, [r7, #8]
 3142 0028 1A68     		ldr	r2, [r3]
 3143              		.loc 1 1499 58 discriminator 2
 3144 002a FB68     		ldr	r3, [r7, #12]
 3145 002c DA63     		str	r2, [r3, #60]
1500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.error_handle = dmacb->error_handle;
 3146              		.loc 1 1500 46 discriminator 2
 3147 002e BB68     		ldr	r3, [r7, #8]
 3148 0030 5A69     		ldr	r2, [r3, #20]
 3149              		.loc 1 1500 39 discriminator 2
 3150 0032 FB68     		ldr	r3, [r7, #12]
 3151 0034 1A65     		str	r2, [r3, #80]
1501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.full_finish_handle = _update_dma_full_transfer
 3152              		.loc 1 1502 27 discriminator 2
 3153 0036 FB68     		ldr	r3, [r7, #12]
 3154 0038 1B6A     		ldr	r3, [r3, #32]
 3155              		.loc 1 1502 73 discriminator 2
 3156 003a 144A     		ldr	r2, .L122
 3157 003c DA60     		str	r2, [r3, #12]
1503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.half_finish_handle = NULL;
 3158              		.loc 1 1503 27 discriminator 2
 3159 003e FB68     		ldr	r3, [r7, #12]
 3160 0040 1B6A     		ldr	r3, [r3, #32]
 3161              		.loc 1 1503 73 discriminator 2
 3162 0042 0022     		movs	r2, #0
 3163 0044 9A60     		str	r2, [r3, #8]
1504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.error_handle = _timer_dma_error;
 3164              		.loc 1 1504 27 discriminator 2
 3165 0046 FB68     		ldr	r3, [r7, #12]
 3166 0048 1B6A     		ldr	r3, [r3, #32]
 3167              		.loc 1 1504 67 discriminator 2
 3168 004a 114A     		ldr	r2, .L122+4
 3169 004c 5A60     		str	r2, [r3, #4]
1505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* start DMA interrupt mode transfer */
1507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_UP], (uint32_t)mem_addr, TIMER_CAR_
 3170              		.loc 1 1507 5 discriminator 2
 3171 004e FB68     		ldr	r3, [r7, #12]
 3172 0050 186A     		ldr	r0, [r3, #32]
 3173 0052 7968     		ldr	r1, [r7, #4]
 3174              		.loc 1 1507 90 discriminator 2
 3175 0054 FB68     		ldr	r3, [r7, #12]
 3176 0056 1B68     		ldr	r3, [r3]
 3177              		.loc 1 1507 5 discriminator 2
 3178 0058 03F12C02 		add	r2, r3, #44
 3179 005c 7B88     		ldrh	r3, [r7, #2]
 3180 005e 0024     		movs	r4, #0
 3181 0060 0094     		str	r4, [sp]
 3182 0062 FFF7FEFF 		bl	hal_dma_start_interrupt
1508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the TIMER DMA update request */
1509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_UPD);
 3183              		.loc 1 1509 5 discriminator 2
 3184 0066 FB68     		ldr	r3, [r7, #12]
 3185 0068 1B68     		ldr	r3, [r3]
 3186 006a 4FF48071 		mov	r1, #256
 3187 006e 1846     		mov	r0, r3
 3188 0070 FFF7FEFF 		bl	hals_timer_dma_enable
1510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
1511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 3189              		.loc 1 1511 5 discriminator 2
 3190 0074 F868     		ldr	r0, [r7, #12]
 3191 0076 FFF7FEFF 		bl	_timer_enable
1512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3192              		.loc 1 1513 5 discriminator 2
 3193 007a FB68     		ldr	r3, [r7, #12]
 3194 007c 0022     		movs	r2, #0
 3195 007e 83F85620 		strb	r2, [r3, #86]
1514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 3196              		.loc 1 1515 12 discriminator 2
 3197 0082 0023     		movs	r3, #0
 3198              	.L121:
1516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3199              		.loc 1 1516 1
 3200 0084 1846     		mov	r0, r3
 3201 0086 1437     		adds	r7, r7, #20
 3202              		.cfi_def_cfa_offset 12
 3203 0088 BD46     		mov	sp, r7
 3204              		.cfi_def_cfa_register 13
 3205              		@ sp needed
 3206 008a 90BD     		pop	{r4, r7, pc}
 3207              	.L123:
 3208              		.align	2
 3209              	.L122:
 3210 008c 00000000 		.word	_update_dma_full_transfer_complete
 3211 0090 00000000 		.word	_timer_dma_error
 3212              		.cfi_endproc
 3213              	.LFE136:
 3215              		.section	.text.hal_timer_counter_stop_dma,"ax",%progbits
 3216              		.align	1
 3217              		.global	hal_timer_counter_stop_dma
 3218              		.syntax unified
 3219              		.thumb
 3220              		.thumb_func
 3221              		.fpu softvfp
 3223              	hal_timer_counter_stop_dma:
 3224              	.LFB137:
1517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER counter and update DMA request
1520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
1525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_counter_stop_dma(hal_timer_dev_struct *timer_dev)
1527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3225              		.loc 1 1527 1
 3226              		.cfi_startproc
 3227              		@ args = 0, pretend = 0, frame = 16
 3228              		@ frame_needed = 1, uses_anonymous_args = 0
 3229 0000 80B5     		push	{r7, lr}
 3230              		.cfi_def_cfa_offset 8
 3231              		.cfi_offset 7, -8
 3232              		.cfi_offset 14, -4
 3233 0002 84B0     		sub	sp, sp, #16
 3234              		.cfi_def_cfa_offset 24
 3235 0004 00AF     		add	r7, sp, #0
 3236              		.cfi_def_cfa_register 7
 3237 0006 7860     		str	r0, [r7, #4]
1528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
1529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 3238              		.loc 1 1538 5
 3239 0008 7B68     		ldr	r3, [r7, #4]
 3240 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 3241 000e 012B     		cmp	r3, #1
 3242 0010 02D1     		bne	.L125
 3243              		.loc 1 1538 5 is_stmt 0 discriminator 1
 3244 0012 6FF00103 		mvn	r3, #1
 3245 0016 18E0     		b	.L126
 3246              	.L125:
 3247              		.loc 1 1538 5 discriminator 2
 3248 0018 7B68     		ldr	r3, [r7, #4]
 3249 001a 0122     		movs	r2, #1
 3250 001c 83F85620 		strb	r2, [r3, #86]
1539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable the TIMER DMA update request */
1540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_UPD);
 3251              		.loc 1 1540 5 is_stmt 1 discriminator 2
 3252 0020 7B68     		ldr	r3, [r7, #4]
 3253 0022 1B68     		ldr	r3, [r3]
 3254 0024 4FF48071 		mov	r1, #256
 3255 0028 1846     		mov	r0, r3
 3256 002a FFF7FEFF 		bl	hals_timer_dma_disable
1541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* stop DMA transfer */
1542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_UP]);
 3257              		.loc 1 1542 5 discriminator 2
 3258 002e 7B68     		ldr	r3, [r7, #4]
 3259 0030 1B6A     		ldr	r3, [r3, #32]
 3260 0032 1846     		mov	r0, r3
 3261 0034 FFF7FEFF 		bl	hal_dma_stop
1543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
1544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 3262              		.loc 1 1544 15 discriminator 2
 3263 0038 7868     		ldr	r0, [r7, #4]
 3264 003a FFF7FEFF 		bl	_timer_disable
 3265 003e F860     		str	r0, [r7, #12]
1545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3266              		.loc 1 1547 5 discriminator 2
 3267 0040 7B68     		ldr	r3, [r7, #4]
 3268 0042 0022     		movs	r2, #0
 3269 0044 83F85620 		strb	r2, [r3, #86]
1548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 3270              		.loc 1 1548 12 discriminator 2
 3271 0048 FB68     		ldr	r3, [r7, #12]
 3272              	.L126:
1549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3273              		.loc 1 1549 1
 3274 004a 1846     		mov	r0, r3
 3275 004c 1037     		adds	r7, r7, #16
 3276              		.cfi_def_cfa_offset 8
 3277 004e BD46     		mov	sp, r7
 3278              		.cfi_def_cfa_register 13
 3279              		@ sp needed
 3280 0050 80BD     		pop	{r7, pc}
 3281              		.cfi_endproc
 3282              	.LFE137:
 3284              		.section	.text.hal_timer_input_capture_start,"ax",%progbits
 3285              		.align	1
 3286              		.global	hal_timer_input_capture_start
 3287              		.syntax unified
 3288              		.thumb
 3289              		.thumb_func
 3290              		.fpu softvfp
 3292              	hal_timer_input_capture_start:
 3293              	.LFB138:
1550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER channel input capture mode
1553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
1557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
1558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
1559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
1560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
1563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_input_capture_start(hal_timer_dev_struct *timer_dev, uint16_t channel)
1565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3294              		.loc 1 1565 1
 3295              		.cfi_startproc
 3296              		@ args = 0, pretend = 0, frame = 8
 3297              		@ frame_needed = 1, uses_anonymous_args = 0
 3298 0000 80B5     		push	{r7, lr}
 3299              		.cfi_def_cfa_offset 8
 3300              		.cfi_offset 7, -8
 3301              		.cfi_offset 14, -4
 3302 0002 82B0     		sub	sp, sp, #8
 3303              		.cfi_def_cfa_offset 16
 3304 0004 00AF     		add	r7, sp, #0
 3305              		.cfi_def_cfa_register 7
 3306 0006 7860     		str	r0, [r7, #4]
 3307 0008 0B46     		mov	r3, r1
 3308 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 3309              		.loc 1 1575 5
 3310 000c 7B68     		ldr	r3, [r7, #4]
 3311 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 3312 0012 012B     		cmp	r3, #1
 3313 0014 02D1     		bne	.L128
 3314              		.loc 1 1575 5 is_stmt 0 discriminator 1
 3315 0016 6FF00103 		mvn	r3, #1
 3316 001a 12E0     		b	.L129
 3317              	.L128:
 3318              		.loc 1 1575 5 discriminator 2
 3319 001c 7B68     		ldr	r3, [r7, #4]
 3320 001e 0122     		movs	r2, #1
 3321 0020 83F85620 		strb	r2, [r3, #86]
1576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
1578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_ENABLE);
 3322              		.loc 1 1578 5 is_stmt 1 discriminator 2
 3323 0024 7B68     		ldr	r3, [r7, #4]
 3324 0026 1B68     		ldr	r3, [r3]
 3325 0028 7988     		ldrh	r1, [r7, #2]
 3326 002a 0122     		movs	r2, #1
 3327 002c 1846     		mov	r0, r3
 3328 002e FFF7FEFF 		bl	hals_timer_channel_output_state_config
1579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
1580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 3329              		.loc 1 1580 5 discriminator 2
 3330 0032 7868     		ldr	r0, [r7, #4]
 3331 0034 FFF7FEFF 		bl	_timer_enable
1581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3332              		.loc 1 1583 5 discriminator 2
 3333 0038 7B68     		ldr	r3, [r7, #4]
 3334 003a 0022     		movs	r2, #0
 3335 003c 83F85620 		strb	r2, [r3, #86]
1584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 3336              		.loc 1 1584 12 discriminator 2
 3337 0040 0023     		movs	r3, #0
 3338              	.L129:
1585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3339              		.loc 1 1585 1
 3340 0042 1846     		mov	r0, r3
 3341 0044 0837     		adds	r7, r7, #8
 3342              		.cfi_def_cfa_offset 8
 3343 0046 BD46     		mov	sp, r7
 3344              		.cfi_def_cfa_register 13
 3345              		@ sp needed
 3346 0048 80BD     		pop	{r7, pc}
 3347              		.cfi_endproc
 3348              	.LFE138:
 3350              		.section	.text.hal_timer_input_capture_stop,"ax",%progbits
 3351              		.align	1
 3352              		.global	hal_timer_input_capture_stop
 3353              		.syntax unified
 3354              		.thumb
 3355              		.thumb_func
 3356              		.fpu softvfp
 3358              	hal_timer_input_capture_stop:
 3359              	.LFB139:
1586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER channel input capture mode
1589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
1593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
1594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
1595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
1596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
1599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_input_capture_stop(hal_timer_dev_struct *timer_dev, uint16_t channel)
1601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3360              		.loc 1 1601 1
 3361              		.cfi_startproc
 3362              		@ args = 0, pretend = 0, frame = 16
 3363              		@ frame_needed = 1, uses_anonymous_args = 0
 3364 0000 80B5     		push	{r7, lr}
 3365              		.cfi_def_cfa_offset 8
 3366              		.cfi_offset 7, -8
 3367              		.cfi_offset 14, -4
 3368 0002 84B0     		sub	sp, sp, #16
 3369              		.cfi_def_cfa_offset 24
 3370 0004 00AF     		add	r7, sp, #0
 3371              		.cfi_def_cfa_register 7
 3372 0006 7860     		str	r0, [r7, #4]
 3373 0008 0B46     		mov	r3, r1
 3374 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
1603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 3375              		.loc 1 1612 5
 3376 000c 7B68     		ldr	r3, [r7, #4]
 3377 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 3378 0012 012B     		cmp	r3, #1
 3379 0014 02D1     		bne	.L131
 3380              		.loc 1 1612 5 is_stmt 0 discriminator 1
 3381 0016 6FF00103 		mvn	r3, #1
 3382 001a 13E0     		b	.L132
 3383              	.L131:
 3384              		.loc 1 1612 5 discriminator 2
 3385 001c 7B68     		ldr	r3, [r7, #4]
 3386 001e 0122     		movs	r2, #1
 3387 0020 83F85620 		strb	r2, [r3, #86]
1613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
1615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_DISABLE);
 3388              		.loc 1 1615 5 is_stmt 1 discriminator 2
 3389 0024 7B68     		ldr	r3, [r7, #4]
 3390 0026 1B68     		ldr	r3, [r3]
 3391 0028 7988     		ldrh	r1, [r7, #2]
 3392 002a 0022     		movs	r2, #0
 3393 002c 1846     		mov	r0, r3
 3394 002e FFF7FEFF 		bl	hals_timer_channel_output_state_config
1616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
1617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 3395              		.loc 1 1617 15 discriminator 2
 3396 0032 7868     		ldr	r0, [r7, #4]
 3397 0034 FFF7FEFF 		bl	_timer_disable
 3398 0038 F860     		str	r0, [r7, #12]
1618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3399              		.loc 1 1620 5 discriminator 2
 3400 003a 7B68     		ldr	r3, [r7, #4]
 3401 003c 0022     		movs	r2, #0
 3402 003e 83F85620 		strb	r2, [r3, #86]
1621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 3403              		.loc 1 1621 12 discriminator 2
 3404 0042 FB68     		ldr	r3, [r7, #12]
 3405              	.L132:
1622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3406              		.loc 1 1622 1
 3407 0044 1846     		mov	r0, r3
 3408 0046 1037     		adds	r7, r7, #16
 3409              		.cfi_def_cfa_offset 8
 3410 0048 BD46     		mov	sp, r7
 3411              		.cfi_def_cfa_register 13
 3412              		@ sp needed
 3413 004a 80BD     		pop	{r7, pc}
 3414              		.cfi_endproc
 3415              	.LFE139:
 3417              		.section	.text.hal_timer_input_capture_start_interrupt,"ax",%progbits
 3418              		.align	1
 3419              		.global	hal_timer_input_capture_start_interrupt
 3420              		.syntax unified
 3421              		.thumb
 3422              		.thumb_func
 3423              		.fpu softvfp
 3425              	hal_timer_input_capture_start_interrupt:
 3426              	.LFB140:
1623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER channel input capture mode and channel interrupt
1626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
1630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
1631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
1632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
1633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
1636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
1637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_input_capture_start_interrupt(hal_timer_dev_struct *timer_dev, uint16_t channel, 
1639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3427              		.loc 1 1639 1
 3428              		.cfi_startproc
 3429              		@ args = 0, pretend = 0, frame = 16
 3430              		@ frame_needed = 1, uses_anonymous_args = 0
 3431 0000 80B5     		push	{r7, lr}
 3432              		.cfi_def_cfa_offset 8
 3433              		.cfi_offset 7, -8
 3434              		.cfi_offset 14, -4
 3435 0002 84B0     		sub	sp, sp, #16
 3436              		.cfi_def_cfa_offset 24
 3437 0004 00AF     		add	r7, sp, #0
 3438              		.cfi_def_cfa_register 7
 3439 0006 F860     		str	r0, [r7, #12]
 3440 0008 0B46     		mov	r3, r1
 3441 000a 7A60     		str	r2, [r7, #4]
 3442 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 3443              		.loc 1 1649 5
 3444 000e FB68     		ldr	r3, [r7, #12]
 3445 0010 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 3446 0014 012B     		cmp	r3, #1
 3447 0016 02D1     		bne	.L134
 3448              		.loc 1 1649 5 is_stmt 0 discriminator 1
 3449 0018 6FF00103 		mvn	r3, #1
 3450 001c 5CE0     		b	.L135
 3451              	.L134:
 3452              		.loc 1 1649 5 discriminator 2
 3453 001e FB68     		ldr	r3, [r7, #12]
 3454 0020 0122     		movs	r2, #1
 3455 0022 83F85620 		strb	r2, [r3, #86]
1650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER input capture interrupt handler set */
1652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = p_irq->channelx_capture_handle;
 3456              		.loc 1 1652 57 is_stmt 1 discriminator 2
 3457 0026 7B68     		ldr	r3, [r7, #4]
 3458 0028 5A68     		ldr	r2, [r3, #4]
 3459              		.loc 1 1652 50 discriminator 2
 3460 002a FB68     		ldr	r3, [r7, #12]
 3461 002c DA60     		str	r2, [r3, #12]
1653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 3462              		.loc 1 1653 5 discriminator 2
 3463 002e 7B89     		ldrh	r3, [r7, #10]
 3464 0030 032B     		cmp	r3, #3
 3465 0032 3FD8     		bhi	.L136
 3466 0034 01A2     		adr	r2, .L138
 3467 0036 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3468 003a 00BF     		.p2align 2
 3469              	.L138:
 3470 003c 4D000000 		.word	.L141+1
 3471 0040 67000000 		.word	.L140+1
 3472 0044 81000000 		.word	.L139+1
 3473 0048 9B000000 		.word	.L137+1
 3474              		.p2align 1
 3475              	.L141:
1654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
1655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
1656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 3476              		.loc 1 1656 9
 3477 004c FB68     		ldr	r3, [r7, #12]
 3478 004e 1B68     		ldr	r3, [r3]
 3479 0050 0221     		movs	r1, #2
 3480 0052 1846     		mov	r0, r3
 3481 0054 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
1658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 3482              		.loc 1 1658 9
 3483 0058 FB68     		ldr	r3, [r7, #12]
 3484 005a 1B68     		ldr	r3, [r3]
 3485 005c 0221     		movs	r1, #2
 3486 005e 1846     		mov	r0, r3
 3487 0060 FFF7FEFF 		bl	hals_timer_interrupt_enable
1659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3488              		.loc 1 1659 9
 3489 0064 29E0     		b	.L142
 3490              	.L140:
1660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
1661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
1662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 3491              		.loc 1 1662 9
 3492 0066 FB68     		ldr	r3, [r7, #12]
 3493 0068 1B68     		ldr	r3, [r3]
 3494 006a 0421     		movs	r1, #4
 3495 006c 1846     		mov	r0, r3
 3496 006e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
1664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 3497              		.loc 1 1664 9
 3498 0072 FB68     		ldr	r3, [r7, #12]
 3499 0074 1B68     		ldr	r3, [r3]
 3500 0076 0421     		movs	r1, #4
 3501 0078 1846     		mov	r0, r3
 3502 007a FFF7FEFF 		bl	hals_timer_interrupt_enable
1665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3503              		.loc 1 1665 9
 3504 007e 1CE0     		b	.L142
 3505              	.L139:
1666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
1667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
1668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH2);
 3506              		.loc 1 1668 9
 3507 0080 FB68     		ldr	r3, [r7, #12]
 3508 0082 1B68     		ldr	r3, [r3]
 3509 0084 0821     		movs	r1, #8
 3510 0086 1846     		mov	r0, r3
 3511 0088 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
1670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH2);
 3512              		.loc 1 1670 9
 3513 008c FB68     		ldr	r3, [r7, #12]
 3514 008e 1B68     		ldr	r3, [r3]
 3515 0090 0821     		movs	r1, #8
 3516 0092 1846     		mov	r0, r3
 3517 0094 FFF7FEFF 		bl	hals_timer_interrupt_enable
1671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3518              		.loc 1 1671 9
 3519 0098 0FE0     		b	.L142
 3520              	.L137:
1672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
1673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
1674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH3);
 3521              		.loc 1 1674 9
 3522 009a FB68     		ldr	r3, [r7, #12]
 3523 009c 1B68     		ldr	r3, [r3]
 3524 009e 1021     		movs	r1, #16
 3525 00a0 1846     		mov	r0, r3
 3526 00a2 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
1676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH3);
 3527              		.loc 1 1676 9
 3528 00a6 FB68     		ldr	r3, [r7, #12]
 3529 00a8 1B68     		ldr	r3, [r3]
 3530 00aa 1021     		movs	r1, #16
 3531 00ac 1846     		mov	r0, r3
 3532 00ae FFF7FEFF 		bl	hals_timer_interrupt_enable
1677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3533              		.loc 1 1677 9
 3534 00b2 02E0     		b	.L142
 3535              	.L136:
1678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
1679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
1680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 3536              		.loc 1 1680 16
 3537 00b4 6FF00503 		mvn	r3, #5
 3538 00b8 0EE0     		b	.L135
 3539              	.L142:
1681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
1683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_ENABLE);
 3540              		.loc 1 1683 5
 3541 00ba FB68     		ldr	r3, [r7, #12]
 3542 00bc 1B68     		ldr	r3, [r3]
 3543 00be 7989     		ldrh	r1, [r7, #10]
 3544 00c0 0122     		movs	r2, #1
 3545 00c2 1846     		mov	r0, r3
 3546 00c4 FFF7FEFF 		bl	hals_timer_channel_output_state_config
1684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
1685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 3547              		.loc 1 1685 5
 3548 00c8 F868     		ldr	r0, [r7, #12]
 3549 00ca FFF7FEFF 		bl	_timer_enable
1686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3550              		.loc 1 1687 5
 3551 00ce FB68     		ldr	r3, [r7, #12]
 3552 00d0 0022     		movs	r2, #0
 3553 00d2 83F85620 		strb	r2, [r3, #86]
1688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 3554              		.loc 1 1689 12
 3555 00d6 0023     		movs	r3, #0
 3556              	.L135:
1690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3557              		.loc 1 1690 1
 3558 00d8 1846     		mov	r0, r3
 3559 00da 1037     		adds	r7, r7, #16
 3560              		.cfi_def_cfa_offset 8
 3561 00dc BD46     		mov	sp, r7
 3562              		.cfi_def_cfa_register 13
 3563              		@ sp needed
 3564 00de 80BD     		pop	{r7, pc}
 3565              		.cfi_endproc
 3566              	.LFE140:
 3568              		.section	.text.hal_timer_input_capture_stop_interrupt,"ax",%progbits
 3569              		.align	1
 3570              		.global	hal_timer_input_capture_stop_interrupt
 3571              		.syntax unified
 3572              		.thumb
 3573              		.thumb_func
 3574              		.fpu softvfp
 3576              	hal_timer_input_capture_stop_interrupt:
 3577              	.LFB141:
1691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER channel input capture mode and channel interrupt
1694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
1698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
1699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
1700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
1701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_NO_SUPPORT, HAL_ERR
1704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_input_capture_stop_interrupt(hal_timer_dev_struct *timer_dev, uint16_t channel)
1706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3578              		.loc 1 1706 1
 3579              		.cfi_startproc
 3580              		@ args = 0, pretend = 0, frame = 16
 3581              		@ frame_needed = 1, uses_anonymous_args = 0
 3582 0000 80B5     		push	{r7, lr}
 3583              		.cfi_def_cfa_offset 8
 3584              		.cfi_offset 7, -8
 3585              		.cfi_offset 14, -4
 3586 0002 84B0     		sub	sp, sp, #16
 3587              		.cfi_def_cfa_offset 24
 3588 0004 00AF     		add	r7, sp, #0
 3589              		.cfi_def_cfa_register 7
 3590 0006 7860     		str	r0, [r7, #4]
 3591 0008 0B46     		mov	r3, r1
 3592 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
1708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 3593              		.loc 1 1717 5
 3594 000c 7B68     		ldr	r3, [r7, #4]
 3595 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 3596 0012 012B     		cmp	r3, #1
 3597 0014 02D1     		bne	.L144
 3598              		.loc 1 1717 5 is_stmt 0 discriminator 1
 3599 0016 6FF00103 		mvn	r3, #1
 3600 001a 5CE0     		b	.L145
 3601              	.L144:
 3602              		.loc 1 1717 5 discriminator 2
 3603 001c 7B68     		ldr	r3, [r7, #4]
 3604 001e 0122     		movs	r2, #1
 3605 0020 83F85620 		strb	r2, [r3, #86]
1718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER input capture interrupt handler reset */
1720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = NULL;
 3606              		.loc 1 1720 50 is_stmt 1 discriminator 2
 3607 0024 7B68     		ldr	r3, [r7, #4]
 3608 0026 0022     		movs	r2, #0
 3609 0028 DA60     		str	r2, [r3, #12]
1721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 3610              		.loc 1 1721 5 discriminator 2
 3611 002a 7B88     		ldrh	r3, [r7, #2]
 3612 002c 032B     		cmp	r3, #3
 3613 002e 3FD8     		bhi	.L146
 3614 0030 01A2     		adr	r2, .L148
 3615 0032 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3616 0036 00BF     		.p2align 2
 3617              	.L148:
 3618 0038 49000000 		.word	.L151+1
 3619 003c 63000000 		.word	.L150+1
 3620 0040 7D000000 		.word	.L149+1
 3621 0044 97000000 		.word	.L147+1
 3622              		.p2align 1
 3623              	.L151:
1722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
1723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
1724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 3624              		.loc 1 1724 9
 3625 0048 7B68     		ldr	r3, [r7, #4]
 3626 004a 1B68     		ldr	r3, [r3]
 3627 004c 0221     		movs	r1, #2
 3628 004e 1846     		mov	r0, r3
 3629 0050 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
1726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 3630              		.loc 1 1726 9
 3631 0054 7B68     		ldr	r3, [r7, #4]
 3632 0056 1B68     		ldr	r3, [r3]
 3633 0058 0221     		movs	r1, #2
 3634 005a 1846     		mov	r0, r3
 3635 005c FFF7FEFF 		bl	hals_timer_interrupt_disable
1727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3636              		.loc 1 1727 9
 3637 0060 29E0     		b	.L152
 3638              	.L150:
1728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
1729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
1730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 3639              		.loc 1 1730 9
 3640 0062 7B68     		ldr	r3, [r7, #4]
 3641 0064 1B68     		ldr	r3, [r3]
 3642 0066 0421     		movs	r1, #4
 3643 0068 1846     		mov	r0, r3
 3644 006a FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
1732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 3645              		.loc 1 1732 9
 3646 006e 7B68     		ldr	r3, [r7, #4]
 3647 0070 1B68     		ldr	r3, [r3]
 3648 0072 0421     		movs	r1, #4
 3649 0074 1846     		mov	r0, r3
 3650 0076 FFF7FEFF 		bl	hals_timer_interrupt_disable
1733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3651              		.loc 1 1733 9
 3652 007a 1CE0     		b	.L152
 3653              	.L149:
1734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
1735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
1736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH2);
 3654              		.loc 1 1736 9
 3655 007c 7B68     		ldr	r3, [r7, #4]
 3656 007e 1B68     		ldr	r3, [r3]
 3657 0080 0821     		movs	r1, #8
 3658 0082 1846     		mov	r0, r3
 3659 0084 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
1738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH2);
 3660              		.loc 1 1738 9
 3661 0088 7B68     		ldr	r3, [r7, #4]
 3662 008a 1B68     		ldr	r3, [r3]
 3663 008c 0821     		movs	r1, #8
 3664 008e 1846     		mov	r0, r3
 3665 0090 FFF7FEFF 		bl	hals_timer_interrupt_disable
1739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3666              		.loc 1 1739 9
 3667 0094 0FE0     		b	.L152
 3668              	.L147:
1740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
1741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
1742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH3);
 3669              		.loc 1 1742 9
 3670 0096 7B68     		ldr	r3, [r7, #4]
 3671 0098 1B68     		ldr	r3, [r3]
 3672 009a 1021     		movs	r1, #16
 3673 009c 1846     		mov	r0, r3
 3674 009e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
1743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
1744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH3);
 3675              		.loc 1 1744 9
 3676 00a2 7B68     		ldr	r3, [r7, #4]
 3677 00a4 1B68     		ldr	r3, [r3]
 3678 00a6 1021     		movs	r1, #16
 3679 00a8 1846     		mov	r0, r3
 3680 00aa FFF7FEFF 		bl	hals_timer_interrupt_disable
1745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3681              		.loc 1 1745 9
 3682 00ae 02E0     		b	.L152
 3683              	.L146:
1746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
1747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
1748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 3684              		.loc 1 1748 16
 3685 00b0 6FF00503 		mvn	r3, #5
 3686 00b4 0FE0     		b	.L145
 3687              	.L152:
1749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
1751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_DISABLE);
 3688              		.loc 1 1751 5
 3689 00b6 7B68     		ldr	r3, [r7, #4]
 3690 00b8 1B68     		ldr	r3, [r3]
 3691 00ba 7988     		ldrh	r1, [r7, #2]
 3692 00bc 0022     		movs	r2, #0
 3693 00be 1846     		mov	r0, r3
 3694 00c0 FFF7FEFF 		bl	hals_timer_channel_output_state_config
1752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
1753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 3695              		.loc 1 1753 15
 3696 00c4 7868     		ldr	r0, [r7, #4]
 3697 00c6 FFF7FEFF 		bl	_timer_disable
 3698 00ca F860     		str	r0, [r7, #12]
1754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3699              		.loc 1 1756 5
 3700 00cc 7B68     		ldr	r3, [r7, #4]
 3701 00ce 0022     		movs	r2, #0
 3702 00d0 83F85620 		strb	r2, [r3, #86]
1757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 3703              		.loc 1 1757 12
 3704 00d4 FB68     		ldr	r3, [r7, #12]
 3705              	.L145:
1758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3706              		.loc 1 1758 1
 3707 00d6 1846     		mov	r0, r3
 3708 00d8 1037     		adds	r7, r7, #16
 3709              		.cfi_def_cfa_offset 8
 3710 00da BD46     		mov	sp, r7
 3711              		.cfi_def_cfa_register 13
 3712              		@ sp needed
 3713 00dc 80BD     		pop	{r7, pc}
 3714              		.cfi_endproc
 3715              	.LFE141:
 3717 00de 00BF     		.section	.text.hal_timer_input_capture_start_dma,"ax",%progbits
 3718              		.align	1
 3719              		.global	hal_timer_input_capture_start_dma
 3720              		.syntax unified
 3721              		.thumb
 3722              		.thumb_func
 3723              		.fpu softvfp
 3725              	hal_timer_input_capture_start_dma:
 3726              	.LFB142:
1759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER channel input capture and channel DMA request
1762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
1766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
1767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,14..16)), TIMER1 just for GD32F330 and GD
1768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
1769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA interrupt user callback function pointer structure
1772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
1773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
1774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
1775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
1776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
1777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   error_handle: TIMER DMA transfer error interrupt handler
1778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  mem_addr: TIMER DMA transfer memory address
1779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma_length: TIMER DMA transfer count, 0~65535
1780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
1782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_input_capture_start_dma(hal_timer_dev_struct *timer_dev, uint16_t channel, hal_ti
1784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3727              		.loc 1 1784 1
 3728              		.cfi_startproc
 3729              		@ args = 4, pretend = 0, frame = 16
 3730              		@ frame_needed = 1, uses_anonymous_args = 0
 3731 0000 90B5     		push	{r4, r7, lr}
 3732              		.cfi_def_cfa_offset 12
 3733              		.cfi_offset 4, -12
 3734              		.cfi_offset 7, -8
 3735              		.cfi_offset 14, -4
 3736 0002 87B0     		sub	sp, sp, #28
 3737              		.cfi_def_cfa_offset 40
 3738 0004 02AF     		add	r7, sp, #8
 3739              		.cfi_def_cfa 7, 32
 3740 0006 F860     		str	r0, [r7, #12]
 3741 0008 7A60     		str	r2, [r7, #4]
 3742 000a 3B60     		str	r3, [r7]
 3743 000c 0B46     		mov	r3, r1	@ movhi
 3744 000e 7B81     		strh	r3, [r7, #10]	@ movhi
1785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 3745              		.loc 1 1793 5
 3746 0010 FB68     		ldr	r3, [r7, #12]
 3747 0012 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 3748 0016 012B     		cmp	r3, #1
 3749 0018 02D1     		bne	.L154
 3750              		.loc 1 1793 5 is_stmt 0 discriminator 1
 3751 001a 6FF00103 		mvn	r3, #1
 3752 001e ADE0     		b	.L155
 3753              	.L154:
 3754              		.loc 1 1793 5 discriminator 2
 3755 0020 FB68     		ldr	r3, [r7, #12]
 3756 0022 0122     		movs	r2, #1
 3757 0024 83F85620 		strb	r2, [r3, #86]
1794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle = dmacb->channelx_capture_dma_fu
 3758              		.loc 1 1795 75 is_stmt 1 discriminator 2
 3759 0028 7B68     		ldr	r3, [r7, #4]
 3760 002a 5A68     		ldr	r2, [r3, #4]
 3761              		.loc 1 1795 68 discriminator 2
 3762 002c FB68     		ldr	r3, [r7, #12]
 3763 002e 1A64     		str	r2, [r3, #64]
1796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.error_handle = dmacb->error_handle;
 3764              		.loc 1 1796 46 discriminator 2
 3765 0030 7B68     		ldr	r3, [r7, #4]
 3766 0032 5A69     		ldr	r2, [r3, #20]
 3767              		.loc 1 1796 39 discriminator 2
 3768 0034 FB68     		ldr	r3, [r7, #12]
 3769 0036 1A65     		str	r2, [r3, #80]
1797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 3770              		.loc 1 1798 5 discriminator 2
 3771 0038 7B89     		ldrh	r3, [r7, #10]
 3772 003a 032B     		cmp	r3, #3
 3773 003c 00F28C80 		bhi	.L156
 3774 0040 01A2     		adr	r2, .L158
 3775 0042 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3776 0046 00BF     		.p2align 2
 3777              	.L158:
 3778 0048 59000000 		.word	.L161+1
 3779 004c 99000000 		.word	.L160+1
 3780 0050 D9000000 		.word	.L159+1
 3781 0054 19010000 		.word	.L157+1
 3782              		.p2align 1
 3783              	.L161:
1799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
1800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel DMA config */
1801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.full_finish_handle = _channelx_capture_dm
 3784              		.loc 1 1801 31
 3785 0058 FB68     		ldr	r3, [r7, #12]
 3786 005a 5B6A     		ldr	r3, [r3, #36]
 3787              		.loc 1 1801 78
 3788 005c 494A     		ldr	r2, .L163
 3789 005e DA60     		str	r2, [r3, #12]
1802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.half_finish_handle = NULL;
 3790              		.loc 1 1802 31
 3791 0060 FB68     		ldr	r3, [r7, #12]
 3792 0062 5B6A     		ldr	r3, [r3, #36]
 3793              		.loc 1 1802 78
 3794 0064 0022     		movs	r2, #0
 3795 0066 9A60     		str	r2, [r3, #8]
1803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.error_handle = _timer_dma_error;
 3796              		.loc 1 1803 31
 3797 0068 FB68     		ldr	r3, [r7, #12]
 3798 006a 5B6A     		ldr	r3, [r3, #36]
 3799              		.loc 1 1803 72
 3800 006c 464A     		ldr	r2, .L163+4
 3801 006e 5A60     		str	r2, [r3, #4]
1804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
1805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0], TIMER_CH0CV_ADDRESS(timer
 3802              		.loc 1 1805 9
 3803 0070 FB68     		ldr	r3, [r7, #12]
 3804 0072 586A     		ldr	r0, [r3, #36]
 3805              		.loc 1 1805 75
 3806 0074 FB68     		ldr	r3, [r7, #12]
 3807 0076 1B68     		ldr	r3, [r3]
 3808              		.loc 1 1805 9
 3809 0078 03F13401 		add	r1, r3, #52
 3810 007c 3A68     		ldr	r2, [r7]
 3811 007e 3B8C     		ldrh	r3, [r7, #32]
 3812 0080 0024     		movs	r4, #0
 3813 0082 0094     		str	r4, [sp]
 3814 0084 FFF7FEFF 		bl	hal_dma_start_interrupt
1806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
1807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH0D);
 3815              		.loc 1 1807 9
 3816 0088 FB68     		ldr	r3, [r7, #12]
 3817 008a 1B68     		ldr	r3, [r3]
 3818 008c 4FF40071 		mov	r1, #512
 3819 0090 1846     		mov	r0, r3
 3820 0092 FFF7FEFF 		bl	hals_timer_dma_enable
1808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3821              		.loc 1 1808 9
 3822 0096 62E0     		b	.L162
 3823              	.L160:
1809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
1810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel DMA config */
1811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.full_finish_handle = _channelx_capture_dm
 3824              		.loc 1 1811 31
 3825 0098 FB68     		ldr	r3, [r7, #12]
 3826 009a 9B6A     		ldr	r3, [r3, #40]
 3827              		.loc 1 1811 78
 3828 009c 394A     		ldr	r2, .L163
 3829 009e DA60     		str	r2, [r3, #12]
1812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.half_finish_handle = NULL;
 3830              		.loc 1 1812 31
 3831 00a0 FB68     		ldr	r3, [r7, #12]
 3832 00a2 9B6A     		ldr	r3, [r3, #40]
 3833              		.loc 1 1812 78
 3834 00a4 0022     		movs	r2, #0
 3835 00a6 9A60     		str	r2, [r3, #8]
1813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.error_handle = _timer_dma_error;
 3836              		.loc 1 1813 31
 3837 00a8 FB68     		ldr	r3, [r7, #12]
 3838 00aa 9B6A     		ldr	r3, [r3, #40]
 3839              		.loc 1 1813 72
 3840 00ac 364A     		ldr	r2, .L163+4
 3841 00ae 5A60     		str	r2, [r3, #4]
1814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
1815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1], TIMER_CH1CV_ADDRESS(timer
 3842              		.loc 1 1815 9
 3843 00b0 FB68     		ldr	r3, [r7, #12]
 3844 00b2 986A     		ldr	r0, [r3, #40]
 3845              		.loc 1 1815 75
 3846 00b4 FB68     		ldr	r3, [r7, #12]
 3847 00b6 1B68     		ldr	r3, [r3]
 3848              		.loc 1 1815 9
 3849 00b8 03F13801 		add	r1, r3, #56
 3850 00bc 3A68     		ldr	r2, [r7]
 3851 00be 3B8C     		ldrh	r3, [r7, #32]
 3852 00c0 0024     		movs	r4, #0
 3853 00c2 0094     		str	r4, [sp]
 3854 00c4 FFF7FEFF 		bl	hal_dma_start_interrupt
1816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
1817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH1D);
 3855              		.loc 1 1817 9
 3856 00c8 FB68     		ldr	r3, [r7, #12]
 3857 00ca 1B68     		ldr	r3, [r3]
 3858 00cc 4FF48061 		mov	r1, #1024
 3859 00d0 1846     		mov	r0, r3
 3860 00d2 FFF7FEFF 		bl	hals_timer_dma_enable
1818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3861              		.loc 1 1818 9
 3862 00d6 42E0     		b	.L162
 3863              	.L159:
1819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
1820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel DMA config */
1821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.full_finish_handle = _channelx_capture_dm
 3864              		.loc 1 1821 31
 3865 00d8 FB68     		ldr	r3, [r7, #12]
 3866 00da DB6A     		ldr	r3, [r3, #44]
 3867              		.loc 1 1821 78
 3868 00dc 294A     		ldr	r2, .L163
 3869 00de DA60     		str	r2, [r3, #12]
1822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.half_finish_handle = NULL;
 3870              		.loc 1 1822 31
 3871 00e0 FB68     		ldr	r3, [r7, #12]
 3872 00e2 DB6A     		ldr	r3, [r3, #44]
 3873              		.loc 1 1822 78
 3874 00e4 0022     		movs	r2, #0
 3875 00e6 9A60     		str	r2, [r3, #8]
1823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.error_handle = _timer_dma_error;
 3876              		.loc 1 1823 31
 3877 00e8 FB68     		ldr	r3, [r7, #12]
 3878 00ea DB6A     		ldr	r3, [r3, #44]
 3879              		.loc 1 1823 72
 3880 00ec 264A     		ldr	r2, .L163+4
 3881 00ee 5A60     		str	r2, [r3, #4]
1824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
1825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2], TIMER_CH2CV_ADDRESS(timer
 3882              		.loc 1 1825 9
 3883 00f0 FB68     		ldr	r3, [r7, #12]
 3884 00f2 D86A     		ldr	r0, [r3, #44]
 3885              		.loc 1 1825 75
 3886 00f4 FB68     		ldr	r3, [r7, #12]
 3887 00f6 1B68     		ldr	r3, [r3]
 3888              		.loc 1 1825 9
 3889 00f8 03F13C01 		add	r1, r3, #60
 3890 00fc 3A68     		ldr	r2, [r7]
 3891 00fe 3B8C     		ldrh	r3, [r7, #32]
 3892 0100 0024     		movs	r4, #0
 3893 0102 0094     		str	r4, [sp]
 3894 0104 FFF7FEFF 		bl	hal_dma_start_interrupt
1826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
1827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH2D);
 3895              		.loc 1 1827 9
 3896 0108 FB68     		ldr	r3, [r7, #12]
 3897 010a 1B68     		ldr	r3, [r3]
 3898 010c 4FF40061 		mov	r1, #2048
 3899 0110 1846     		mov	r0, r3
 3900 0112 FFF7FEFF 		bl	hals_timer_dma_enable
1828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3901              		.loc 1 1828 9
 3902 0116 22E0     		b	.L162
 3903              	.L157:
1829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
1830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel DMA config */
1831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.full_finish_handle = _channelx_capture_dm
 3904              		.loc 1 1831 31
 3905 0118 FB68     		ldr	r3, [r7, #12]
 3906 011a 1B6B     		ldr	r3, [r3, #48]
 3907              		.loc 1 1831 78
 3908 011c 194A     		ldr	r2, .L163
 3909 011e DA60     		str	r2, [r3, #12]
1832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.half_finish_handle = NULL;
 3910              		.loc 1 1832 31
 3911 0120 FB68     		ldr	r3, [r7, #12]
 3912 0122 1B6B     		ldr	r3, [r3, #48]
 3913              		.loc 1 1832 78
 3914 0124 0022     		movs	r2, #0
 3915 0126 9A60     		str	r2, [r3, #8]
1833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.error_handle = _timer_dma_error;
 3916              		.loc 1 1833 31
 3917 0128 FB68     		ldr	r3, [r7, #12]
 3918 012a 1B6B     		ldr	r3, [r3, #48]
 3919              		.loc 1 1833 72
 3920 012c 164A     		ldr	r2, .L163+4
 3921 012e 5A60     		str	r2, [r3, #4]
1834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
1835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH3], TIMER_CH3CV_ADDRESS(timer
 3922              		.loc 1 1835 9
 3923 0130 FB68     		ldr	r3, [r7, #12]
 3924 0132 186B     		ldr	r0, [r3, #48]
 3925              		.loc 1 1835 75
 3926 0134 FB68     		ldr	r3, [r7, #12]
 3927 0136 1B68     		ldr	r3, [r3]
 3928              		.loc 1 1835 9
 3929 0138 03F14001 		add	r1, r3, #64
 3930 013c 3A68     		ldr	r2, [r7]
 3931 013e 3B8C     		ldrh	r3, [r7, #32]
 3932 0140 0024     		movs	r4, #0
 3933 0142 0094     		str	r4, [sp]
 3934 0144 FFF7FEFF 		bl	hal_dma_start_interrupt
1836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
1837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH3D);
 3935              		.loc 1 1837 9
 3936 0148 FB68     		ldr	r3, [r7, #12]
 3937 014a 1B68     		ldr	r3, [r3]
 3938 014c 4FF48051 		mov	r1, #4096
 3939 0150 1846     		mov	r0, r3
 3940 0152 FFF7FEFF 		bl	hals_timer_dma_enable
1838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 3941              		.loc 1 1838 9
 3942 0156 02E0     		b	.L162
 3943              	.L156:
1839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
1840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
1841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 3944              		.loc 1 1841 16
 3945 0158 6FF00503 		mvn	r3, #5
 3946 015c 0EE0     		b	.L155
 3947              	.L162:
1842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
1844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_ENABLE);
 3948              		.loc 1 1844 5
 3949 015e FB68     		ldr	r3, [r7, #12]
 3950 0160 1B68     		ldr	r3, [r3]
 3951 0162 7989     		ldrh	r1, [r7, #10]
 3952 0164 0122     		movs	r2, #1
 3953 0166 1846     		mov	r0, r3
 3954 0168 FFF7FEFF 		bl	hals_timer_channel_output_state_config
1845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
1846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 3955              		.loc 1 1846 5
 3956 016c F868     		ldr	r0, [r7, #12]
 3957 016e FFF7FEFF 		bl	_timer_enable
1847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 3958              		.loc 1 1848 5
 3959 0172 FB68     		ldr	r3, [r7, #12]
 3960 0174 0022     		movs	r2, #0
 3961 0176 83F85620 		strb	r2, [r3, #86]
1849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 3962              		.loc 1 1850 12
 3963 017a 0023     		movs	r3, #0
 3964              	.L155:
1851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 3965              		.loc 1 1851 1
 3966 017c 1846     		mov	r0, r3
 3967 017e 1437     		adds	r7, r7, #20
 3968              		.cfi_def_cfa_offset 12
 3969 0180 BD46     		mov	sp, r7
 3970              		.cfi_def_cfa_register 13
 3971              		@ sp needed
 3972 0182 90BD     		pop	{r4, r7, pc}
 3973              	.L164:
 3974              		.align	2
 3975              	.L163:
 3976 0184 00000000 		.word	_channelx_capture_dma_full_transfer_complete
 3977 0188 00000000 		.word	_timer_dma_error
 3978              		.cfi_endproc
 3979              	.LFE142:
 3981              		.section	.text.hal_timer_input_capture_stop_dma,"ax",%progbits
 3982              		.align	1
 3983              		.global	hal_timer_input_capture_stop_dma
 3984              		.syntax unified
 3985              		.thumb
 3986              		.thumb_func
 3987              		.fpu softvfp
 3989              	hal_timer_input_capture_stop_dma:
 3990              	.LFB143:
1852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER channel input capture and channel DMA request
1855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
1859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
1860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,14..16)), TIMER1 just for GD32F330 and GD
1861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
1862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, HAL_ERR
1866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_input_capture_stop_dma(hal_timer_dev_struct *timer_dev, uint16_t channel)
1868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 3991              		.loc 1 1868 1
 3992              		.cfi_startproc
 3993              		@ args = 0, pretend = 0, frame = 16
 3994              		@ frame_needed = 1, uses_anonymous_args = 0
 3995 0000 80B5     		push	{r7, lr}
 3996              		.cfi_def_cfa_offset 8
 3997              		.cfi_offset 7, -8
 3998              		.cfi_offset 14, -4
 3999 0002 84B0     		sub	sp, sp, #16
 4000              		.cfi_def_cfa_offset 24
 4001 0004 00AF     		add	r7, sp, #0
 4002              		.cfi_def_cfa_register 7
 4003 0006 7860     		str	r0, [r7, #4]
 4004 0008 0B46     		mov	r3, r1
 4005 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
1870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 4006              		.loc 1 1879 5
 4007 000c 7B68     		ldr	r3, [r7, #4]
 4008 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 4009 0012 012B     		cmp	r3, #1
 4010 0014 02D1     		bne	.L166
 4011              		.loc 1 1879 5 is_stmt 0 discriminator 1
 4012 0016 6FF00103 		mvn	r3, #1
 4013 001a 58E0     		b	.L167
 4014              	.L166:
 4015              		.loc 1 1879 5 discriminator 2
 4016 001c 7B68     		ldr	r3, [r7, #4]
 4017 001e 0122     		movs	r2, #1
 4018 0020 83F85620 		strb	r2, [r3, #86]
1880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 4019              		.loc 1 1881 5 is_stmt 1 discriminator 2
 4020 0024 7B88     		ldrh	r3, [r7, #2]
 4021 0026 032B     		cmp	r3, #3
 4022 0028 3ED8     		bhi	.L168
 4023 002a 01A2     		adr	r2, .L170
 4024 002c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4025              		.p2align 2
 4026              	.L170:
 4027 0030 41000000 		.word	.L173+1
 4028 0034 5B000000 		.word	.L172+1
 4029 0038 75000000 		.word	.L171+1
 4030 003c 8F000000 		.word	.L169+1
 4031              		.p2align 1
 4032              	.L173:
1882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
1883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER DMA */
1884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH0D);
 4033              		.loc 1 1884 9
 4034 0040 7B68     		ldr	r3, [r7, #4]
 4035 0042 1B68     		ldr	r3, [r3]
 4036 0044 4FF40071 		mov	r1, #512
 4037 0048 1846     		mov	r0, r3
 4038 004a FFF7FEFF 		bl	hals_timer_dma_disable
1885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
1886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]);
 4039              		.loc 1 1886 9
 4040 004e 7B68     		ldr	r3, [r7, #4]
 4041 0050 5B6A     		ldr	r3, [r3, #36]
 4042 0052 1846     		mov	r0, r3
 4043 0054 FFF7FEFF 		bl	hal_dma_stop
1887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4044              		.loc 1 1887 9
 4045 0058 29E0     		b	.L174
 4046              	.L172:
1888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
1889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER DMA */
1890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH1D);
 4047              		.loc 1 1890 9
 4048 005a 7B68     		ldr	r3, [r7, #4]
 4049 005c 1B68     		ldr	r3, [r3]
 4050 005e 4FF48061 		mov	r1, #1024
 4051 0062 1846     		mov	r0, r3
 4052 0064 FFF7FEFF 		bl	hals_timer_dma_disable
1891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
1892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]);
 4053              		.loc 1 1892 9
 4054 0068 7B68     		ldr	r3, [r7, #4]
 4055 006a 9B6A     		ldr	r3, [r3, #40]
 4056 006c 1846     		mov	r0, r3
 4057 006e FFF7FEFF 		bl	hal_dma_stop
1893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4058              		.loc 1 1893 9
 4059 0072 1CE0     		b	.L174
 4060              	.L171:
1894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
1895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER DMA */
1896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH2D);
 4061              		.loc 1 1896 9
 4062 0074 7B68     		ldr	r3, [r7, #4]
 4063 0076 1B68     		ldr	r3, [r3]
 4064 0078 4FF40061 		mov	r1, #2048
 4065 007c 1846     		mov	r0, r3
 4066 007e FFF7FEFF 		bl	hals_timer_dma_disable
1897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
1898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]);
 4067              		.loc 1 1898 9
 4068 0082 7B68     		ldr	r3, [r7, #4]
 4069 0084 DB6A     		ldr	r3, [r3, #44]
 4070 0086 1846     		mov	r0, r3
 4071 0088 FFF7FEFF 		bl	hal_dma_stop
1899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4072              		.loc 1 1899 9
 4073 008c 0FE0     		b	.L174
 4074              	.L169:
1900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
1901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER DMA */
1902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH3D);
 4075              		.loc 1 1902 9
 4076 008e 7B68     		ldr	r3, [r7, #4]
 4077 0090 1B68     		ldr	r3, [r3]
 4078 0092 4FF48051 		mov	r1, #4096
 4079 0096 1846     		mov	r0, r3
 4080 0098 FFF7FEFF 		bl	hals_timer_dma_disable
1903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
1904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]);
 4081              		.loc 1 1904 9
 4082 009c 7B68     		ldr	r3, [r7, #4]
 4083 009e 1B6B     		ldr	r3, [r3, #48]
 4084 00a0 1846     		mov	r0, r3
 4085 00a2 FFF7FEFF 		bl	hal_dma_stop
1905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4086              		.loc 1 1905 9
 4087 00a6 02E0     		b	.L174
 4088              	.L168:
1906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
1907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
1908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 4089              		.loc 1 1908 16
 4090 00a8 6FF00503 		mvn	r3, #5
 4091 00ac 0FE0     		b	.L167
 4092              	.L174:
1909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
1911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_DISABLE);
 4093              		.loc 1 1911 5
 4094 00ae 7B68     		ldr	r3, [r7, #4]
 4095 00b0 1B68     		ldr	r3, [r3]
 4096 00b2 7988     		ldrh	r1, [r7, #2]
 4097 00b4 0022     		movs	r2, #0
 4098 00b6 1846     		mov	r0, r3
 4099 00b8 FFF7FEFF 		bl	hals_timer_channel_output_state_config
1912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
1913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 4100              		.loc 1 1913 15
 4101 00bc 7868     		ldr	r0, [r7, #4]
 4102 00be FFF7FEFF 		bl	_timer_disable
 4103 00c2 F860     		str	r0, [r7, #12]
1914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 4104              		.loc 1 1916 5
 4105 00c4 7B68     		ldr	r3, [r7, #4]
 4106 00c6 0022     		movs	r2, #0
 4107 00c8 83F85620 		strb	r2, [r3, #86]
1917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 4108              		.loc 1 1917 12
 4109 00cc FB68     		ldr	r3, [r7, #12]
 4110              	.L167:
1918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 4111              		.loc 1 1918 1
 4112 00ce 1846     		mov	r0, r3
 4113 00d0 1037     		adds	r7, r7, #16
 4114              		.cfi_def_cfa_offset 8
 4115 00d2 BD46     		mov	sp, r7
 4116              		.cfi_def_cfa_register 13
 4117              		@ sp needed
 4118 00d4 80BD     		pop	{r7, pc}
 4119              		.cfi_endproc
 4120              	.LFE143:
 4122 00d6 00BF     		.section	.text.hal_timer_output_compare_start,"ax",%progbits
 4123              		.align	1
 4124              		.global	hal_timer_output_compare_start
 4125              		.syntax unified
 4126              		.thumb
 4127              		.thumb_func
 4128              		.fpu softvfp
 4130              	hal_timer_output_compare_start:
 4131              	.LFB144:
1919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER channel output compare mode
1922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
1926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
1927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
1928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
1929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
1933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_start(hal_timer_dev_struct *timer_dev, uint16_t channel)
1935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 4132              		.loc 1 1935 1
 4133              		.cfi_startproc
 4134              		@ args = 0, pretend = 0, frame = 8
 4135              		@ frame_needed = 1, uses_anonymous_args = 0
 4136 0000 80B5     		push	{r7, lr}
 4137              		.cfi_def_cfa_offset 8
 4138              		.cfi_offset 7, -8
 4139              		.cfi_offset 14, -4
 4140 0002 82B0     		sub	sp, sp, #8
 4141              		.cfi_def_cfa_offset 16
 4142 0004 00AF     		add	r7, sp, #0
 4143              		.cfi_def_cfa_register 7
 4144 0006 7860     		str	r0, [r7, #4]
 4145 0008 0B46     		mov	r3, r1
 4146 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 4147              		.loc 1 1945 5
 4148 000c 7B68     		ldr	r3, [r7, #4]
 4149 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 4150 0012 012B     		cmp	r3, #1
 4151 0014 02D1     		bne	.L176
 4152              		.loc 1 1945 5 is_stmt 0 discriminator 1
 4153 0016 6FF00103 		mvn	r3, #1
 4154 001a 16E0     		b	.L177
 4155              	.L176:
 4156              		.loc 1 1945 5 discriminator 2
 4157 001c 7B68     		ldr	r3, [r7, #4]
 4158 001e 0122     		movs	r2, #1
 4159 0020 83F85620 		strb	r2, [r3, #86]
1946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
1947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_ENABLE);
 4160              		.loc 1 1947 5 is_stmt 1 discriminator 2
 4161 0024 7B68     		ldr	r3, [r7, #4]
 4162 0026 1B68     		ldr	r3, [r3]
 4163 0028 7988     		ldrh	r1, [r7, #2]
 4164 002a 0122     		movs	r2, #1
 4165 002c 1846     		mov	r0, r3
 4166 002e FFF7FEFF 		bl	hals_timer_channel_output_state_config
1948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
1949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 4167              		.loc 1 1949 5 discriminator 2
 4168 0032 0121     		movs	r1, #1
 4169 0034 7868     		ldr	r0, [r7, #4]
 4170 0036 FFF7FEFF 		bl	_timer_primary_output_config
1950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
1951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 4171              		.loc 1 1951 5 discriminator 2
 4172 003a 7868     		ldr	r0, [r7, #4]
 4173 003c FFF7FEFF 		bl	_timer_enable
1952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 4174              		.loc 1 1954 5 discriminator 2
 4175 0040 7B68     		ldr	r3, [r7, #4]
 4176 0042 0022     		movs	r2, #0
 4177 0044 83F85620 		strb	r2, [r3, #86]
1955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 4178              		.loc 1 1955 12 discriminator 2
 4179 0048 0023     		movs	r3, #0
 4180              	.L177:
1956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 4181              		.loc 1 1956 1
 4182 004a 1846     		mov	r0, r3
 4183 004c 0837     		adds	r7, r7, #8
 4184              		.cfi_def_cfa_offset 8
 4185 004e BD46     		mov	sp, r7
 4186              		.cfi_def_cfa_register 13
 4187              		@ sp needed
 4188 0050 80BD     		pop	{r7, pc}
 4189              		.cfi_endproc
 4190              	.LFE144:
 4192              		.section	.text.hal_timer_output_compare_stop,"ax",%progbits
 4193              		.align	1
 4194              		.global	hal_timer_output_compare_stop
 4195              		.syntax unified
 4196              		.thumb
 4197              		.thumb_func
 4198              		.fpu softvfp
 4200              	hal_timer_output_compare_stop:
 4201              	.LFB145:
1957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER channel output compare mode
1960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
1962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
1963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
1964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
1965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
1966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
1967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
1969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
1970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
1971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
1972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_stop(hal_timer_dev_struct *timer_dev, uint16_t channel)
1973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 4202              		.loc 1 1973 1
 4203              		.cfi_startproc
 4204              		@ args = 0, pretend = 0, frame = 16
 4205              		@ frame_needed = 1, uses_anonymous_args = 0
 4206 0000 80B5     		push	{r7, lr}
 4207              		.cfi_def_cfa_offset 8
 4208              		.cfi_offset 7, -8
 4209              		.cfi_offset 14, -4
 4210 0002 84B0     		sub	sp, sp, #16
 4211              		.cfi_def_cfa_offset 24
 4212 0004 00AF     		add	r7, sp, #0
 4213              		.cfi_def_cfa_register 7
 4214 0006 7860     		str	r0, [r7, #4]
 4215 0008 0B46     		mov	r3, r1
 4216 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
1975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
1976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
1977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
1978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
1979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
1980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
1981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
1984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 4217              		.loc 1 1984 5
 4218 000c 7B68     		ldr	r3, [r7, #4]
 4219 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 4220 0012 012B     		cmp	r3, #1
 4221 0014 02D1     		bne	.L179
 4222              		.loc 1 1984 5 is_stmt 0 discriminator 1
 4223 0016 6FF00103 		mvn	r3, #1
 4224 001a 17E0     		b	.L180
 4225              	.L179:
 4226              		.loc 1 1984 5 discriminator 2
 4227 001c 7B68     		ldr	r3, [r7, #4]
 4228 001e 0122     		movs	r2, #1
 4229 0020 83F85620 		strb	r2, [r3, #86]
1985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_DISABLE);
 4230              		.loc 1 1985 5 is_stmt 1 discriminator 2
 4231 0024 7B68     		ldr	r3, [r7, #4]
 4232 0026 1B68     		ldr	r3, [r3]
 4233 0028 7988     		ldrh	r1, [r7, #2]
 4234 002a 0022     		movs	r2, #0
 4235 002c 1846     		mov	r0, r3
 4236 002e FFF7FEFF 		bl	hals_timer_channel_output_state_config
1986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
1987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 4237              		.loc 1 1987 5 discriminator 2
 4238 0032 0021     		movs	r1, #0
 4239 0034 7868     		ldr	r0, [r7, #4]
 4240 0036 FFF7FEFF 		bl	_timer_primary_output_config
1988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
1989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 4241              		.loc 1 1989 15 discriminator 2
 4242 003a 7868     		ldr	r0, [r7, #4]
 4243 003c FFF7FEFF 		bl	_timer_disable
 4244 0040 F860     		str	r0, [r7, #12]
1990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
1992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 4245              		.loc 1 1992 5 discriminator 2
 4246 0042 7B68     		ldr	r3, [r7, #4]
 4247 0044 0022     		movs	r2, #0
 4248 0046 83F85620 		strb	r2, [r3, #86]
1993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 4249              		.loc 1 1993 12 discriminator 2
 4250 004a FB68     		ldr	r3, [r7, #12]
 4251              	.L180:
1994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 4252              		.loc 1 1994 1
 4253 004c 1846     		mov	r0, r3
 4254 004e 1037     		adds	r7, r7, #16
 4255              		.cfi_def_cfa_offset 8
 4256 0050 BD46     		mov	sp, r7
 4257              		.cfi_def_cfa_register 13
 4258              		@ sp needed
 4259 0052 80BD     		pop	{r7, pc}
 4260              		.cfi_endproc
 4261              	.LFE145:
 4263              		.section	.text.hal_timer_output_compare_start_interrupt,"ax",%progbits
 4264              		.align	1
 4265              		.global	hal_timer_output_compare_start_interrupt
 4266              		.syntax unified
 4267              		.thumb
 4268              		.thumb_func
 4269              		.fpu softvfp
 4271              	hal_timer_output_compare_start_interrupt:
 4272              	.LFB146:
1995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
1996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
1997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER channel output compare mode and channel interrupt
1998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
1999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
2004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
2005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
2006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
2007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
2008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
2010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_start_interrupt(hal_timer_dev_struct *timer_dev, uint16_t channel,
2012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 4273              		.loc 1 2012 1
 4274              		.cfi_startproc
 4275              		@ args = 0, pretend = 0, frame = 16
 4276              		@ frame_needed = 1, uses_anonymous_args = 0
 4277 0000 80B5     		push	{r7, lr}
 4278              		.cfi_def_cfa_offset 8
 4279              		.cfi_offset 7, -8
 4280              		.cfi_offset 14, -4
 4281 0002 84B0     		sub	sp, sp, #16
 4282              		.cfi_def_cfa_offset 24
 4283 0004 00AF     		add	r7, sp, #0
 4284              		.cfi_def_cfa_register 7
 4285 0006 F860     		str	r0, [r7, #12]
 4286 0008 0B46     		mov	r3, r1
 4287 000a 7A60     		str	r2, [r7, #4]
 4288 000c 7B81     		strh	r3, [r7, #10]	@ movhi
2013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 4289              		.loc 1 2022 5
 4290 000e FB68     		ldr	r3, [r7, #12]
 4291 0010 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 4292 0014 012B     		cmp	r3, #1
 4293 0016 02D1     		bne	.L182
 4294              		.loc 1 2022 5 is_stmt 0 discriminator 1
 4295 0018 6FF00103 		mvn	r3, #1
 4296 001c 60E0     		b	.L183
 4297              	.L182:
 4298              		.loc 1 2022 5 discriminator 2
 4299 001e FB68     		ldr	r3, [r7, #12]
 4300 0020 0122     		movs	r2, #1
 4301 0022 83F85620 		strb	r2, [r3, #86]
2023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
2024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = p_irq->channelx_compare_handle;
 4302              		.loc 1 2024 57 is_stmt 1 discriminator 2
 4303 0026 7B68     		ldr	r3, [r7, #4]
 4304 0028 9A68     		ldr	r2, [r3, #8]
 4305              		.loc 1 2024 50 discriminator 2
 4306 002a FB68     		ldr	r3, [r7, #12]
 4307 002c 1A61     		str	r2, [r3, #16]
2025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 4308              		.loc 1 2025 5 discriminator 2
 4309 002e 7B89     		ldrh	r3, [r7, #10]
 4310 0030 032B     		cmp	r3, #3
 4311 0032 3FD8     		bhi	.L184
 4312 0034 01A2     		adr	r2, .L186
 4313 0036 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4314 003a 00BF     		.p2align 2
 4315              	.L186:
 4316 003c 4D000000 		.word	.L189+1
 4317 0040 67000000 		.word	.L188+1
 4318 0044 81000000 		.word	.L187+1
 4319 0048 9B000000 		.word	.L185+1
 4320              		.p2align 1
 4321              	.L189:
2026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 4322              		.loc 1 2028 9
 4323 004c FB68     		ldr	r3, [r7, #12]
 4324 004e 1B68     		ldr	r3, [r3]
 4325 0050 0221     		movs	r1, #2
 4326 0052 1846     		mov	r0, r3
 4327 0054 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER compare 0 interrupt */
2030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 4328              		.loc 1 2030 9
 4329 0058 FB68     		ldr	r3, [r7, #12]
 4330 005a 1B68     		ldr	r3, [r3]
 4331 005c 0221     		movs	r1, #2
 4332 005e 1846     		mov	r0, r3
 4333 0060 FFF7FEFF 		bl	hals_timer_interrupt_enable
2031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4334              		.loc 1 2031 9
 4335 0064 29E0     		b	.L190
 4336              	.L188:
2032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 4337              		.loc 1 2035 9
 4338 0066 FB68     		ldr	r3, [r7, #12]
 4339 0068 1B68     		ldr	r3, [r3]
 4340 006a 0421     		movs	r1, #4
 4341 006c 1846     		mov	r0, r3
 4342 006e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER compare 1 interrupt */
2037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 4343              		.loc 1 2037 9
 4344 0072 FB68     		ldr	r3, [r7, #12]
 4345 0074 1B68     		ldr	r3, [r3]
 4346 0076 0421     		movs	r1, #4
 4347 0078 1846     		mov	r0, r3
 4348 007a FFF7FEFF 		bl	hals_timer_interrupt_enable
2038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4349              		.loc 1 2038 9
 4350 007e 1CE0     		b	.L190
 4351              	.L187:
2039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
2041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH2);
 4352              		.loc 1 2042 9
 4353 0080 FB68     		ldr	r3, [r7, #12]
 4354 0082 1B68     		ldr	r3, [r3]
 4355 0084 0821     		movs	r1, #8
 4356 0086 1846     		mov	r0, r3
 4357 0088 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER compare 2 interrupt */
2044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH2);
 4358              		.loc 1 2044 9
 4359 008c FB68     		ldr	r3, [r7, #12]
 4360 008e 1B68     		ldr	r3, [r3]
 4361 0090 0821     		movs	r1, #8
 4362 0092 1846     		mov	r0, r3
 4363 0094 FFF7FEFF 		bl	hals_timer_interrupt_enable
2045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4364              		.loc 1 2045 9
 4365 0098 0FE0     		b	.L190
 4366              	.L185:
2046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
2048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH3);
 4367              		.loc 1 2049 9
 4368 009a FB68     		ldr	r3, [r7, #12]
 4369 009c 1B68     		ldr	r3, [r3]
 4370 009e 1021     		movs	r1, #16
 4371 00a0 1846     		mov	r0, r3
 4372 00a2 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER compare 3 interrupt */
2051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH3);
 4373              		.loc 1 2051 9
 4374 00a6 FB68     		ldr	r3, [r7, #12]
 4375 00a8 1B68     		ldr	r3, [r3]
 4376 00aa 1021     		movs	r1, #16
 4377 00ac 1846     		mov	r0, r3
 4378 00ae FFF7FEFF 		bl	hals_timer_interrupt_enable
2052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4379              		.loc 1 2052 9
 4380 00b2 02E0     		b	.L190
 4381              	.L184:
2053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
2055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 4382              		.loc 1 2055 16
 4383 00b4 6FF00503 		mvn	r3, #5
 4384 00b8 12E0     		b	.L183
 4385              	.L190:
2056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_ENABLE);
 4386              		.loc 1 2059 5
 4387 00ba FB68     		ldr	r3, [r7, #12]
 4388 00bc 1B68     		ldr	r3, [r3]
 4389 00be 7989     		ldrh	r1, [r7, #10]
 4390 00c0 0122     		movs	r2, #1
 4391 00c2 1846     		mov	r0, r3
 4392 00c4 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 4393              		.loc 1 2061 5
 4394 00c8 0121     		movs	r1, #1
 4395 00ca F868     		ldr	r0, [r7, #12]
 4396 00cc FFF7FEFF 		bl	_timer_primary_output_config
2062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
2063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 4397              		.loc 1 2063 5
 4398 00d0 F868     		ldr	r0, [r7, #12]
 4399 00d2 FFF7FEFF 		bl	_timer_enable
2064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 4400              		.loc 1 2065 5
 4401 00d6 FB68     		ldr	r3, [r7, #12]
 4402 00d8 0022     		movs	r2, #0
 4403 00da 83F85620 		strb	r2, [r3, #86]
2066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 4404              		.loc 1 2067 12
 4405 00de 0023     		movs	r3, #0
 4406              	.L183:
2068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 4407              		.loc 1 2068 1
 4408 00e0 1846     		mov	r0, r3
 4409 00e2 1037     		adds	r7, r7, #16
 4410              		.cfi_def_cfa_offset 8
 4411 00e4 BD46     		mov	sp, r7
 4412              		.cfi_def_cfa_register 13
 4413              		@ sp needed
 4414 00e6 80BD     		pop	{r7, pc}
 4415              		.cfi_endproc
 4416              	.LFE146:
 4418              		.section	.text.hal_timer_output_compare_stop_interrupt,"ax",%progbits
 4419              		.align	1
 4420              		.global	hal_timer_output_compare_stop_interrupt
 4421              		.syntax unified
 4422              		.thumb
 4423              		.thumb_func
 4424              		.fpu softvfp
 4426              	hal_timer_output_compare_stop_interrupt:
 4427              	.LFB147:
2069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER channel output compare mode and channel interrupt
2072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
2078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
2079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
2080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
2081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, HAL_ERR
2083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_stop_interrupt(hal_timer_dev_struct *timer_dev, uint16_t channel)
2085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 4428              		.loc 1 2085 1
 4429              		.cfi_startproc
 4430              		@ args = 0, pretend = 0, frame = 16
 4431              		@ frame_needed = 1, uses_anonymous_args = 0
 4432 0000 80B5     		push	{r7, lr}
 4433              		.cfi_def_cfa_offset 8
 4434              		.cfi_offset 7, -8
 4435              		.cfi_offset 14, -4
 4436 0002 84B0     		sub	sp, sp, #16
 4437              		.cfi_def_cfa_offset 24
 4438 0004 00AF     		add	r7, sp, #0
 4439              		.cfi_def_cfa_register 7
 4440 0006 7860     		str	r0, [r7, #4]
 4441 0008 0B46     		mov	r3, r1
 4442 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
2087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 4443              		.loc 1 2096 5
 4444 000c 7B68     		ldr	r3, [r7, #4]
 4445 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 4446 0012 012B     		cmp	r3, #1
 4447 0014 02D1     		bne	.L192
 4448              		.loc 1 2096 5 is_stmt 0 discriminator 1
 4449 0016 6FF00103 		mvn	r3, #1
 4450 001a 60E0     		b	.L193
 4451              	.L192:
 4452              		.loc 1 2096 5 discriminator 2
 4453 001c 7B68     		ldr	r3, [r7, #4]
 4454 001e 0122     		movs	r2, #1
 4455 0020 83F85620 		strb	r2, [r3, #86]
2097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler reset */
2098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = NULL;
 4456              		.loc 1 2098 50 is_stmt 1 discriminator 2
 4457 0024 7B68     		ldr	r3, [r7, #4]
 4458 0026 0022     		movs	r2, #0
 4459 0028 1A61     		str	r2, [r3, #16]
2099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 4460              		.loc 1 2099 5 discriminator 2
 4461 002a 7B88     		ldrh	r3, [r7, #2]
 4462 002c 032B     		cmp	r3, #3
 4463 002e 3FD8     		bhi	.L194
 4464 0030 01A2     		adr	r2, .L196
 4465 0032 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4466 0036 00BF     		.p2align 2
 4467              	.L196:
 4468 0038 49000000 		.word	.L199+1
 4469 003c 63000000 		.word	.L198+1
 4470 0040 7D000000 		.word	.L197+1
 4471 0044 97000000 		.word	.L195+1
 4472              		.p2align 1
 4473              	.L199:
2100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 4474              		.loc 1 2102 9
 4475 0048 7B68     		ldr	r3, [r7, #4]
 4476 004a 1B68     		ldr	r3, [r3]
 4477 004c 0221     		movs	r1, #2
 4478 004e 1846     		mov	r0, r3
 4479 0050 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER compare 0 interrupt */
2104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 4480              		.loc 1 2104 9
 4481 0054 7B68     		ldr	r3, [r7, #4]
 4482 0056 1B68     		ldr	r3, [r3]
 4483 0058 0221     		movs	r1, #2
 4484 005a 1846     		mov	r0, r3
 4485 005c FFF7FEFF 		bl	hals_timer_interrupt_disable
2105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4486              		.loc 1 2105 9
 4487 0060 29E0     		b	.L200
 4488              	.L198:
2106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 4489              		.loc 1 2109 9
 4490 0062 7B68     		ldr	r3, [r7, #4]
 4491 0064 1B68     		ldr	r3, [r3]
 4492 0066 0421     		movs	r1, #4
 4493 0068 1846     		mov	r0, r3
 4494 006a FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER compare 1 interrupt */
2111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 4495              		.loc 1 2111 9
 4496 006e 7B68     		ldr	r3, [r7, #4]
 4497 0070 1B68     		ldr	r3, [r3]
 4498 0072 0421     		movs	r1, #4
 4499 0074 1846     		mov	r0, r3
 4500 0076 FFF7FEFF 		bl	hals_timer_interrupt_disable
2112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4501              		.loc 1 2112 9
 4502 007a 1CE0     		b	.L200
 4503              	.L197:
2113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
2115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH2);
 4504              		.loc 1 2116 9
 4505 007c 7B68     		ldr	r3, [r7, #4]
 4506 007e 1B68     		ldr	r3, [r3]
 4507 0080 0821     		movs	r1, #8
 4508 0082 1846     		mov	r0, r3
 4509 0084 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER compare 2 interrupt */
2118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH2);
 4510              		.loc 1 2118 9
 4511 0088 7B68     		ldr	r3, [r7, #4]
 4512 008a 1B68     		ldr	r3, [r3]
 4513 008c 0821     		movs	r1, #8
 4514 008e 1846     		mov	r0, r3
 4515 0090 FFF7FEFF 		bl	hals_timer_interrupt_disable
2119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4516              		.loc 1 2119 9
 4517 0094 0FE0     		b	.L200
 4518              	.L195:
2120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
2122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH3);
 4519              		.loc 1 2123 9
 4520 0096 7B68     		ldr	r3, [r7, #4]
 4521 0098 1B68     		ldr	r3, [r3]
 4522 009a 1021     		movs	r1, #16
 4523 009c 1846     		mov	r0, r3
 4524 009e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER compare 3 interrupt */
2125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH3);
 4525              		.loc 1 2125 9
 4526 00a2 7B68     		ldr	r3, [r7, #4]
 4527 00a4 1B68     		ldr	r3, [r3]
 4528 00a6 1021     		movs	r1, #16
 4529 00a8 1846     		mov	r0, r3
 4530 00aa FFF7FEFF 		bl	hals_timer_interrupt_disable
2126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4531              		.loc 1 2126 9
 4532 00ae 02E0     		b	.L200
 4533              	.L194:
2127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
2129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 4534              		.loc 1 2129 16
 4535 00b0 6FF00503 		mvn	r3, #5
 4536 00b4 13E0     		b	.L193
 4537              	.L200:
2130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_DISABLE);
 4538              		.loc 1 2133 5
 4539 00b6 7B68     		ldr	r3, [r7, #4]
 4540 00b8 1B68     		ldr	r3, [r3]
 4541 00ba 7988     		ldrh	r1, [r7, #2]
 4542 00bc 0022     		movs	r2, #0
 4543 00be 1846     		mov	r0, r3
 4544 00c0 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 4545              		.loc 1 2135 5
 4546 00c4 0021     		movs	r1, #0
 4547 00c6 7868     		ldr	r0, [r7, #4]
 4548 00c8 FFF7FEFF 		bl	_timer_primary_output_config
2136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
2137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 4549              		.loc 1 2137 15
 4550 00cc 7868     		ldr	r0, [r7, #4]
 4551 00ce FFF7FEFF 		bl	_timer_disable
 4552 00d2 F860     		str	r0, [r7, #12]
2138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 4553              		.loc 1 2140 5
 4554 00d4 7B68     		ldr	r3, [r7, #4]
 4555 00d6 0022     		movs	r2, #0
 4556 00d8 83F85620 		strb	r2, [r3, #86]
2141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 4557              		.loc 1 2141 12
 4558 00dc FB68     		ldr	r3, [r7, #12]
 4559              	.L193:
2142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 4560              		.loc 1 2142 1
 4561 00de 1846     		mov	r0, r3
 4562 00e0 1037     		adds	r7, r7, #16
 4563              		.cfi_def_cfa_offset 8
 4564 00e2 BD46     		mov	sp, r7
 4565              		.cfi_def_cfa_register 13
 4566              		@ sp needed
 4567 00e4 80BD     		pop	{r7, pc}
 4568              		.cfi_endproc
 4569              	.LFE147:
 4571 00e6 00BF     		.section	.text.hal_timer_output_compare_start_dma,"ax",%progbits
 4572              		.align	1
 4573              		.global	hal_timer_output_compare_start_dma
 4574              		.syntax unified
 4575              		.thumb
 4576              		.thumb_func
 4577              		.fpu softvfp
 4579              	hal_timer_output_compare_start_dma:
 4580              	.LFB148:
2143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER output compare mode and channel DMA request
2146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,14..16)), TIMER1 just for GD32F330 and GD
2152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
2153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
2154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
2155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA callback function pointer structure
2156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
2157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
2158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
2159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
2160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
2161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  mem_addr: TIMER DMA transfer memory address
2162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma_length: TIMER DMA transfer count, 0~65535
2163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
2165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_start_dma(hal_timer_dev_struct *timer_dev, uint16_t channel, hal_t
2167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 4581              		.loc 1 2167 1
 4582              		.cfi_startproc
 4583              		@ args = 4, pretend = 0, frame = 16
 4584              		@ frame_needed = 1, uses_anonymous_args = 0
 4585 0000 90B5     		push	{r4, r7, lr}
 4586              		.cfi_def_cfa_offset 12
 4587              		.cfi_offset 4, -12
 4588              		.cfi_offset 7, -8
 4589              		.cfi_offset 14, -4
 4590 0002 87B0     		sub	sp, sp, #28
 4591              		.cfi_def_cfa_offset 40
 4592 0004 02AF     		add	r7, sp, #8
 4593              		.cfi_def_cfa 7, 32
 4594 0006 F860     		str	r0, [r7, #12]
 4595 0008 7A60     		str	r2, [r7, #4]
 4596 000a 3B60     		str	r3, [r7]
 4597 000c 0B46     		mov	r3, r1	@ movhi
 4598 000e 7B81     		strh	r3, [r7, #10]	@ movhi
2168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 4599              		.loc 1 2177 5
 4600 0010 FB68     		ldr	r3, [r7, #12]
 4601 0012 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 4602 0016 012B     		cmp	r3, #1
 4603 0018 02D1     		bne	.L202
 4604              		.loc 1 2177 5 is_stmt 0 discriminator 1
 4605 001a 6FF00103 		mvn	r3, #1
 4606 001e B1E0     		b	.L203
 4607              	.L202:
 4608              		.loc 1 2177 5 discriminator 2
 4609 0020 FB68     		ldr	r3, [r7, #12]
 4610 0022 0122     		movs	r2, #1
 4611 0024 83F85620 		strb	r2, [r3, #86]
2178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.channelx_compare_dma_full_transcom_handle = dmacb->channelx_compare_dma_fu
 4612              		.loc 1 2178 75 is_stmt 1 discriminator 2
 4613 0028 7B68     		ldr	r3, [r7, #4]
 4614 002a 9A68     		ldr	r2, [r3, #8]
 4615              		.loc 1 2178 68 discriminator 2
 4616 002c FB68     		ldr	r3, [r7, #12]
 4617 002e 5A64     		str	r2, [r3, #68]
2179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.error_handle = dmacb->error_handle;
 4618              		.loc 1 2179 46 discriminator 2
 4619 0030 7B68     		ldr	r3, [r7, #4]
 4620 0032 5A69     		ldr	r2, [r3, #20]
 4621              		.loc 1 2179 39 discriminator 2
 4622 0034 FB68     		ldr	r3, [r7, #12]
 4623 0036 1A65     		str	r2, [r3, #80]
2180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 4624              		.loc 1 2181 5 discriminator 2
 4625 0038 7B89     		ldrh	r3, [r7, #10]
 4626 003a 032B     		cmp	r3, #3
 4627 003c 00F28C80 		bhi	.L204
 4628 0040 01A2     		adr	r2, .L206
 4629 0042 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4630 0046 00BF     		.p2align 2
 4631              	.L206:
 4632 0048 59000000 		.word	.L209+1
 4633 004c 99000000 		.word	.L208+1
 4634 0050 D9000000 		.word	.L207+1
 4635 0054 19010000 		.word	.L205+1
 4636              		.p2align 1
 4637              	.L209:
2182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.full_finish_handle = _channelx_compare_dm
 4638              		.loc 1 2183 31
 4639 0058 FB68     		ldr	r3, [r7, #12]
 4640 005a 5B6A     		ldr	r3, [r3, #36]
 4641              		.loc 1 2183 78
 4642 005c 4B4A     		ldr	r2, .L211
 4643 005e DA60     		str	r2, [r3, #12]
2184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.half_finish_handle = NULL;
 4644              		.loc 1 2184 31
 4645 0060 FB68     		ldr	r3, [r7, #12]
 4646 0062 5B6A     		ldr	r3, [r3, #36]
 4647              		.loc 1 2184 78
 4648 0064 0022     		movs	r2, #0
 4649 0066 9A60     		str	r2, [r3, #8]
2185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.error_handle = _timer_dma_error;
 4650              		.loc 1 2185 31
 4651 0068 FB68     		ldr	r3, [r7, #12]
 4652 006a 5B6A     		ldr	r3, [r3, #36]
 4653              		.loc 1 2185 72
 4654 006c 484A     		ldr	r2, .L211+4
 4655 006e 5A60     		str	r2, [r3, #4]
2186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the DMA CH0 interrupt */
2187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0], (uint32_t)mem_addr, TIMER
 4656              		.loc 1 2187 9
 4657 0070 FB68     		ldr	r3, [r7, #12]
 4658 0072 586A     		ldr	r0, [r3, #36]
 4659 0074 3968     		ldr	r1, [r7]
 4660              		.loc 1 2187 95
 4661 0076 FB68     		ldr	r3, [r7, #12]
 4662 0078 1B68     		ldr	r3, [r3]
 4663              		.loc 1 2187 9
 4664 007a 03F13402 		add	r2, r3, #52
 4665 007e 3B8C     		ldrh	r3, [r7, #32]
 4666 0080 0024     		movs	r4, #0
 4667 0082 0094     		str	r4, [sp]
 4668 0084 FFF7FEFF 		bl	hal_dma_start_interrupt
2188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH0D);
 4669              		.loc 1 2188 9
 4670 0088 FB68     		ldr	r3, [r7, #12]
 4671 008a 1B68     		ldr	r3, [r3]
 4672 008c 4FF40071 		mov	r1, #512
 4673 0090 1846     		mov	r0, r3
 4674 0092 FFF7FEFF 		bl	hals_timer_dma_enable
2189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4675              		.loc 1 2189 9
 4676 0096 62E0     		b	.L210
 4677              	.L208:
2190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.full_finish_handle = _channelx_compare_dm
 4678              		.loc 1 2192 31
 4679 0098 FB68     		ldr	r3, [r7, #12]
 4680 009a 9B6A     		ldr	r3, [r3, #40]
 4681              		.loc 1 2192 78
 4682 009c 3B4A     		ldr	r2, .L211
 4683 009e DA60     		str	r2, [r3, #12]
2193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.half_finish_handle = NULL;
 4684              		.loc 1 2193 31
 4685 00a0 FB68     		ldr	r3, [r7, #12]
 4686 00a2 9B6A     		ldr	r3, [r3, #40]
 4687              		.loc 1 2193 78
 4688 00a4 0022     		movs	r2, #0
 4689 00a6 9A60     		str	r2, [r3, #8]
2194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.error_handle = _timer_dma_error;
 4690              		.loc 1 2194 31
 4691 00a8 FB68     		ldr	r3, [r7, #12]
 4692 00aa 9B6A     		ldr	r3, [r3, #40]
 4693              		.loc 1 2194 72
 4694 00ac 384A     		ldr	r2, .L211+4
 4695 00ae 5A60     		str	r2, [r3, #4]
2195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the DMA CH1 interrupt */
2196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1], (uint32_t)mem_addr, TIMER
 4696              		.loc 1 2196 9
 4697 00b0 FB68     		ldr	r3, [r7, #12]
 4698 00b2 986A     		ldr	r0, [r3, #40]
 4699 00b4 3968     		ldr	r1, [r7]
 4700              		.loc 1 2196 95
 4701 00b6 FB68     		ldr	r3, [r7, #12]
 4702 00b8 1B68     		ldr	r3, [r3]
 4703              		.loc 1 2196 9
 4704 00ba 03F13802 		add	r2, r3, #56
 4705 00be 3B8C     		ldrh	r3, [r7, #32]
 4706 00c0 0024     		movs	r4, #0
 4707 00c2 0094     		str	r4, [sp]
 4708 00c4 FFF7FEFF 		bl	hal_dma_start_interrupt
2197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH1D);
 4709              		.loc 1 2197 9
 4710 00c8 FB68     		ldr	r3, [r7, #12]
 4711 00ca 1B68     		ldr	r3, [r3]
 4712 00cc 4FF48061 		mov	r1, #1024
 4713 00d0 1846     		mov	r0, r3
 4714 00d2 FFF7FEFF 		bl	hals_timer_dma_enable
2198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4715              		.loc 1 2198 9
 4716 00d6 42E0     		b	.L210
 4717              	.L207:
2199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
2201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.full_finish_handle = _channelx_compare_dm
 4718              		.loc 1 2201 31
 4719 00d8 FB68     		ldr	r3, [r7, #12]
 4720 00da DB6A     		ldr	r3, [r3, #44]
 4721              		.loc 1 2201 78
 4722 00dc 2B4A     		ldr	r2, .L211
 4723 00de DA60     		str	r2, [r3, #12]
2202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.half_finish_handle = NULL;
 4724              		.loc 1 2202 31
 4725 00e0 FB68     		ldr	r3, [r7, #12]
 4726 00e2 DB6A     		ldr	r3, [r3, #44]
 4727              		.loc 1 2202 78
 4728 00e4 0022     		movs	r2, #0
 4729 00e6 9A60     		str	r2, [r3, #8]
2203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.error_handle = _timer_dma_error;
 4730              		.loc 1 2203 31
 4731 00e8 FB68     		ldr	r3, [r7, #12]
 4732 00ea DB6A     		ldr	r3, [r3, #44]
 4733              		.loc 1 2203 72
 4734 00ec 284A     		ldr	r2, .L211+4
 4735 00ee 5A60     		str	r2, [r3, #4]
2204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the DMA CH2 interrupt */
2205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2], (uint32_t)mem_addr, TIMER
 4736              		.loc 1 2205 9
 4737 00f0 FB68     		ldr	r3, [r7, #12]
 4738 00f2 D86A     		ldr	r0, [r3, #44]
 4739 00f4 3968     		ldr	r1, [r7]
 4740              		.loc 1 2205 95
 4741 00f6 FB68     		ldr	r3, [r7, #12]
 4742 00f8 1B68     		ldr	r3, [r3]
 4743              		.loc 1 2205 9
 4744 00fa 03F13C02 		add	r2, r3, #60
 4745 00fe 3B8C     		ldrh	r3, [r7, #32]
 4746 0100 0024     		movs	r4, #0
 4747 0102 0094     		str	r4, [sp]
 4748 0104 FFF7FEFF 		bl	hal_dma_start_interrupt
2206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH2D);
 4749              		.loc 1 2206 9
 4750 0108 FB68     		ldr	r3, [r7, #12]
 4751 010a 1B68     		ldr	r3, [r3]
 4752 010c 4FF40061 		mov	r1, #2048
 4753 0110 1846     		mov	r0, r3
 4754 0112 FFF7FEFF 		bl	hals_timer_dma_enable
2207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4755              		.loc 1 2207 9
 4756 0116 22E0     		b	.L210
 4757              	.L205:
2208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
2210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.full_finish_handle = _channelx_compare_dm
 4758              		.loc 1 2210 31
 4759 0118 FB68     		ldr	r3, [r7, #12]
 4760 011a 1B6B     		ldr	r3, [r3, #48]
 4761              		.loc 1 2210 78
 4762 011c 1B4A     		ldr	r2, .L211
 4763 011e DA60     		str	r2, [r3, #12]
2211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.half_finish_handle = NULL;
 4764              		.loc 1 2211 31
 4765 0120 FB68     		ldr	r3, [r7, #12]
 4766 0122 1B6B     		ldr	r3, [r3, #48]
 4767              		.loc 1 2211 78
 4768 0124 0022     		movs	r2, #0
 4769 0126 9A60     		str	r2, [r3, #8]
2212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.error_handle = _timer_dma_error;
 4770              		.loc 1 2212 31
 4771 0128 FB68     		ldr	r3, [r7, #12]
 4772 012a 1B6B     		ldr	r3, [r3, #48]
 4773              		.loc 1 2212 72
 4774 012c 184A     		ldr	r2, .L211+4
 4775 012e 5A60     		str	r2, [r3, #4]
2213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the DMA CH3 interrupt */
2214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH3], (uint32_t)mem_addr, TIMER
 4776              		.loc 1 2214 9
 4777 0130 FB68     		ldr	r3, [r7, #12]
 4778 0132 186B     		ldr	r0, [r3, #48]
 4779 0134 3968     		ldr	r1, [r7]
 4780              		.loc 1 2214 95
 4781 0136 FB68     		ldr	r3, [r7, #12]
 4782 0138 1B68     		ldr	r3, [r3]
 4783              		.loc 1 2214 9
 4784 013a 03F14002 		add	r2, r3, #64
 4785 013e 3B8C     		ldrh	r3, [r7, #32]
 4786 0140 0024     		movs	r4, #0
 4787 0142 0094     		str	r4, [sp]
 4788 0144 FFF7FEFF 		bl	hal_dma_start_interrupt
2215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH3D);
 4789              		.loc 1 2215 9
 4790 0148 FB68     		ldr	r3, [r7, #12]
 4791 014a 1B68     		ldr	r3, [r3]
 4792 014c 4FF48051 		mov	r1, #4096
 4793 0150 1846     		mov	r0, r3
 4794 0152 FFF7FEFF 		bl	hals_timer_dma_enable
2216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4795              		.loc 1 2216 9
 4796 0156 02E0     		b	.L210
 4797              	.L204:
2217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
2220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 4798              		.loc 1 2220 16
 4799 0158 6FF00503 		mvn	r3, #5
 4800 015c 12E0     		b	.L203
 4801              	.L210:
2221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_ENABLE);
 4802              		.loc 1 2224 5
 4803 015e FB68     		ldr	r3, [r7, #12]
 4804 0160 1B68     		ldr	r3, [r3]
 4805 0162 7989     		ldrh	r1, [r7, #10]
 4806 0164 0122     		movs	r2, #1
 4807 0166 1846     		mov	r0, r3
 4808 0168 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 4809              		.loc 1 2226 5
 4810 016c 0121     		movs	r1, #1
 4811 016e F868     		ldr	r0, [r7, #12]
 4812 0170 FFF7FEFF 		bl	_timer_primary_output_config
2227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
2228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 4813              		.loc 1 2228 5
 4814 0174 F868     		ldr	r0, [r7, #12]
 4815 0176 FFF7FEFF 		bl	_timer_enable
2229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 4816              		.loc 1 2230 5
 4817 017a FB68     		ldr	r3, [r7, #12]
 4818 017c 0022     		movs	r2, #0
 4819 017e 83F85620 		strb	r2, [r3, #86]
2231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 4820              		.loc 1 2232 12
 4821 0182 0023     		movs	r3, #0
 4822              	.L203:
2233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 4823              		.loc 1 2233 1
 4824 0184 1846     		mov	r0, r3
 4825 0186 1437     		adds	r7, r7, #20
 4826              		.cfi_def_cfa_offset 12
 4827 0188 BD46     		mov	sp, r7
 4828              		.cfi_def_cfa_register 13
 4829              		@ sp needed
 4830 018a 90BD     		pop	{r4, r7, pc}
 4831              	.L212:
 4832              		.align	2
 4833              	.L211:
 4834 018c 00000000 		.word	_channelx_compare_dma_full_transfer_complete
 4835 0190 00000000 		.word	_timer_dma_error
 4836              		.cfi_endproc
 4837              	.LFE148:
 4839              		.section	.text.hal_timer_output_compare_stop_dma,"ax",%progbits
 4840              		.align	1
 4841              		.global	hal_timer_output_compare_stop_dma
 4842              		.syntax unified
 4843              		.thumb
 4844              		.thumb_func
 4845              		.fpu softvfp
 4847              	hal_timer_output_compare_stop_dma:
 4848              	.LFB149:
2234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER channel output compare mode and channel DMA request
2237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,14..16)), TIMER1 just for GD32F330 and GD
2243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
2244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
2245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
2246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_NO_SUPPORT, HAL_ERR
2248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_stop_dma(hal_timer_dev_struct *timer_dev, uint16_t channel)
2250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 4849              		.loc 1 2250 1
 4850              		.cfi_startproc
 4851              		@ args = 0, pretend = 0, frame = 16
 4852              		@ frame_needed = 1, uses_anonymous_args = 0
 4853 0000 80B5     		push	{r7, lr}
 4854              		.cfi_def_cfa_offset 8
 4855              		.cfi_offset 7, -8
 4856              		.cfi_offset 14, -4
 4857 0002 84B0     		sub	sp, sp, #16
 4858              		.cfi_def_cfa_offset 24
 4859 0004 00AF     		add	r7, sp, #0
 4860              		.cfi_def_cfa_register 7
 4861 0006 7860     		str	r0, [r7, #4]
 4862 0008 0B46     		mov	r3, r1
 4863 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
2252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 4864              		.loc 1 2261 5
 4865 000c 7B68     		ldr	r3, [r7, #4]
 4866 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 4867 0012 012B     		cmp	r3, #1
 4868 0014 02D1     		bne	.L214
 4869              		.loc 1 2261 5 is_stmt 0 discriminator 1
 4870 0016 6FF00103 		mvn	r3, #1
 4871 001a 5CE0     		b	.L215
 4872              	.L214:
 4873              		.loc 1 2261 5 discriminator 2
 4874 001c 7B68     		ldr	r3, [r7, #4]
 4875 001e 0122     		movs	r2, #1
 4876 0020 83F85620 		strb	r2, [r3, #86]
2262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 4877              		.loc 1 2262 5 is_stmt 1 discriminator 2
 4878 0024 7B88     		ldrh	r3, [r7, #2]
 4879 0026 032B     		cmp	r3, #3
 4880 0028 3ED8     		bhi	.L216
 4881 002a 01A2     		adr	r2, .L218
 4882 002c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4883              		.p2align 2
 4884              	.L218:
 4885 0030 41000000 		.word	.L221+1
 4886 0034 5B000000 		.word	.L220+1
 4887 0038 75000000 		.word	.L219+1
 4888 003c 8F000000 		.word	.L217+1
 4889              		.p2align 1
 4890              	.L221:
2263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
2265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH0D);
 4891              		.loc 1 2265 9
 4892 0040 7B68     		ldr	r3, [r7, #4]
 4893 0042 1B68     		ldr	r3, [r3]
 4894 0044 4FF40071 		mov	r1, #512
 4895 0048 1846     		mov	r0, r3
 4896 004a FFF7FEFF 		bl	hals_timer_dma_disable
2266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]);
 4897              		.loc 1 2266 9
 4898 004e 7B68     		ldr	r3, [r7, #4]
 4899 0050 5B6A     		ldr	r3, [r3, #36]
 4900 0052 1846     		mov	r0, r3
 4901 0054 FFF7FEFF 		bl	hal_dma_stop
2267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4902              		.loc 1 2267 9
 4903 0058 29E0     		b	.L222
 4904              	.L220:
2268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
2271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH1D);
 4905              		.loc 1 2271 9
 4906 005a 7B68     		ldr	r3, [r7, #4]
 4907 005c 1B68     		ldr	r3, [r3]
 4908 005e 4FF48061 		mov	r1, #1024
 4909 0062 1846     		mov	r0, r3
 4910 0064 FFF7FEFF 		bl	hals_timer_dma_disable
2272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]);
 4911              		.loc 1 2272 9
 4912 0068 7B68     		ldr	r3, [r7, #4]
 4913 006a 9B6A     		ldr	r3, [r3, #40]
 4914 006c 1846     		mov	r0, r3
 4915 006e FFF7FEFF 		bl	hal_dma_stop
2273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4916              		.loc 1 2273 9
 4917 0072 1CE0     		b	.L222
 4918              	.L219:
2274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
2276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
2277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH2D);
 4919              		.loc 1 2277 9
 4920 0074 7B68     		ldr	r3, [r7, #4]
 4921 0076 1B68     		ldr	r3, [r3]
 4922 0078 4FF40061 		mov	r1, #2048
 4923 007c 1846     		mov	r0, r3
 4924 007e FFF7FEFF 		bl	hals_timer_dma_disable
2278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]);
 4925              		.loc 1 2278 9
 4926 0082 7B68     		ldr	r3, [r7, #4]
 4927 0084 DB6A     		ldr	r3, [r3, #44]
 4928 0086 1846     		mov	r0, r3
 4929 0088 FFF7FEFF 		bl	hal_dma_stop
2279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4930              		.loc 1 2279 9
 4931 008c 0FE0     		b	.L222
 4932              	.L217:
2280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
2282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
2283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH3D);
 4933              		.loc 1 2283 9
 4934 008e 7B68     		ldr	r3, [r7, #4]
 4935 0090 1B68     		ldr	r3, [r3]
 4936 0092 4FF48051 		mov	r1, #4096
 4937 0096 1846     		mov	r0, r3
 4938 0098 FFF7FEFF 		bl	hals_timer_dma_disable
2284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]);
 4939              		.loc 1 2284 9
 4940 009c 7B68     		ldr	r3, [r7, #4]
 4941 009e 1B6B     		ldr	r3, [r3, #48]
 4942 00a0 1846     		mov	r0, r3
 4943 00a2 FFF7FEFF 		bl	hal_dma_stop
2285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 4944              		.loc 1 2285 9
 4945 00a6 02E0     		b	.L222
 4946              	.L216:
2286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
2288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 4947              		.loc 1 2288 16
 4948 00a8 6FF00503 		mvn	r3, #5
 4949 00ac 13E0     		b	.L215
 4950              	.L222:
2289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, channel, TIMER_CCX_DISABLE);
 4951              		.loc 1 2292 5
 4952 00ae 7B68     		ldr	r3, [r7, #4]
 4953 00b0 1B68     		ldr	r3, [r3]
 4954 00b2 7988     		ldrh	r1, [r7, #2]
 4955 00b4 0022     		movs	r2, #0
 4956 00b6 1846     		mov	r0, r3
 4957 00b8 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 4958              		.loc 1 2294 5
 4959 00bc 0021     		movs	r1, #0
 4960 00be 7868     		ldr	r0, [r7, #4]
 4961 00c0 FFF7FEFF 		bl	_timer_primary_output_config
2295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
2296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 4962              		.loc 1 2296 15
 4963 00c4 7868     		ldr	r0, [r7, #4]
 4964 00c6 FFF7FEFF 		bl	_timer_disable
 4965 00ca F860     		str	r0, [r7, #12]
2297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 4966              		.loc 1 2299 5
 4967 00cc 7B68     		ldr	r3, [r7, #4]
 4968 00ce 0022     		movs	r2, #0
 4969 00d0 83F85620 		strb	r2, [r3, #86]
2300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 4970              		.loc 1 2300 12
 4971 00d4 FB68     		ldr	r3, [r7, #12]
 4972              	.L215:
2301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 4973              		.loc 1 2301 1
 4974 00d6 1846     		mov	r0, r3
 4975 00d8 1037     		adds	r7, r7, #16
 4976              		.cfi_def_cfa_offset 8
 4977 00da BD46     		mov	sp, r7
 4978              		.cfi_def_cfa_register 13
 4979              		@ sp needed
 4980 00dc 80BD     		pop	{r7, pc}
 4981              		.cfi_endproc
 4982              	.LFE149:
 4984 00de 00BF     		.section	.text.hal_timer_output_compare_complementary_channel_start,"ax",%progbits
 4985              		.align	1
 4986              		.global	hal_timer_output_compare_complementary_channel_start
 4987              		.syntax unified
 4988              		.thumb
 4989              		.thumb_func
 4990              		.fpu softvfp
 4992              	hal_timer_output_compare_complementary_channel_start:
 4993              	.LFB150:
2302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER complementary channel output compare mode
2305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
2311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
2312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
2313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
2315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_complementary_channel_start(hal_timer_dev_struct *timer_dev, uint1
2317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 4994              		.loc 1 2317 1
 4995              		.cfi_startproc
 4996              		@ args = 0, pretend = 0, frame = 8
 4997              		@ frame_needed = 1, uses_anonymous_args = 0
 4998 0000 80B5     		push	{r7, lr}
 4999              		.cfi_def_cfa_offset 8
 5000              		.cfi_offset 7, -8
 5001              		.cfi_offset 14, -4
 5002 0002 82B0     		sub	sp, sp, #8
 5003              		.cfi_def_cfa_offset 16
 5004 0004 00AF     		add	r7, sp, #0
 5005              		.cfi_def_cfa_register 7
 5006 0006 7860     		str	r0, [r7, #4]
 5007 0008 0B46     		mov	r3, r1
 5008 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 5009              		.loc 1 2327 5
 5010 000c 7B68     		ldr	r3, [r7, #4]
 5011 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 5012 0012 012B     		cmp	r3, #1
 5013 0014 02D1     		bne	.L224
 5014              		.loc 1 2327 5 is_stmt 0 discriminator 1
 5015 0016 6FF00103 		mvn	r3, #1
 5016 001a 16E0     		b	.L225
 5017              	.L224:
 5018              		.loc 1 2327 5 discriminator 2
 5019 001c 7B68     		ldr	r3, [r7, #4]
 5020 001e 0122     		movs	r2, #1
 5021 0020 83F85620 		strb	r2, [r3, #86]
2328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel complementary output enable state */
2329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_complementary_output_state_config(timer_dev->periph, channel, TIMER_CCXN_ENA
 5022              		.loc 1 2329 5 is_stmt 1 discriminator 2
 5023 0024 7B68     		ldr	r3, [r7, #4]
 5024 0026 1B68     		ldr	r3, [r3]
 5025 0028 7988     		ldrh	r1, [r7, #2]
 5026 002a 0422     		movs	r2, #4
 5027 002c 1846     		mov	r0, r3
 5028 002e FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
2330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 5029              		.loc 1 2331 5 discriminator 2
 5030 0032 0121     		movs	r1, #1
 5031 0034 7868     		ldr	r0, [r7, #4]
 5032 0036 FFF7FEFF 		bl	_timer_primary_output_config
2332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
2333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 5033              		.loc 1 2333 5 discriminator 2
 5034 003a 7868     		ldr	r0, [r7, #4]
 5035 003c FFF7FEFF 		bl	_timer_enable
2334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 5036              		.loc 1 2336 5 discriminator 2
 5037 0040 7B68     		ldr	r3, [r7, #4]
 5038 0042 0022     		movs	r2, #0
 5039 0044 83F85620 		strb	r2, [r3, #86]
2337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 5040              		.loc 1 2337 12 discriminator 2
 5041 0048 0023     		movs	r3, #0
 5042              	.L225:
2338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 5043              		.loc 1 2338 1
 5044 004a 1846     		mov	r0, r3
 5045 004c 0837     		adds	r7, r7, #8
 5046              		.cfi_def_cfa_offset 8
 5047 004e BD46     		mov	sp, r7
 5048              		.cfi_def_cfa_register 13
 5049              		@ sp needed
 5050 0050 80BD     		pop	{r7, pc}
 5051              		.cfi_endproc
 5052              	.LFE150:
 5054              		.section	.text.hal_timer_output_compare_complementary_channel_stop,"ax",%progbits
 5055              		.align	1
 5056              		.global	hal_timer_output_compare_complementary_channel_stop
 5057              		.syntax unified
 5058              		.thumb
 5059              		.thumb_func
 5060              		.fpu softvfp
 5062              	hal_timer_output_compare_complementary_channel_stop:
 5063              	.LFB151:
2339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER complementary channel output compare mode
2342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
2348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
2349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
2350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
2352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_complementary_channel_stop(hal_timer_dev_struct *timer_dev, uint16
2354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 5064              		.loc 1 2354 1
 5065              		.cfi_startproc
 5066              		@ args = 0, pretend = 0, frame = 16
 5067              		@ frame_needed = 1, uses_anonymous_args = 0
 5068 0000 80B5     		push	{r7, lr}
 5069              		.cfi_def_cfa_offset 8
 5070              		.cfi_offset 7, -8
 5071              		.cfi_offset 14, -4
 5072 0002 84B0     		sub	sp, sp, #16
 5073              		.cfi_def_cfa_offset 24
 5074 0004 00AF     		add	r7, sp, #0
 5075              		.cfi_def_cfa_register 7
 5076 0006 7860     		str	r0, [r7, #4]
 5077 0008 0B46     		mov	r3, r1
 5078 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
2356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 5079              		.loc 1 2365 5
 5080 000c 7B68     		ldr	r3, [r7, #4]
 5081 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 5082 0012 012B     		cmp	r3, #1
 5083 0014 02D1     		bne	.L227
 5084              		.loc 1 2365 5 is_stmt 0 discriminator 1
 5085 0016 6FF00103 		mvn	r3, #1
 5086 001a 17E0     		b	.L228
 5087              	.L227:
 5088              		.loc 1 2365 5 discriminator 2
 5089 001c 7B68     		ldr	r3, [r7, #4]
 5090 001e 0122     		movs	r2, #1
 5091 0020 83F85620 		strb	r2, [r3, #86]
2366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel complementary output enable state */
2367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_complementary_output_state_config(timer_dev->periph, channel, TIMER_CCXN_DIS
 5092              		.loc 1 2367 5 is_stmt 1 discriminator 2
 5093 0024 7B68     		ldr	r3, [r7, #4]
 5094 0026 1B68     		ldr	r3, [r3]
 5095 0028 7988     		ldrh	r1, [r7, #2]
 5096 002a 0022     		movs	r2, #0
 5097 002c 1846     		mov	r0, r3
 5098 002e FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
2368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 5099              		.loc 1 2369 5 discriminator 2
 5100 0032 0021     		movs	r1, #0
 5101 0034 7868     		ldr	r0, [r7, #4]
 5102 0036 FFF7FEFF 		bl	_timer_primary_output_config
2370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
2371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 5103              		.loc 1 2371 15 discriminator 2
 5104 003a 7868     		ldr	r0, [r7, #4]
 5105 003c FFF7FEFF 		bl	_timer_disable
 5106 0040 F860     		str	r0, [r7, #12]
2372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 5107              		.loc 1 2374 5 discriminator 2
 5108 0042 7B68     		ldr	r3, [r7, #4]
 5109 0044 0022     		movs	r2, #0
 5110 0046 83F85620 		strb	r2, [r3, #86]
2375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 5111              		.loc 1 2375 12 discriminator 2
 5112 004a FB68     		ldr	r3, [r7, #12]
 5113              	.L228:
2376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 5114              		.loc 1 2376 1
 5115 004c 1846     		mov	r0, r3
 5116 004e 1037     		adds	r7, r7, #16
 5117              		.cfi_def_cfa_offset 8
 5118 0050 BD46     		mov	sp, r7
 5119              		.cfi_def_cfa_register 13
 5120              		@ sp needed
 5121 0052 80BD     		pop	{r7, pc}
 5122              		.cfi_endproc
 5123              	.LFE151:
 5125              		.section	.text.hal_timer_output_compare_complementary_channel_start_interrupt,"ax",%progbits
 5126              		.align	1
 5127              		.global	hal_timer_output_compare_complementary_channel_start_interrupt
 5128              		.syntax unified
 5129              		.thumb
 5130              		.thumb_func
 5131              		.fpu softvfp
 5133              	hal_timer_output_compare_complementary_channel_start_interrupt:
 5134              	.LFB152:
2377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER complementary channel output compare mode and channel interrupt
2380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
2386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
2387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
2388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
2389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
2391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_complementary_channel_start_interrupt(hal_timer_dev_struct *timer_
2393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 5135              		.loc 1 2393 1
 5136              		.cfi_startproc
 5137              		@ args = 0, pretend = 0, frame = 16
 5138              		@ frame_needed = 1, uses_anonymous_args = 0
 5139 0000 80B5     		push	{r7, lr}
 5140              		.cfi_def_cfa_offset 8
 5141              		.cfi_offset 7, -8
 5142              		.cfi_offset 14, -4
 5143 0002 84B0     		sub	sp, sp, #16
 5144              		.cfi_def_cfa_offset 24
 5145 0004 00AF     		add	r7, sp, #0
 5146              		.cfi_def_cfa_register 7
 5147 0006 F860     		str	r0, [r7, #12]
 5148 0008 0B46     		mov	r3, r1
 5149 000a 7A60     		str	r2, [r7, #4]
 5150 000c 7B81     		strh	r3, [r7, #10]	@ movhi
2394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 5151              		.loc 1 2403 5
 5152 000e FB68     		ldr	r3, [r7, #12]
 5153 0010 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 5154 0014 012B     		cmp	r3, #1
 5155 0016 02D1     		bne	.L230
 5156              		.loc 1 2403 5 is_stmt 0 discriminator 1
 5157 0018 6FF00103 		mvn	r3, #1
 5158 001c 4EE0     		b	.L231
 5159              	.L230:
 5160              		.loc 1 2403 5 discriminator 2
 5161 001e FB68     		ldr	r3, [r7, #12]
 5162 0020 0122     		movs	r2, #1
 5163 0022 83F85620 		strb	r2, [r3, #86]
2404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
2405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = p_irq->channelx_compare_handle;
 5164              		.loc 1 2405 57 is_stmt 1 discriminator 2
 5165 0026 7B68     		ldr	r3, [r7, #4]
 5166 0028 9A68     		ldr	r2, [r3, #8]
 5167              		.loc 1 2405 50 discriminator 2
 5168 002a FB68     		ldr	r3, [r7, #12]
 5169 002c 1A61     		str	r2, [r3, #16]
2406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 5170              		.loc 1 2407 5 discriminator 2
 5171 002e 7B89     		ldrh	r3, [r7, #10]
 5172 0030 022B     		cmp	r3, #2
 5173 0032 20D0     		beq	.L232
 5174              		.loc 1 2407 5 is_stmt 0
 5175 0034 022B     		cmp	r3, #2
 5176 0036 2BDC     		bgt	.L233
 5177 0038 002B     		cmp	r3, #0
 5178 003a 02D0     		beq	.L234
 5179 003c 012B     		cmp	r3, #1
 5180 003e 0DD0     		beq	.L235
 5181 0040 26E0     		b	.L233
 5182              	.L234:
2408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 5183              		.loc 1 2410 9 is_stmt 1
 5184 0042 FB68     		ldr	r3, [r7, #12]
 5185 0044 1B68     		ldr	r3, [r3]
 5186 0046 0221     		movs	r1, #2
 5187 0048 1846     		mov	r0, r3
 5188 004a FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER compare 0 interrupt */
2412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 5189              		.loc 1 2412 9
 5190 004e FB68     		ldr	r3, [r7, #12]
 5191 0050 1B68     		ldr	r3, [r3]
 5192 0052 0221     		movs	r1, #2
 5193 0054 1846     		mov	r0, r3
 5194 0056 FFF7FEFF 		bl	hals_timer_interrupt_enable
2413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5195              		.loc 1 2413 9
 5196 005a 1CE0     		b	.L236
 5197              	.L235:
2414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 5198              		.loc 1 2417 9
 5199 005c FB68     		ldr	r3, [r7, #12]
 5200 005e 1B68     		ldr	r3, [r3]
 5201 0060 0421     		movs	r1, #4
 5202 0062 1846     		mov	r0, r3
 5203 0064 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER compare 1 interrupt */
2419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 5204              		.loc 1 2419 9
 5205 0068 FB68     		ldr	r3, [r7, #12]
 5206 006a 1B68     		ldr	r3, [r3]
 5207 006c 0421     		movs	r1, #4
 5208 006e 1846     		mov	r0, r3
 5209 0070 FFF7FEFF 		bl	hals_timer_interrupt_enable
2420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5210              		.loc 1 2420 9
 5211 0074 0FE0     		b	.L236
 5212              	.L232:
2421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
2423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH2);
 5213              		.loc 1 2424 9
 5214 0076 FB68     		ldr	r3, [r7, #12]
 5215 0078 1B68     		ldr	r3, [r3]
 5216 007a 0821     		movs	r1, #8
 5217 007c 1846     		mov	r0, r3
 5218 007e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER compare 2 interrupt */
2426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH2);
 5219              		.loc 1 2426 9
 5220 0082 FB68     		ldr	r3, [r7, #12]
 5221 0084 1B68     		ldr	r3, [r3]
 5222 0086 0821     		movs	r1, #8
 5223 0088 1846     		mov	r0, r3
 5224 008a FFF7FEFF 		bl	hals_timer_interrupt_enable
2427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5225              		.loc 1 2427 9
 5226 008e 02E0     		b	.L236
 5227              	.L233:
2428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
2431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 5228              		.loc 1 2431 16
 5229 0090 6FF00503 		mvn	r3, #5
 5230 0094 12E0     		b	.L231
 5231              	.L236:
2432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel complementary output enable state */
2435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_complementary_output_state_config(timer_dev->periph, channel, TIMER_CCXN_ENA
 5232              		.loc 1 2435 5
 5233 0096 FB68     		ldr	r3, [r7, #12]
 5234 0098 1B68     		ldr	r3, [r3]
 5235 009a 7989     		ldrh	r1, [r7, #10]
 5236 009c 0422     		movs	r2, #4
 5237 009e 1846     		mov	r0, r3
 5238 00a0 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
2436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 5239              		.loc 1 2437 5
 5240 00a4 0121     		movs	r1, #1
 5241 00a6 F868     		ldr	r0, [r7, #12]
 5242 00a8 FFF7FEFF 		bl	_timer_primary_output_config
2438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
2439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 5243              		.loc 1 2439 5
 5244 00ac F868     		ldr	r0, [r7, #12]
 5245 00ae FFF7FEFF 		bl	_timer_enable
2440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 5246              		.loc 1 2441 5
 5247 00b2 FB68     		ldr	r3, [r7, #12]
 5248 00b4 0022     		movs	r2, #0
 5249 00b6 83F85620 		strb	r2, [r3, #86]
2442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 5250              		.loc 1 2443 12
 5251 00ba 0023     		movs	r3, #0
 5252              	.L231:
2444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 5253              		.loc 1 2444 1
 5254 00bc 1846     		mov	r0, r3
 5255 00be 1037     		adds	r7, r7, #16
 5256              		.cfi_def_cfa_offset 8
 5257 00c0 BD46     		mov	sp, r7
 5258              		.cfi_def_cfa_register 13
 5259              		@ sp needed
 5260 00c2 80BD     		pop	{r7, pc}
 5261              		.cfi_endproc
 5262              	.LFE152:
 5264              		.section	.text.hal_timer_output_compare_complementary_channel_stop_interrupt,"ax",%progbits
 5265              		.align	1
 5266              		.global	hal_timer_output_compare_complementary_channel_stop_interrupt
 5267              		.syntax unified
 5268              		.thumb
 5269              		.thumb_func
 5270              		.fpu softvfp
 5272              	hal_timer_output_compare_complementary_channel_stop_interrupt:
 5273              	.LFB153:
2445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER complementary channel output compare mode and channel interrupt
2448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
2454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
2455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
2456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_NO_SUPPORT, HAL_ERR
2458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_complementary_channel_stop_interrupt(hal_timer_dev_struct *timer_d
2460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 5274              		.loc 1 2460 1
 5275              		.cfi_startproc
 5276              		@ args = 0, pretend = 0, frame = 16
 5277              		@ frame_needed = 1, uses_anonymous_args = 0
 5278 0000 80B5     		push	{r7, lr}
 5279              		.cfi_def_cfa_offset 8
 5280              		.cfi_offset 7, -8
 5281              		.cfi_offset 14, -4
 5282 0002 84B0     		sub	sp, sp, #16
 5283              		.cfi_def_cfa_offset 24
 5284 0004 00AF     		add	r7, sp, #0
 5285              		.cfi_def_cfa_register 7
 5286 0006 7860     		str	r0, [r7, #4]
 5287 0008 0B46     		mov	r3, r1
 5288 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
2462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 5289              		.loc 1 2471 5
 5290 000c 7B68     		ldr	r3, [r7, #4]
 5291 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 5292 0012 012B     		cmp	r3, #1
 5293 0014 02D1     		bne	.L238
 5294              		.loc 1 2471 5 is_stmt 0 discriminator 1
 5295 0016 6FF00103 		mvn	r3, #1
 5296 001a 5DE0     		b	.L239
 5297              	.L238:
 5298              		.loc 1 2471 5 discriminator 2
 5299 001c 7B68     		ldr	r3, [r7, #4]
 5300 001e 0122     		movs	r2, #1
 5301 0020 83F85620 		strb	r2, [r3, #86]
2472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler reset */
2473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = NULL;
 5302              		.loc 1 2473 50 is_stmt 1 discriminator 2
 5303 0024 7B68     		ldr	r3, [r7, #4]
 5304 0026 0022     		movs	r2, #0
 5305 0028 1A61     		str	r2, [r3, #16]
2474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 5306              		.loc 1 2474 5 discriminator 2
 5307 002a 7B88     		ldrh	r3, [r7, #2]
 5308 002c 022B     		cmp	r3, #2
 5309 002e 20D0     		beq	.L240
 5310              		.loc 1 2474 5 is_stmt 0
 5311 0030 022B     		cmp	r3, #2
 5312 0032 2BDC     		bgt	.L241
 5313 0034 002B     		cmp	r3, #0
 5314 0036 02D0     		beq	.L242
 5315 0038 012B     		cmp	r3, #1
 5316 003a 0DD0     		beq	.L243
 5317 003c 26E0     		b	.L241
 5318              	.L242:
2475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 5319              		.loc 1 2477 9 is_stmt 1
 5320 003e 7B68     		ldr	r3, [r7, #4]
 5321 0040 1B68     		ldr	r3, [r3]
 5322 0042 0221     		movs	r1, #2
 5323 0044 1846     		mov	r0, r3
 5324 0046 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER compare 0 interrupt */
2479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 5325              		.loc 1 2479 9
 5326 004a 7B68     		ldr	r3, [r7, #4]
 5327 004c 1B68     		ldr	r3, [r3]
 5328 004e 0221     		movs	r1, #2
 5329 0050 1846     		mov	r0, r3
 5330 0052 FFF7FEFF 		bl	hals_timer_interrupt_disable
2480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5331              		.loc 1 2480 9
 5332 0056 1CE0     		b	.L244
 5333              	.L243:
2481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 5334              		.loc 1 2484 9
 5335 0058 7B68     		ldr	r3, [r7, #4]
 5336 005a 1B68     		ldr	r3, [r3]
 5337 005c 0421     		movs	r1, #4
 5338 005e 1846     		mov	r0, r3
 5339 0060 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER compare 1 interrupt */
2486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 5340              		.loc 1 2486 9
 5341 0064 7B68     		ldr	r3, [r7, #4]
 5342 0066 1B68     		ldr	r3, [r3]
 5343 0068 0421     		movs	r1, #4
 5344 006a 1846     		mov	r0, r3
 5345 006c FFF7FEFF 		bl	hals_timer_interrupt_disable
2487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5346              		.loc 1 2487 9
 5347 0070 0FE0     		b	.L244
 5348              	.L240:
2488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
2490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
2491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH2);
 5349              		.loc 1 2491 9
 5350 0072 7B68     		ldr	r3, [r7, #4]
 5351 0074 1B68     		ldr	r3, [r3]
 5352 0076 0821     		movs	r1, #8
 5353 0078 1846     		mov	r0, r3
 5354 007a FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER compare 2 interrupt */
2493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH2);
 5355              		.loc 1 2493 9
 5356 007e 7B68     		ldr	r3, [r7, #4]
 5357 0080 1B68     		ldr	r3, [r3]
 5358 0082 0821     		movs	r1, #8
 5359 0084 1846     		mov	r0, r3
 5360 0086 FFF7FEFF 		bl	hals_timer_interrupt_disable
2494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5361              		.loc 1 2494 9
 5362 008a 02E0     		b	.L244
 5363              	.L241:
2495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
2498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 5364              		.loc 1 2498 16
 5365 008c 6FF00503 		mvn	r3, #5
 5366 0090 22E0     		b	.L239
 5367              	.L244:
2499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel complementary output enable state */
2502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_complementary_output_state_config(timer_dev->periph, channel, TIMER_CCXN_DIS
 5368              		.loc 1 2502 5
 5369 0092 7B68     		ldr	r3, [r7, #4]
 5370 0094 1B68     		ldr	r3, [r3]
 5371 0096 7988     		ldrh	r1, [r7, #2]
 5372 0098 0022     		movs	r2, #0
 5373 009a 1846     		mov	r0, r3
 5374 009c FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
2503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(RESET == (TIMER_CHCTL2(timer_dev->periph) & (TIMER_CHCTL2_CH0NEN | TIMER_CHCTL2_CH1NEN | TIM
 5375              		.loc 1 2503 18
 5376 00a0 7B68     		ldr	r3, [r7, #4]
 5377 00a2 1B68     		ldr	r3, [r3]
 5378 00a4 2033     		adds	r3, r3, #32
 5379 00a6 1A68     		ldr	r2, [r3]
 5380              		.loc 1 2503 50
 5381 00a8 40F24443 		movw	r3, #1092
 5382 00ac 1340     		ands	r3, r3, r2
 5383              		.loc 1 2503 7
 5384 00ae 002B     		cmp	r3, #0
 5385 00b0 05D1     		bne	.L245
2504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
2505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_BRK);
 5386              		.loc 1 2505 9
 5387 00b2 7B68     		ldr	r3, [r7, #4]
 5388 00b4 1B68     		ldr	r3, [r3]
 5389 00b6 8021     		movs	r1, #128
 5390 00b8 1846     		mov	r0, r3
 5391 00ba FFF7FEFF 		bl	hals_timer_interrupt_disable
 5392              	.L245:
2506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 5393              		.loc 1 2508 5
 5394 00be 0021     		movs	r1, #0
 5395 00c0 7868     		ldr	r0, [r7, #4]
 5396 00c2 FFF7FEFF 		bl	_timer_primary_output_config
2509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
2510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 5397              		.loc 1 2510 15
 5398 00c6 7868     		ldr	r0, [r7, #4]
 5399 00c8 FFF7FEFF 		bl	_timer_disable
 5400 00cc F860     		str	r0, [r7, #12]
2511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 5401              		.loc 1 2512 5
 5402 00ce 7B68     		ldr	r3, [r7, #4]
 5403 00d0 0022     		movs	r2, #0
 5404 00d2 83F85620 		strb	r2, [r3, #86]
2513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 5405              		.loc 1 2514 12
 5406 00d6 FB68     		ldr	r3, [r7, #12]
 5407              	.L239:
2515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 5408              		.loc 1 2515 1
 5409 00d8 1846     		mov	r0, r3
 5410 00da 1037     		adds	r7, r7, #16
 5411              		.cfi_def_cfa_offset 8
 5412 00dc BD46     		mov	sp, r7
 5413              		.cfi_def_cfa_register 13
 5414              		@ sp needed
 5415 00de 80BD     		pop	{r7, pc}
 5416              		.cfi_endproc
 5417              	.LFE153:
 5419              		.section	.text.hal_timer_output_compare_complementary_channel_start_dma,"ax",%progbits
 5420              		.align	1
 5421              		.global	hal_timer_output_compare_complementary_channel_start_dma
 5422              		.syntax unified
 5423              		.thumb
 5424              		.thumb_func
 5425              		.fpu softvfp
 5427              	hal_timer_output_compare_complementary_channel_start_dma:
 5428              	.LFB154:
2516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER complementary channel output compare mode and channel DMA request
2519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
2525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
2526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
2527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA callback function pointer struct
2528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
2529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
2530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
2531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
2532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
2533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   error_handle: TIMER DMA transfer error interrupt handler
2534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  mem_addr: TIMER DMA transfer memory address
2535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma_length: TIMER DMA transfer count, 0~65535
2536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
2538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_complementary_channel_start_dma(hal_timer_dev_struct *timer_dev, u
2540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 5429              		.loc 1 2540 1
 5430              		.cfi_startproc
 5431              		@ args = 4, pretend = 0, frame = 16
 5432              		@ frame_needed = 1, uses_anonymous_args = 0
 5433 0000 90B5     		push	{r4, r7, lr}
 5434              		.cfi_def_cfa_offset 12
 5435              		.cfi_offset 4, -12
 5436              		.cfi_offset 7, -8
 5437              		.cfi_offset 14, -4
 5438 0002 87B0     		sub	sp, sp, #28
 5439              		.cfi_def_cfa_offset 40
 5440 0004 02AF     		add	r7, sp, #8
 5441              		.cfi_def_cfa 7, 32
 5442 0006 F860     		str	r0, [r7, #12]
 5443 0008 7A60     		str	r2, [r7, #4]
 5444 000a 3B60     		str	r3, [r7]
 5445 000c 0B46     		mov	r3, r1	@ movhi
 5446 000e 7B81     		strh	r3, [r7, #10]	@ movhi
2541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 5447              		.loc 1 2550 5
 5448 0010 FB68     		ldr	r3, [r7, #12]
 5449 0012 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 5450 0016 012B     		cmp	r3, #1
 5451 0018 02D1     		bne	.L247
 5452              		.loc 1 2550 5 is_stmt 0 discriminator 1
 5453 001a 6FF00103 		mvn	r3, #1
 5454 001e 8BE0     		b	.L248
 5455              	.L247:
 5456              		.loc 1 2550 5 discriminator 2
 5457 0020 FB68     		ldr	r3, [r7, #12]
 5458 0022 0122     		movs	r2, #1
 5459 0024 83F85620 		strb	r2, [r3, #86]
2551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.channelx_compare_dma_full_transcom_handle = dmacb->channelx_compare_dma_fu
 5460              		.loc 1 2551 75 is_stmt 1 discriminator 2
 5461 0028 7B68     		ldr	r3, [r7, #4]
 5462 002a 9A68     		ldr	r2, [r3, #8]
 5463              		.loc 1 2551 68 discriminator 2
 5464 002c FB68     		ldr	r3, [r7, #12]
 5465 002e 5A64     		str	r2, [r3, #68]
2552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.error_handle = dmacb->error_handle;
 5466              		.loc 1 2552 46 discriminator 2
 5467 0030 7B68     		ldr	r3, [r7, #4]
 5468 0032 5A69     		ldr	r2, [r3, #20]
 5469              		.loc 1 2552 39 discriminator 2
 5470 0034 FB68     		ldr	r3, [r7, #12]
 5471 0036 1A65     		str	r2, [r3, #80]
2553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 5472              		.loc 1 2554 5 discriminator 2
 5473 0038 7B89     		ldrh	r3, [r7, #10]
 5474 003a 022B     		cmp	r3, #2
 5475 003c 46D0     		beq	.L249
 5476              		.loc 1 2554 5 is_stmt 0
 5477 003e 022B     		cmp	r3, #2
 5478 0040 64DC     		bgt	.L250
 5479 0042 002B     		cmp	r3, #0
 5480 0044 02D0     		beq	.L251
 5481 0046 012B     		cmp	r3, #1
 5482 0048 20D0     		beq	.L252
 5483 004a 5FE0     		b	.L250
 5484              	.L251:
2555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.full_finish_handle = _channelx_compare_dm
 5485              		.loc 1 2556 31 is_stmt 1
 5486 004c FB68     		ldr	r3, [r7, #12]
 5487 004e 5B6A     		ldr	r3, [r3, #36]
 5488              		.loc 1 2556 78
 5489 0050 3B4A     		ldr	r2, .L254
 5490 0052 DA60     		str	r2, [r3, #12]
2557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.half_finish_handle = NULL;
 5491              		.loc 1 2557 31
 5492 0054 FB68     		ldr	r3, [r7, #12]
 5493 0056 5B6A     		ldr	r3, [r3, #36]
 5494              		.loc 1 2557 78
 5495 0058 0022     		movs	r2, #0
 5496 005a 9A60     		str	r2, [r3, #8]
2558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.error_handle = _timer_dma_error;
 5497              		.loc 1 2558 31
 5498 005c FB68     		ldr	r3, [r7, #12]
 5499 005e 5B6A     		ldr	r3, [r3, #36]
 5500              		.loc 1 2558 72
 5501 0060 384A     		ldr	r2, .L254+4
 5502 0062 5A60     		str	r2, [r3, #4]
2559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the DMA CH0 interrupt */
2560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0], (uint32_t)mem_addr, TIMER
 5503              		.loc 1 2560 9
 5504 0064 FB68     		ldr	r3, [r7, #12]
 5505 0066 586A     		ldr	r0, [r3, #36]
 5506 0068 3968     		ldr	r1, [r7]
 5507              		.loc 1 2560 95
 5508 006a FB68     		ldr	r3, [r7, #12]
 5509 006c 1B68     		ldr	r3, [r3]
 5510              		.loc 1 2560 9
 5511 006e 03F13402 		add	r2, r3, #52
 5512 0072 3B8C     		ldrh	r3, [r7, #32]
 5513 0074 0024     		movs	r4, #0
 5514 0076 0094     		str	r4, [sp]
 5515 0078 FFF7FEFF 		bl	hal_dma_start_interrupt
2561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH0D);
 5516              		.loc 1 2561 9
 5517 007c FB68     		ldr	r3, [r7, #12]
 5518 007e 1B68     		ldr	r3, [r3]
 5519 0080 4FF40071 		mov	r1, #512
 5520 0084 1846     		mov	r0, r3
 5521 0086 FFF7FEFF 		bl	hals_timer_dma_enable
2562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5522              		.loc 1 2562 9
 5523 008a 42E0     		b	.L253
 5524              	.L252:
2563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.full_finish_handle = _channelx_compare_dm
 5525              		.loc 1 2565 31
 5526 008c FB68     		ldr	r3, [r7, #12]
 5527 008e 9B6A     		ldr	r3, [r3, #40]
 5528              		.loc 1 2565 78
 5529 0090 2B4A     		ldr	r2, .L254
 5530 0092 DA60     		str	r2, [r3, #12]
2566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.half_finish_handle = NULL;
 5531              		.loc 1 2566 31
 5532 0094 FB68     		ldr	r3, [r7, #12]
 5533 0096 9B6A     		ldr	r3, [r3, #40]
 5534              		.loc 1 2566 78
 5535 0098 0022     		movs	r2, #0
 5536 009a 9A60     		str	r2, [r3, #8]
2567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.error_handle = _timer_dma_error;
 5537              		.loc 1 2567 31
 5538 009c FB68     		ldr	r3, [r7, #12]
 5539 009e 9B6A     		ldr	r3, [r3, #40]
 5540              		.loc 1 2567 72
 5541 00a0 284A     		ldr	r2, .L254+4
 5542 00a2 5A60     		str	r2, [r3, #4]
2568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the DMA CH1 interrupt */
2569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1], (uint32_t)mem_addr, TIMER
 5543              		.loc 1 2569 9
 5544 00a4 FB68     		ldr	r3, [r7, #12]
 5545 00a6 986A     		ldr	r0, [r3, #40]
 5546 00a8 3968     		ldr	r1, [r7]
 5547              		.loc 1 2569 95
 5548 00aa FB68     		ldr	r3, [r7, #12]
 5549 00ac 1B68     		ldr	r3, [r3]
 5550              		.loc 1 2569 9
 5551 00ae 03F13802 		add	r2, r3, #56
 5552 00b2 3B8C     		ldrh	r3, [r7, #32]
 5553 00b4 0024     		movs	r4, #0
 5554 00b6 0094     		str	r4, [sp]
 5555 00b8 FFF7FEFF 		bl	hal_dma_start_interrupt
2570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH1D);
 5556              		.loc 1 2570 9
 5557 00bc FB68     		ldr	r3, [r7, #12]
 5558 00be 1B68     		ldr	r3, [r3]
 5559 00c0 4FF48061 		mov	r1, #1024
 5560 00c4 1846     		mov	r0, r3
 5561 00c6 FFF7FEFF 		bl	hals_timer_dma_enable
2571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5562              		.loc 1 2571 9
 5563 00ca 22E0     		b	.L253
 5564              	.L249:
2572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
2574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.full_finish_handle = _channelx_compare_dm
 5565              		.loc 1 2574 31
 5566 00cc FB68     		ldr	r3, [r7, #12]
 5567 00ce DB6A     		ldr	r3, [r3, #44]
 5568              		.loc 1 2574 78
 5569 00d0 1B4A     		ldr	r2, .L254
 5570 00d2 DA60     		str	r2, [r3, #12]
2575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.half_finish_handle = NULL;
 5571              		.loc 1 2575 31
 5572 00d4 FB68     		ldr	r3, [r7, #12]
 5573 00d6 DB6A     		ldr	r3, [r3, #44]
 5574              		.loc 1 2575 78
 5575 00d8 0022     		movs	r2, #0
 5576 00da 9A60     		str	r2, [r3, #8]
2576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.error_handle = _timer_dma_error;
 5577              		.loc 1 2576 31
 5578 00dc FB68     		ldr	r3, [r7, #12]
 5579 00de DB6A     		ldr	r3, [r3, #44]
 5580              		.loc 1 2576 72
 5581 00e0 184A     		ldr	r2, .L254+4
 5582 00e2 5A60     		str	r2, [r3, #4]
2577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the DMA CH2 interrupt */
2578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2], (uint32_t)mem_addr, TIMER
 5583              		.loc 1 2578 9
 5584 00e4 FB68     		ldr	r3, [r7, #12]
 5585 00e6 D86A     		ldr	r0, [r3, #44]
 5586 00e8 3968     		ldr	r1, [r7]
 5587              		.loc 1 2578 95
 5588 00ea FB68     		ldr	r3, [r7, #12]
 5589 00ec 1B68     		ldr	r3, [r3]
 5590              		.loc 1 2578 9
 5591 00ee 03F13C02 		add	r2, r3, #60
 5592 00f2 3B8C     		ldrh	r3, [r7, #32]
 5593 00f4 0024     		movs	r4, #0
 5594 00f6 0094     		str	r4, [sp]
 5595 00f8 FFF7FEFF 		bl	hal_dma_start_interrupt
2579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH2D);
 5596              		.loc 1 2579 9
 5597 00fc FB68     		ldr	r3, [r7, #12]
 5598 00fe 1B68     		ldr	r3, [r3]
 5599 0100 4FF40061 		mov	r1, #2048
 5600 0104 1846     		mov	r0, r3
 5601 0106 FFF7FEFF 		bl	hals_timer_dma_enable
2580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5602              		.loc 1 2580 9
 5603 010a 02E0     		b	.L253
 5604              	.L250:
2581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
2584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 5605              		.loc 1 2584 16
 5606 010c 6FF00503 		mvn	r3, #5
 5607 0110 12E0     		b	.L248
 5608              	.L253:
2585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_complementary_output_state_config(timer_dev->periph, channel, TIMER_CCXN_ENA
 5609              		.loc 1 2588 5
 5610 0112 FB68     		ldr	r3, [r7, #12]
 5611 0114 1B68     		ldr	r3, [r3]
 5612 0116 7989     		ldrh	r1, [r7, #10]
 5613 0118 0422     		movs	r2, #4
 5614 011a 1846     		mov	r0, r3
 5615 011c FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
2589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 5616              		.loc 1 2590 5
 5617 0120 0121     		movs	r1, #1
 5618 0122 F868     		ldr	r0, [r7, #12]
 5619 0124 FFF7FEFF 		bl	_timer_primary_output_config
2591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
2592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_enable(timer_dev);
 5620              		.loc 1 2592 5
 5621 0128 F868     		ldr	r0, [r7, #12]
 5622 012a FFF7FEFF 		bl	_timer_enable
2593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 5623              		.loc 1 2594 5
 5624 012e FB68     		ldr	r3, [r7, #12]
 5625 0130 0022     		movs	r2, #0
 5626 0132 83F85620 		strb	r2, [r3, #86]
2595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 5627              		.loc 1 2596 12
 5628 0136 0023     		movs	r3, #0
 5629              	.L248:
2597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 5630              		.loc 1 2597 1
 5631 0138 1846     		mov	r0, r3
 5632 013a 1437     		adds	r7, r7, #20
 5633              		.cfi_def_cfa_offset 12
 5634 013c BD46     		mov	sp, r7
 5635              		.cfi_def_cfa_register 13
 5636              		@ sp needed
 5637 013e 90BD     		pop	{r4, r7, pc}
 5638              	.L255:
 5639              		.align	2
 5640              	.L254:
 5641 0140 00000000 		.word	_channelx_compare_dma_full_transfer_complete
 5642 0144 00000000 		.word	_timer_dma_error
 5643              		.cfi_endproc
 5644              	.LFE154:
 5646              		.section	.text.hal_timer_output_compare_complementary_channel_stop_dma,"ax",%progbits
 5647              		.align	1
 5648              		.global	hal_timer_output_compare_complementary_channel_stop_dma
 5649              		.syntax unified
 5650              		.thumb
 5651              		.thumb_func
 5652              		.fpu softvfp
 5654              	hal_timer_output_compare_complementary_channel_stop_dma:
 5655              	.LFB155:
2598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER complementary channel output compare mode and channel DMA request
2601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
2605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
2607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
2608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
2609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, HAL_ERR
2611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_output_compare_complementary_channel_stop_dma(hal_timer_dev_struct *timer_dev, ui
2613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 5656              		.loc 1 2613 1
 5657              		.cfi_startproc
 5658              		@ args = 0, pretend = 0, frame = 16
 5659              		@ frame_needed = 1, uses_anonymous_args = 0
 5660 0000 80B5     		push	{r7, lr}
 5661              		.cfi_def_cfa_offset 8
 5662              		.cfi_offset 7, -8
 5663              		.cfi_offset 14, -4
 5664 0002 84B0     		sub	sp, sp, #16
 5665              		.cfi_def_cfa_offset 24
 5666 0004 00AF     		add	r7, sp, #0
 5667              		.cfi_def_cfa_register 7
 5668 0006 7860     		str	r0, [r7, #4]
 5669 0008 0B46     		mov	r3, r1
 5670 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
2615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 5671              		.loc 1 2624 5
 5672 000c 7B68     		ldr	r3, [r7, #4]
 5673 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 5674 0012 012B     		cmp	r3, #1
 5675 0014 02D1     		bne	.L257
 5676              		.loc 1 2624 5 is_stmt 0 discriminator 1
 5677 0016 6FF00103 		mvn	r3, #1
 5678 001a 4BE0     		b	.L258
 5679              	.L257:
 5680              		.loc 1 2624 5 discriminator 2
 5681 001c 7B68     		ldr	r3, [r7, #4]
 5682 001e 0122     		movs	r2, #1
 5683 0020 83F85620 		strb	r2, [r3, #86]
2625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 5684              		.loc 1 2625 5 is_stmt 1 discriminator 2
 5685 0024 7B88     		ldrh	r3, [r7, #2]
 5686 0026 022B     		cmp	r3, #2
 5687 0028 20D0     		beq	.L259
 5688              		.loc 1 2625 5 is_stmt 0
 5689 002a 022B     		cmp	r3, #2
 5690 002c 2BDC     		bgt	.L260
 5691 002e 002B     		cmp	r3, #0
 5692 0030 02D0     		beq	.L261
 5693 0032 012B     		cmp	r3, #1
 5694 0034 0DD0     		beq	.L262
 5695 0036 26E0     		b	.L260
 5696              	.L261:
2626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
2628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH0D);
 5697              		.loc 1 2628 9 is_stmt 1
 5698 0038 7B68     		ldr	r3, [r7, #4]
 5699 003a 1B68     		ldr	r3, [r3]
 5700 003c 4FF40071 		mov	r1, #512
 5701 0040 1846     		mov	r0, r3
 5702 0042 FFF7FEFF 		bl	hals_timer_dma_disable
2629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]);
 5703              		.loc 1 2629 9
 5704 0046 7B68     		ldr	r3, [r7, #4]
 5705 0048 5B6A     		ldr	r3, [r3, #36]
 5706 004a 1846     		mov	r0, r3
 5707 004c FFF7FEFF 		bl	hal_dma_stop
2630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5708              		.loc 1 2630 9
 5709 0050 1CE0     		b	.L263
 5710              	.L262:
2631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
2634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH1D);
 5711              		.loc 1 2634 9
 5712 0052 7B68     		ldr	r3, [r7, #4]
 5713 0054 1B68     		ldr	r3, [r3]
 5714 0056 4FF48061 		mov	r1, #1024
 5715 005a 1846     		mov	r0, r3
 5716 005c FFF7FEFF 		bl	hals_timer_dma_disable
2635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]);
 5717              		.loc 1 2635 9
 5718 0060 7B68     		ldr	r3, [r7, #4]
 5719 0062 9B6A     		ldr	r3, [r3, #40]
 5720 0064 1846     		mov	r0, r3
 5721 0066 FFF7FEFF 		bl	hal_dma_stop
2636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5722              		.loc 1 2636 9
 5723 006a 0FE0     		b	.L263
 5724              	.L259:
2637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
2639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
2640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH2D);
 5725              		.loc 1 2640 9
 5726 006c 7B68     		ldr	r3, [r7, #4]
 5727 006e 1B68     		ldr	r3, [r3]
 5728 0070 4FF40061 		mov	r1, #2048
 5729 0074 1846     		mov	r0, r3
 5730 0076 FFF7FEFF 		bl	hals_timer_dma_disable
2641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]);
 5731              		.loc 1 2641 9
 5732 007a 7B68     		ldr	r3, [r7, #4]
 5733 007c DB6A     		ldr	r3, [r3, #44]
 5734 007e 1846     		mov	r0, r3
 5735 0080 FFF7FEFF 		bl	hal_dma_stop
2642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 5736              		.loc 1 2642 9
 5737 0084 02E0     		b	.L263
 5738              	.L260:
2643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel] value is invalid");
2646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 5739              		.loc 1 2646 16
 5740 0086 6FF00503 		mvn	r3, #5
 5741 008a 13E0     		b	.L258
 5742              	.L263:
2647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel complementary output enable state */
2650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_complementary_output_state_config(timer_dev->periph, channel, TIMER_CCXN_DIS
 5743              		.loc 1 2650 5
 5744 008c 7B68     		ldr	r3, [r7, #4]
 5745 008e 1B68     		ldr	r3, [r3]
 5746 0090 7988     		ldrh	r1, [r7, #2]
 5747 0092 0022     		movs	r2, #0
 5748 0094 1846     		mov	r0, r3
 5749 0096 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
2651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 5750              		.loc 1 2652 5
 5751 009a 0021     		movs	r1, #0
 5752 009c 7868     		ldr	r0, [r7, #4]
 5753 009e FFF7FEFF 		bl	_timer_primary_output_config
2653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
2654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 5754              		.loc 1 2654 15
 5755 00a2 7868     		ldr	r0, [r7, #4]
 5756 00a4 FFF7FEFF 		bl	_timer_disable
 5757 00a8 F860     		str	r0, [r7, #12]
2655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 5758              		.loc 1 2656 5
 5759 00aa 7B68     		ldr	r3, [r7, #4]
 5760 00ac 0022     		movs	r2, #0
 5761 00ae 83F85620 		strb	r2, [r3, #86]
2657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 5762              		.loc 1 2657 12
 5763 00b2 FB68     		ldr	r3, [r7, #12]
 5764              	.L258:
2658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 5765              		.loc 1 2658 1
 5766 00b4 1846     		mov	r0, r3
 5767 00b6 1037     		adds	r7, r7, #16
 5768              		.cfi_def_cfa_offset 8
 5769 00b8 BD46     		mov	sp, r7
 5770              		.cfi_def_cfa_register 13
 5771              		@ sp needed
 5772 00ba 80BD     		pop	{r7, pc}
 5773              		.cfi_endproc
 5774              	.LFE155:
 5776              		.section	.text.hal_timer_single_pulse_mode_channel_config,"ax",%progbits
 5777              		.align	1
 5778              		.global	hal_timer_single_pulse_mode_channel_config
 5779              		.syntax unified
 5780              		.thumb
 5781              		.thumb_func
 5782              		.fpu softvfp
 5784              	hal_timer_single_pulse_mode_channel_config:
 5785              	.LFB156:
2659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      TIMER single pulse mode configure
2662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_singlepulse: TIMER single pulse mode channel configuration struct
2666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_compare_mode: the argument could be selected from enumeration <hal_timer_outpu
2667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_oc_pulse_value:0~65535,(for TIMER1 0x00000000~0xFFFFFFFF)
2668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_oc_polarity:
2669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
2670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_POLARITY_HIGH : channel output polarity is high
2671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_POLARITY_LOW : channel output polarity is low
2672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_oc_idlestate:
2673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
2674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_IDLE_STATE_LOW : idle state of channel output is high
2675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_IDLE_STATE_HIGH : idle state of channel output is low
2676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_ocn_polarity:
2677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
2678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_POLARITY_HIGH : channel complementary output polarity is high
2679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_POLARITY_LOW : channel complementary output polarity is low
2680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_ocn_idlestate:
2681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
2682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_IDLE_STATE_LOW : idle state of channel complementary output is high
2683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_IDLE_STATE_HIGH :  idle state of channel complementary output is low
2684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_oc_fastmode:
2685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
2686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_FAST_ENABLE : channel output fast function enable
2687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_FAST_DISABLE : channel output fast function disable
2688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_oc_clearmode:
2689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
2690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_CLEAR_ENABLE : channel output clear function enable
2691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_CLEAR_DISABLE : channel output clear function disable
2692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_ic_polarity:
2693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
2694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_RISING : input capture rising edge
2695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_FALLING : input capture falling edge
2696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_BOTH_EDGE : input capture both edge
2697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_ic_selection:
2698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
2699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_DIRECTTI : channel y is configured as input and icy is mappe
2700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_INDIRECTTI : channel y is configured as input and icy is map
2701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_ITS : channel y is configured as input and icy is mapped on 
2702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   sp_ic_filter: 0~15
2703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel_out: TIMER output channel.The channel will output single pulse
2704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
2706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
2707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel_in: TIMER input channel.If the channel input a active signal,TIMER will sta
2708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
2710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
2711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, details refer to gd32f3x0_h
2713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_mode_channel_config(hal_timer_dev_struct *timer_dev, hal_timer_singl
2715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 5786              		.loc 1 2715 1
 5787              		.cfi_startproc
 5788              		@ args = 0, pretend = 0, frame = 16
 5789              		@ frame_needed = 1, uses_anonymous_args = 0
 5790 0000 80B5     		push	{r7, lr}
 5791              		.cfi_def_cfa_offset 8
 5792              		.cfi_offset 7, -8
 5793              		.cfi_offset 14, -4
 5794 0002 84B0     		sub	sp, sp, #16
 5795              		.cfi_def_cfa_offset 24
 5796 0004 00AF     		add	r7, sp, #0
 5797              		.cfi_def_cfa_register 7
 5798 0006 F860     		str	r0, [r7, #12]
 5799 0008 B960     		str	r1, [r7, #8]
 5800 000a 1146     		mov	r1, r2
 5801 000c 1A46     		mov	r2, r3
 5802 000e 0B46     		mov	r3, r1	@ movhi
 5803 0010 FB80     		strh	r3, [r7, #6]	@ movhi
 5804 0012 1346     		mov	r3, r2	@ movhi
 5805 0014 BB80     		strh	r3, [r7, #4]	@ movhi
2716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     static hal_timer_input_capture_struct input_capture;
2717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     static hal_timer_output_compare_struct output_compare;
2718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_singlepulse) {
2725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_singlepulse] address is invalid");
2726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(channel_out != channel_in) {
 5806              		.loc 1 2730 7
 5807 0016 FA88     		ldrh	r2, [r7, #6]
 5808 0018 BB88     		ldrh	r3, [r7, #4]
 5809 001a 9A42     		cmp	r2, r3
 5810 001c 7DD0     		beq	.L265
2731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* TIMER output compare mode struct config */
2732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.compare_mode = timer_singlepulse->sp_compare_mode;
 5811              		.loc 1 2732 56
 5812 001e BB68     		ldr	r3, [r7, #8]
 5813 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 5814              		.loc 1 2732 37
 5815 0022 414B     		ldr	r3, .L277
 5816 0024 1A70     		strb	r2, [r3]
2733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.oc_pulse_value = timer_singlepulse->sp_oc_pulse_value;
 5817              		.loc 1 2733 58
 5818 0026 BB68     		ldr	r3, [r7, #8]
 5819 0028 5B68     		ldr	r3, [r3, #4]
 5820              		.loc 1 2733 39
 5821 002a 3F4A     		ldr	r2, .L277
 5822 002c 5360     		str	r3, [r2, #4]
2734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.oc_polarity = timer_singlepulse->sp_oc_polarity;
 5823              		.loc 1 2734 55
 5824 002e BB68     		ldr	r3, [r7, #8]
 5825 0030 1A89     		ldrh	r2, [r3, #8]
 5826              		.loc 1 2734 36
 5827 0032 3D4B     		ldr	r3, .L277
 5828 0034 1A81     		strh	r2, [r3, #8]	@ movhi
2735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.ocn_polarity = timer_singlepulse->sp_ocn_polarity;
 5829              		.loc 1 2735 56
 5830 0036 BB68     		ldr	r3, [r7, #8]
 5831 0038 5A89     		ldrh	r2, [r3, #10]
 5832              		.loc 1 2735 37
 5833 003a 3B4B     		ldr	r3, .L277
 5834 003c 5A81     		strh	r2, [r3, #10]	@ movhi
2736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.oc_idlestate = timer_singlepulse->sp_oc_idlestate;
 5835              		.loc 1 2736 56
 5836 003e BB68     		ldr	r3, [r7, #8]
 5837 0040 9A89     		ldrh	r2, [r3, #12]
 5838              		.loc 1 2736 37
 5839 0042 394B     		ldr	r3, .L277
 5840 0044 9A81     		strh	r2, [r3, #12]	@ movhi
2737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.ocn_idlestate = timer_singlepulse->sp_ocn_idlestate;
 5841              		.loc 1 2737 57
 5842 0046 BB68     		ldr	r3, [r7, #8]
 5843 0048 DA89     		ldrh	r2, [r3, #14]
 5844              		.loc 1 2737 38
 5845 004a 374B     		ldr	r3, .L277
 5846 004c DA81     		strh	r2, [r3, #14]	@ movhi
2738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.oc_shadow = TIMER_OC_SHADOW_DISABLE;
 5847              		.loc 1 2738 34
 5848 004e 364B     		ldr	r3, .L277
 5849 0050 0022     		movs	r2, #0
 5850 0052 1A82     		strh	r2, [r3, #16]	@ movhi
2739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.oc_fastmode = timer_singlepulse->sp_oc_fastmode;
 5851              		.loc 1 2739 55
 5852 0054 BB68     		ldr	r3, [r7, #8]
 5853 0056 1A8A     		ldrh	r2, [r3, #16]
 5854              		.loc 1 2739 36
 5855 0058 334B     		ldr	r3, .L277
 5856 005a 5A82     		strh	r2, [r3, #18]	@ movhi
2740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         output_compare.oc_clearmode = timer_singlepulse->sp_oc_clearmode;
 5857              		.loc 1 2740 56
 5858 005c BB68     		ldr	r3, [r7, #8]
 5859 005e 5A8A     		ldrh	r2, [r3, #18]
 5860              		.loc 1 2740 37
 5861 0060 314B     		ldr	r3, .L277
 5862 0062 9A82     		strh	r2, [r3, #20]	@ movhi
2741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         switch(channel_out) {
 5863              		.loc 1 2741 9
 5864 0064 FB88     		ldrh	r3, [r7, #6]
 5865 0066 002B     		cmp	r3, #0
 5866 0068 02D0     		beq	.L266
 5867 006a 012B     		cmp	r3, #1
 5868 006c 08D0     		beq	.L267
 5869 006e 0FE0     		b	.L275
 5870              	.L266:
2742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         case TIMER_CH_0:
2743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* configure TIMER output compare mode */
2744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_channel_output_config(timer_dev->periph, TIMER_CH_0, &output_compare);
 5871              		.loc 1 2744 13
 5872 0070 FB68     		ldr	r3, [r7, #12]
 5873 0072 1B68     		ldr	r3, [r3]
 5874 0074 2C4A     		ldr	r2, .L277
 5875 0076 0021     		movs	r1, #0
 5876 0078 1846     		mov	r0, r3
 5877 007a FFF7FEFF 		bl	hals_timer_channel_output_config
2745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             break;
 5878              		.loc 1 2745 13
 5879 007e 0AE0     		b	.L269
 5880              	.L267:
2746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         case TIMER_CH_1:
2747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* configure TIMER output compare mode */
2748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_channel_output_config(timer_dev->periph, TIMER_CH_1, &output_compare);
 5881              		.loc 1 2748 13
 5882 0080 FB68     		ldr	r3, [r7, #12]
 5883 0082 1B68     		ldr	r3, [r3]
 5884 0084 284A     		ldr	r2, .L277
 5885 0086 0121     		movs	r1, #1
 5886 0088 1846     		mov	r0, r3
 5887 008a FFF7FEFF 		bl	hals_timer_channel_output_config
2749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             break;
 5888              		.loc 1 2749 13
 5889 008e 02E0     		b	.L269
 5890              	.L275:
2750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         default:
2751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             HAL_DEBUGE("parameter [channel_out] value is invalid");
2752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             return HAL_ERR_VAL;
 5891              		.loc 1 2752 20
 5892 0090 6FF00503 		mvn	r3, #5
 5893 0094 43E0     		b	.L270
 5894              	.L269:
2753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
2754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* TIMER input capture mode structure config */
2756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         input_capture.ic_polarity  = timer_singlepulse->sp_ic_polarity;
 5895              		.loc 1 2756 55
 5896 0096 BB68     		ldr	r3, [r7, #8]
 5897 0098 9A8A     		ldrh	r2, [r3, #20]
 5898              		.loc 1 2756 36
 5899 009a 244B     		ldr	r3, .L277+4
 5900 009c 1A80     		strh	r2, [r3]	@ movhi
2757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         input_capture.ic_selection = timer_singlepulse->sp_ic_selection;
 5901              		.loc 1 2757 55
 5902 009e BB68     		ldr	r3, [r7, #8]
 5903 00a0 DA8A     		ldrh	r2, [r3, #22]
 5904              		.loc 1 2757 36
 5905 00a2 224B     		ldr	r3, .L277+4
 5906 00a4 5A80     		strh	r2, [r3, #2]	@ movhi
2758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         input_capture.ic_prescaler = TIMER_IC_PRESCALER_OFF;
 5907              		.loc 1 2758 36
 5908 00a6 214B     		ldr	r3, .L277+4
 5909 00a8 0022     		movs	r2, #0
 5910 00aa 9A80     		strh	r2, [r3, #4]	@ movhi
2759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         input_capture.ic_filter    = timer_singlepulse->sp_ic_filter;
 5911              		.loc 1 2759 55
 5912 00ac BB68     		ldr	r3, [r7, #8]
 5913 00ae 1A8B     		ldrh	r2, [r3, #24]
 5914              		.loc 1 2759 36
 5915 00b0 1E4B     		ldr	r3, .L277+4
 5916 00b2 DA80     		strh	r2, [r3, #6]	@ movhi
2760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         switch(channel_in) {
 5917              		.loc 1 2760 9
 5918 00b4 BB88     		ldrh	r3, [r7, #4]
 5919 00b6 002B     		cmp	r3, #0
 5920 00b8 02D0     		beq	.L271
 5921 00ba 012B     		cmp	r3, #1
 5922 00bc 14D0     		beq	.L272
 5923 00be 27E0     		b	.L276
 5924              	.L271:
2761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         case TIMER_CH_0:
2762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* configure TIMER input capture mode */
2763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_channel_input_capture_config(timer_dev->periph, TIMER_CH_0, &input_capture);
 5925              		.loc 1 2763 13
 5926 00c0 FB68     		ldr	r3, [r7, #12]
 5927 00c2 1B68     		ldr	r3, [r3]
 5928 00c4 194A     		ldr	r2, .L277+4
 5929 00c6 0021     		movs	r1, #0
 5930 00c8 1846     		mov	r0, r3
 5931 00ca FFF7FEFF 		bl	hals_timer_channel_input_capture_config
2764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* select TIMER input trigger source */
2765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_CI0FE0);
 5932              		.loc 1 2765 13
 5933 00ce FB68     		ldr	r3, [r7, #12]
 5934 00d0 1B68     		ldr	r3, [r3]
 5935 00d2 5021     		movs	r1, #80
 5936 00d4 1846     		mov	r0, r3
 5937 00d6 FFF7FEFF 		bl	hals_timer_input_trigger_source_select
2766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* select TIMER slave mode */
2767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_slave_mode_select(timer_dev->periph, TIMER_SLAVE_MODE_EVENT);
 5938              		.loc 1 2767 13
 5939 00da FB68     		ldr	r3, [r7, #12]
 5940 00dc 1B68     		ldr	r3, [r3]
 5941 00de 0621     		movs	r1, #6
 5942 00e0 1846     		mov	r0, r3
 5943 00e2 FFF7FEFF 		bl	hals_timer_slave_mode_select
2768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             break;
 5944              		.loc 1 2768 13
 5945 00e6 16E0     		b	.L274
 5946              	.L272:
2769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         case TIMER_CH_1:
2770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* configure TIMER input capture mode */
2771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_channel_input_capture_config(timer_dev->periph, TIMER_CH_1, &input_capture);
 5947              		.loc 1 2771 13
 5948 00e8 FB68     		ldr	r3, [r7, #12]
 5949 00ea 1B68     		ldr	r3, [r3]
 5950 00ec 0F4A     		ldr	r2, .L277+4
 5951 00ee 0121     		movs	r1, #1
 5952 00f0 1846     		mov	r0, r3
 5953 00f2 FFF7FEFF 		bl	hals_timer_channel_input_capture_config
2772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* select TIMER input trigger source */
2773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_input_trigger_source_select(timer_dev->periph, TIMER_SMCFG_TRGSEL_CI1FE1);
 5954              		.loc 1 2773 13
 5955 00f6 FB68     		ldr	r3, [r7, #12]
 5956 00f8 1B68     		ldr	r3, [r3]
 5957 00fa 6021     		movs	r1, #96
 5958 00fc 1846     		mov	r0, r3
 5959 00fe FFF7FEFF 		bl	hals_timer_input_trigger_source_select
2774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* select TIMER slave mode */
2775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_slave_mode_select(timer_dev->periph, TIMER_SLAVE_MODE_EVENT);
 5960              		.loc 1 2775 13
 5961 0102 FB68     		ldr	r3, [r7, #12]
 5962 0104 1B68     		ldr	r3, [r3]
 5963 0106 0621     		movs	r1, #6
 5964 0108 1846     		mov	r0, r3
 5965 010a FFF7FEFF 		bl	hals_timer_slave_mode_select
2776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             break;
 5966              		.loc 1 2776 13
 5967 010e 02E0     		b	.L274
 5968              	.L276:
2777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         default:
2778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             HAL_DEBUGE("parameter [channel_in] value is invalid");
2779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             return HAL_ERR_VAL;
 5969              		.loc 1 2779 20
 5970 0110 6FF00503 		mvn	r3, #5
 5971 0114 03E0     		b	.L270
 5972              	.L274:
2780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
2781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NONE;
 5973              		.loc 1 2781 16
 5974 0116 0023     		movs	r3, #0
 5975 0118 01E0     		b	.L270
 5976              	.L265:
2782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
2783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 5977              		.loc 1 2783 16
 5978 011a 6FF00503 		mvn	r3, #5
 5979              	.L270:
2784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 5980              		.loc 1 2785 1
 5981 011e 1846     		mov	r0, r3
 5982 0120 1037     		adds	r7, r7, #16
 5983              		.cfi_def_cfa_offset 8
 5984 0122 BD46     		mov	sp, r7
 5985              		.cfi_def_cfa_register 13
 5986              		@ sp needed
 5987 0124 80BD     		pop	{r7, pc}
 5988              	.L278:
 5989 0126 00BF     		.align	2
 5990              	.L277:
 5991 0128 00000000 		.word	output_compare.11226
 5992 012c 00000000 		.word	input_capture.11225
 5993              		.cfi_endproc
 5994              	.LFE156:
 5996              		.section	.text.hal_timer_single_pulse_start,"ax",%progbits
 5997              		.align	1
 5998              		.global	hal_timer_single_pulse_start
 5999              		.syntax unified
 6000              		.thumb
 6001              		.thumb_func
 6002              		.fpu softvfp
 6004              	hal_timer_single_pulse_start:
 6005              	.LFB157:
2786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER single pulse mode
2789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
2794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_start(hal_timer_dev_struct *timer_dev)
2796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6006              		.loc 1 2796 1
 6007              		.cfi_startproc
 6008              		@ args = 0, pretend = 0, frame = 8
 6009              		@ frame_needed = 1, uses_anonymous_args = 0
 6010 0000 80B5     		push	{r7, lr}
 6011              		.cfi_def_cfa_offset 8
 6012              		.cfi_offset 7, -8
 6013              		.cfi_offset 14, -4
 6014 0002 82B0     		sub	sp, sp, #8
 6015              		.cfi_def_cfa_offset 16
 6016 0004 00AF     		add	r7, sp, #0
 6017              		.cfi_def_cfa_register 7
 6018 0006 7860     		str	r0, [r7, #4]
2797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 6019              		.loc 1 2805 5
 6020 0008 7B68     		ldr	r3, [r7, #4]
 6021 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 6022 000e 012B     		cmp	r3, #1
 6023 0010 02D1     		bne	.L280
 6024              		.loc 1 2805 5 is_stmt 0 discriminator 1
 6025 0012 6FF00103 		mvn	r3, #1
 6026 0016 1AE0     		b	.L281
 6027              	.L280:
 6028              		.loc 1 2805 5 discriminator 2
 6029 0018 7B68     		ldr	r3, [r7, #4]
 6030 001a 0122     		movs	r2, #1
 6031 001c 83F85620 		strb	r2, [r3, #86]
2806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 6032              		.loc 1 2808 5 is_stmt 1 discriminator 2
 6033 0020 7B68     		ldr	r3, [r7, #4]
 6034 0022 1B68     		ldr	r3, [r3]
 6035 0024 0122     		movs	r2, #1
 6036 0026 0021     		movs	r1, #0
 6037 0028 1846     		mov	r0, r3
 6038 002a FFF7FEFF 		bl	hals_timer_channel_output_state_config
2809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 6039              		.loc 1 2809 5 discriminator 2
 6040 002e 7B68     		ldr	r3, [r7, #4]
 6041 0030 1B68     		ldr	r3, [r3]
 6042 0032 0122     		movs	r2, #1
 6043 0034 0121     		movs	r1, #1
 6044 0036 1846     		mov	r0, r3
 6045 0038 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 6046              		.loc 1 2811 5 discriminator 2
 6047 003c 0121     		movs	r1, #1
 6048 003e 7868     		ldr	r0, [r7, #4]
 6049 0040 FFF7FEFF 		bl	_timer_primary_output_config
2812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 6050              		.loc 1 2814 5 discriminator 2
 6051 0044 7B68     		ldr	r3, [r7, #4]
 6052 0046 0022     		movs	r2, #0
 6053 0048 83F85620 		strb	r2, [r3, #86]
2815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 6054              		.loc 1 2815 12 discriminator 2
 6055 004c 0023     		movs	r3, #0
 6056              	.L281:
2816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 6057              		.loc 1 2816 1
 6058 004e 1846     		mov	r0, r3
 6059 0050 0837     		adds	r7, r7, #8
 6060              		.cfi_def_cfa_offset 8
 6061 0052 BD46     		mov	sp, r7
 6062              		.cfi_def_cfa_register 13
 6063              		@ sp needed
 6064 0054 80BD     		pop	{r7, pc}
 6065              		.cfi_endproc
 6066              	.LFE157:
 6068              		.section	.text.hal_timer_single_pulse_stop,"ax",%progbits
 6069              		.align	1
 6070              		.global	hal_timer_single_pulse_stop
 6071              		.syntax unified
 6072              		.thumb
 6073              		.thumb_func
 6074              		.fpu softvfp
 6076              	hal_timer_single_pulse_stop:
 6077              	.LFB158:
2817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER single pulse mode
2820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
2825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_stop(hal_timer_dev_struct *timer_dev)
2827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6078              		.loc 1 2827 1
 6079              		.cfi_startproc
 6080              		@ args = 0, pretend = 0, frame = 16
 6081              		@ frame_needed = 1, uses_anonymous_args = 0
 6082 0000 80B5     		push	{r7, lr}
 6083              		.cfi_def_cfa_offset 8
 6084              		.cfi_offset 7, -8
 6085              		.cfi_offset 14, -4
 6086 0002 84B0     		sub	sp, sp, #16
 6087              		.cfi_def_cfa_offset 24
 6088 0004 00AF     		add	r7, sp, #0
 6089              		.cfi_def_cfa_register 7
 6090 0006 7860     		str	r0, [r7, #4]
2828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
2829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 6091              		.loc 1 2837 5
 6092 0008 7B68     		ldr	r3, [r7, #4]
 6093 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 6094 000e 012B     		cmp	r3, #1
 6095 0010 02D1     		bne	.L283
 6096              		.loc 1 2837 5 is_stmt 0 discriminator 1
 6097 0012 6FF00103 		mvn	r3, #1
 6098 0016 1EE0     		b	.L284
 6099              	.L283:
 6100              		.loc 1 2837 5 discriminator 2
 6101 0018 7B68     		ldr	r3, [r7, #4]
 6102 001a 0122     		movs	r2, #1
 6103 001c 83F85620 		strb	r2, [r3, #86]
2838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 6104              		.loc 1 2840 5 is_stmt 1 discriminator 2
 6105 0020 7B68     		ldr	r3, [r7, #4]
 6106 0022 1B68     		ldr	r3, [r3]
 6107 0024 0022     		movs	r2, #0
 6108 0026 0021     		movs	r1, #0
 6109 0028 1846     		mov	r0, r3
 6110 002a FFF7FEFF 		bl	hals_timer_channel_output_state_config
2841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 6111              		.loc 1 2841 5 discriminator 2
 6112 002e 7B68     		ldr	r3, [r7, #4]
 6113 0030 1B68     		ldr	r3, [r3]
 6114 0032 0022     		movs	r2, #0
 6115 0034 0121     		movs	r1, #1
 6116 0036 1846     		mov	r0, r3
 6117 0038 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 6118              		.loc 1 2843 5 discriminator 2
 6119 003c 0021     		movs	r1, #0
 6120 003e 7868     		ldr	r0, [r7, #4]
 6121 0040 FFF7FEFF 		bl	_timer_primary_output_config
2844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
2845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 6122              		.loc 1 2845 15 discriminator 2
 6123 0044 7868     		ldr	r0, [r7, #4]
 6124 0046 FFF7FEFF 		bl	_timer_disable
 6125 004a F860     		str	r0, [r7, #12]
2846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 6126              		.loc 1 2848 5 discriminator 2
 6127 004c 7B68     		ldr	r3, [r7, #4]
 6128 004e 0022     		movs	r2, #0
 6129 0050 83F85620 		strb	r2, [r3, #86]
2849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 6130              		.loc 1 2849 12 discriminator 2
 6131 0054 FB68     		ldr	r3, [r7, #12]
 6132              	.L284:
2850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 6133              		.loc 1 2850 1
 6134 0056 1846     		mov	r0, r3
 6135 0058 1037     		adds	r7, r7, #16
 6136              		.cfi_def_cfa_offset 8
 6137 005a BD46     		mov	sp, r7
 6138              		.cfi_def_cfa_register 13
 6139              		@ sp needed
 6140 005c 80BD     		pop	{r7, pc}
 6141              		.cfi_endproc
 6142              	.LFE158:
 6144              		.section	.text.hal_timer_single_pulse_start_interrupt,"ax",%progbits
 6145              		.align	1
 6146              		.global	hal_timer_single_pulse_start_interrupt
 6147              		.syntax unified
 6148              		.thumb
 6149              		.thumb_func
 6150              		.fpu softvfp
 6152              	hal_timer_single_pulse_start_interrupt:
 6153              	.LFB159:
2851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER single pulse mode and channel interrupt
2854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
2858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
2860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_start_interrupt(hal_timer_dev_struct *timer_dev, hal_timer_irq_struc
2862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6154              		.loc 1 2862 1
 6155              		.cfi_startproc
 6156              		@ args = 0, pretend = 0, frame = 8
 6157              		@ frame_needed = 1, uses_anonymous_args = 0
 6158 0000 80B5     		push	{r7, lr}
 6159              		.cfi_def_cfa_offset 8
 6160              		.cfi_offset 7, -8
 6161              		.cfi_offset 14, -4
 6162 0002 82B0     		sub	sp, sp, #8
 6163              		.cfi_def_cfa_offset 16
 6164 0004 00AF     		add	r7, sp, #0
 6165              		.cfi_def_cfa_register 7
 6166 0006 7860     		str	r0, [r7, #4]
 6167 0008 3960     		str	r1, [r7]
2863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 6168              		.loc 1 2872 5
 6169 000a 7B68     		ldr	r3, [r7, #4]
 6170 000c 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 6171 0010 012B     		cmp	r3, #1
 6172 0012 02D1     		bne	.L286
 6173              		.loc 1 2872 5 is_stmt 0 discriminator 1
 6174 0014 6FF00103 		mvn	r3, #1
 6175 0018 3AE0     		b	.L287
 6176              	.L286:
 6177              		.loc 1 2872 5 discriminator 2
 6178 001a 7B68     		ldr	r3, [r7, #4]
 6179 001c 0122     		movs	r2, #1
 6180 001e 83F85620 		strb	r2, [r3, #86]
2873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER input capture interrupt handler set */
2875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = p_irq->channelx_capture_handle;
 6181              		.loc 1 2875 57 is_stmt 1 discriminator 2
 6182 0022 3B68     		ldr	r3, [r7]
 6183 0024 5A68     		ldr	r2, [r3, #4]
 6184              		.loc 1 2875 50 discriminator 2
 6185 0026 7B68     		ldr	r3, [r7, #4]
 6186 0028 DA60     		str	r2, [r3, #12]
2876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
2877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = p_irq->channelx_compare_handle;
 6187              		.loc 1 2877 57 discriminator 2
 6188 002a 3B68     		ldr	r3, [r7]
 6189 002c 9A68     		ldr	r2, [r3, #8]
 6190              		.loc 1 2877 50 discriminator 2
 6191 002e 7B68     		ldr	r3, [r7, #4]
 6192 0030 1A61     		str	r2, [r3, #16]
2878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* clear the TIMER interrupt flag */
2879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 6193              		.loc 1 2879 5 discriminator 2
 6194 0032 7B68     		ldr	r3, [r7, #4]
 6195 0034 1B68     		ldr	r3, [r3]
 6196 0036 0221     		movs	r1, #2
 6197 0038 1846     		mov	r0, r3
 6198 003a FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 6199              		.loc 1 2880 5 discriminator 2
 6200 003e 7B68     		ldr	r3, [r7, #4]
 6201 0040 1B68     		ldr	r3, [r3]
 6202 0042 0421     		movs	r1, #4
 6203 0044 1846     		mov	r0, r3
 6204 0046 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the TIMER interrupt */
2882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 6205              		.loc 1 2882 5 discriminator 2
 6206 004a 7B68     		ldr	r3, [r7, #4]
 6207 004c 1B68     		ldr	r3, [r3]
 6208 004e 0221     		movs	r1, #2
 6209 0050 1846     		mov	r0, r3
 6210 0052 FFF7FEFF 		bl	hals_timer_interrupt_enable
2883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 6211              		.loc 1 2883 5 discriminator 2
 6212 0056 7B68     		ldr	r3, [r7, #4]
 6213 0058 1B68     		ldr	r3, [r3]
 6214 005a 0421     		movs	r1, #4
 6215 005c 1846     		mov	r0, r3
 6216 005e FFF7FEFF 		bl	hals_timer_interrupt_enable
2884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 6217              		.loc 1 2885 5 discriminator 2
 6218 0062 7B68     		ldr	r3, [r7, #4]
 6219 0064 1B68     		ldr	r3, [r3]
 6220 0066 0122     		movs	r2, #1
 6221 0068 0021     		movs	r1, #0
 6222 006a 1846     		mov	r0, r3
 6223 006c FFF7FEFF 		bl	hals_timer_channel_output_state_config
2886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 6224              		.loc 1 2886 5 discriminator 2
 6225 0070 7B68     		ldr	r3, [r7, #4]
 6226 0072 1B68     		ldr	r3, [r3]
 6227 0074 0122     		movs	r2, #1
 6228 0076 0121     		movs	r1, #1
 6229 0078 1846     		mov	r0, r3
 6230 007a FFF7FEFF 		bl	hals_timer_channel_output_state_config
2887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 6231              		.loc 1 2888 5 discriminator 2
 6232 007e 0121     		movs	r1, #1
 6233 0080 7868     		ldr	r0, [r7, #4]
 6234 0082 FFF7FEFF 		bl	_timer_primary_output_config
2889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 6235              		.loc 1 2891 5 discriminator 2
 6236 0086 7B68     		ldr	r3, [r7, #4]
 6237 0088 0022     		movs	r2, #0
 6238 008a 83F85620 		strb	r2, [r3, #86]
2892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 6239              		.loc 1 2892 12 discriminator 2
 6240 008e 0023     		movs	r3, #0
 6241              	.L287:
2893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 6242              		.loc 1 2893 1
 6243 0090 1846     		mov	r0, r3
 6244 0092 0837     		adds	r7, r7, #8
 6245              		.cfi_def_cfa_offset 8
 6246 0094 BD46     		mov	sp, r7
 6247              		.cfi_def_cfa_register 13
 6248              		@ sp needed
 6249 0096 80BD     		pop	{r7, pc}
 6250              		.cfi_endproc
 6251              	.LFE159:
 6253              		.section	.text.hal_timer_single_pulse_stop_interrupt,"ax",%progbits
 6254              		.align	1
 6255              		.global	hal_timer_single_pulse_stop_interrupt
 6256              		.syntax unified
 6257              		.thumb
 6258              		.thumb_func
 6259              		.fpu softvfp
 6261              	hal_timer_single_pulse_stop_interrupt:
 6262              	.LFB160:
2894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER single pulse mode and channel interrupt
2897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
2902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_stop_interrupt(hal_timer_dev_struct *timer_dev)
2904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6263              		.loc 1 2904 1
 6264              		.cfi_startproc
 6265              		@ args = 0, pretend = 0, frame = 16
 6266              		@ frame_needed = 1, uses_anonymous_args = 0
 6267 0000 80B5     		push	{r7, lr}
 6268              		.cfi_def_cfa_offset 8
 6269              		.cfi_offset 7, -8
 6270              		.cfi_offset 14, -4
 6271 0002 84B0     		sub	sp, sp, #16
 6272              		.cfi_def_cfa_offset 24
 6273 0004 00AF     		add	r7, sp, #0
 6274              		.cfi_def_cfa_register 7
 6275 0006 7860     		str	r0, [r7, #4]
2905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
2906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 6276              		.loc 1 2915 5
 6277 0008 7B68     		ldr	r3, [r7, #4]
 6278 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 6279 000e 012B     		cmp	r3, #1
 6280 0010 02D1     		bne	.L289
 6281              		.loc 1 2915 5 is_stmt 0 discriminator 1
 6282 0012 6FF00103 		mvn	r3, #1
 6283 0016 3CE0     		b	.L290
 6284              	.L289:
 6285              		.loc 1 2915 5 discriminator 2
 6286 0018 7B68     		ldr	r3, [r7, #4]
 6287 001a 0122     		movs	r2, #1
 6288 001c 83F85620 		strb	r2, [r3, #86]
2916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER input capture interrupt handler set */
2918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = NULL;
 6289              		.loc 1 2918 50 is_stmt 1 discriminator 2
 6290 0020 7B68     		ldr	r3, [r7, #4]
 6291 0022 0022     		movs	r2, #0
 6292 0024 DA60     		str	r2, [r3, #12]
2919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
2920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = NULL;
 6293              		.loc 1 2920 50 discriminator 2
 6294 0026 7B68     		ldr	r3, [r7, #4]
 6295 0028 0022     		movs	r2, #0
 6296 002a 1A61     		str	r2, [r3, #16]
2921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* clear the TIMER interrupt flag */
2922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 6297              		.loc 1 2922 5 discriminator 2
 6298 002c 7B68     		ldr	r3, [r7, #4]
 6299 002e 1B68     		ldr	r3, [r3]
 6300 0030 0221     		movs	r1, #2
 6301 0032 1846     		mov	r0, r3
 6302 0034 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 6303              		.loc 1 2923 5 discriminator 2
 6304 0038 7B68     		ldr	r3, [r7, #4]
 6305 003a 1B68     		ldr	r3, [r3]
 6306 003c 0421     		movs	r1, #4
 6307 003e 1846     		mov	r0, r3
 6308 0040 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
2924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable the TIMER interrupt */
2925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 6309              		.loc 1 2925 5 discriminator 2
 6310 0044 7B68     		ldr	r3, [r7, #4]
 6311 0046 1B68     		ldr	r3, [r3]
 6312 0048 0221     		movs	r1, #2
 6313 004a 1846     		mov	r0, r3
 6314 004c FFF7FEFF 		bl	hals_timer_interrupt_disable
2926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 6315              		.loc 1 2926 5 discriminator 2
 6316 0050 7B68     		ldr	r3, [r7, #4]
 6317 0052 1B68     		ldr	r3, [r3]
 6318 0054 0421     		movs	r1, #4
 6319 0056 1846     		mov	r0, r3
 6320 0058 FFF7FEFF 		bl	hals_timer_interrupt_disable
2927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
2928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 6321              		.loc 1 2928 5 discriminator 2
 6322 005c 7B68     		ldr	r3, [r7, #4]
 6323 005e 1B68     		ldr	r3, [r3]
 6324 0060 0022     		movs	r2, #0
 6325 0062 0021     		movs	r1, #0
 6326 0064 1846     		mov	r0, r3
 6327 0066 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 6328              		.loc 1 2929 5 discriminator 2
 6329 006a 7B68     		ldr	r3, [r7, #4]
 6330 006c 1B68     		ldr	r3, [r3]
 6331 006e 0022     		movs	r2, #0
 6332 0070 0121     		movs	r1, #1
 6333 0072 1846     		mov	r0, r3
 6334 0074 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 6335              		.loc 1 2931 5 discriminator 2
 6336 0078 0021     		movs	r1, #0
 6337 007a 7868     		ldr	r0, [r7, #4]
 6338 007c FFF7FEFF 		bl	_timer_primary_output_config
2932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
2933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 6339              		.loc 1 2933 15 discriminator 2
 6340 0080 7868     		ldr	r0, [r7, #4]
 6341 0082 FFF7FEFF 		bl	_timer_disable
 6342 0086 F860     		str	r0, [r7, #12]
2934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 6343              		.loc 1 2936 5 discriminator 2
 6344 0088 7B68     		ldr	r3, [r7, #4]
 6345 008a 0022     		movs	r2, #0
 6346 008c 83F85620 		strb	r2, [r3, #86]
2937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 6347              		.loc 1 2937 12 discriminator 2
 6348 0090 FB68     		ldr	r3, [r7, #12]
 6349              	.L290:
2938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 6350              		.loc 1 2938 1
 6351 0092 1846     		mov	r0, r3
 6352 0094 1037     		adds	r7, r7, #16
 6353              		.cfi_def_cfa_offset 8
 6354 0096 BD46     		mov	sp, r7
 6355              		.cfi_def_cfa_register 13
 6356              		@ sp needed
 6357 0098 80BD     		pop	{r7, pc}
 6358              		.cfi_endproc
 6359              	.LFE160:
 6361              		.section	.text.hal_timer_single_pulse_complementary_channel_start,"ax",%progbits
 6362              		.align	1
 6363              		.global	hal_timer_single_pulse_complementary_channel_start
 6364              		.syntax unified
 6365              		.thumb
 6366              		.thumb_func
 6367              		.fpu softvfp
 6369              	hal_timer_single_pulse_complementary_channel_start:
 6370              	.LFB161:
2939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER complementary channel single pulse mode
2942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel_out:
2946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14))
2948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
2949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
2951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
2952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_complementary_channel_start(hal_timer_dev_struct *timer_dev, uint16_
2953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6371              		.loc 1 2953 1
 6372              		.cfi_startproc
 6373              		@ args = 0, pretend = 0, frame = 8
 6374              		@ frame_needed = 1, uses_anonymous_args = 0
 6375 0000 80B5     		push	{r7, lr}
 6376              		.cfi_def_cfa_offset 8
 6377              		.cfi_offset 7, -8
 6378              		.cfi_offset 14, -4
 6379 0002 82B0     		sub	sp, sp, #8
 6380              		.cfi_def_cfa_offset 16
 6381 0004 00AF     		add	r7, sp, #0
 6382              		.cfi_def_cfa_register 7
 6383 0006 7860     		str	r0, [r7, #4]
 6384 0008 0B46     		mov	r3, r1
 6385 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
2955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
2956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
2957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
2958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
2959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
2963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 6386              		.loc 1 2963 5
 6387 000c 7B68     		ldr	r3, [r7, #4]
 6388 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 6389 0012 012B     		cmp	r3, #1
 6390 0014 02D1     		bne	.L292
 6391              		.loc 1 2963 5 is_stmt 0 discriminator 1
 6392 0016 6FF00103 		mvn	r3, #1
 6393 001a 33E0     		b	.L293
 6394              	.L292:
 6395              		.loc 1 2963 5 discriminator 2
 6396 001c 7B68     		ldr	r3, [r7, #4]
 6397 001e 0122     		movs	r2, #1
 6398 0020 83F85620 		strb	r2, [r3, #86]
2964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel_out) {
 6399              		.loc 1 2965 5 is_stmt 1 discriminator 2
 6400 0024 7B88     		ldrh	r3, [r7, #2]
 6401 0026 002B     		cmp	r3, #0
 6402 0028 02D0     		beq	.L294
 6403              		.loc 1 2965 5 is_stmt 0
 6404 002a 012B     		cmp	r3, #1
 6405 002c 0FD0     		beq	.L295
 6406 002e 1DE0     		b	.L298
 6407              	.L294:
2966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
2967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
2968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 6408              		.loc 1 2968 9 is_stmt 1
 6409 0030 7B68     		ldr	r3, [r7, #4]
 6410 0032 1B68     		ldr	r3, [r3]
 6411 0034 0122     		movs	r2, #1
 6412 0036 0121     		movs	r1, #1
 6413 0038 1846     		mov	r0, r3
 6414 003a FFF7FEFF 		bl	hals_timer_channel_output_state_config
2969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_complementary_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_C
 6415              		.loc 1 2969 9
 6416 003e 7B68     		ldr	r3, [r7, #4]
 6417 0040 1B68     		ldr	r3, [r3]
 6418 0042 0422     		movs	r2, #4
 6419 0044 0021     		movs	r1, #0
 6420 0046 1846     		mov	r0, r3
 6421 0048 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
2970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 6422              		.loc 1 2970 9
 6423 004c 11E0     		b	.L297
 6424              	.L295:
2971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
2972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
2973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 6425              		.loc 1 2973 9
 6426 004e 7B68     		ldr	r3, [r7, #4]
 6427 0050 1B68     		ldr	r3, [r3]
 6428 0052 0122     		movs	r2, #1
 6429 0054 0021     		movs	r1, #0
 6430 0056 1846     		mov	r0, r3
 6431 0058 FFF7FEFF 		bl	hals_timer_channel_output_state_config
2974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_complementary_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_C
 6432              		.loc 1 2974 9
 6433 005c 7B68     		ldr	r3, [r7, #4]
 6434 005e 1B68     		ldr	r3, [r3]
 6435 0060 0422     		movs	r2, #4
 6436 0062 0121     		movs	r1, #1
 6437 0064 1846     		mov	r0, r3
 6438 0066 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
2975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 6439              		.loc 1 2975 9
 6440 006a 02E0     		b	.L297
 6441              	.L298:
2976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
2977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel_out] value is invalid");
2978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 6442              		.loc 1 2978 16
 6443 006c 6FF00503 		mvn	r3, #5
 6444 0070 08E0     		b	.L293
 6445              	.L297:
2979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
2980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
2981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 6446              		.loc 1 2981 5
 6447 0072 0121     		movs	r1, #1
 6448 0074 7868     		ldr	r0, [r7, #4]
 6449 0076 FFF7FEFF 		bl	_timer_primary_output_config
2982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
2984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 6450              		.loc 1 2984 5
 6451 007a 7B68     		ldr	r3, [r7, #4]
 6452 007c 0022     		movs	r2, #0
 6453 007e 83F85620 		strb	r2, [r3, #86]
2985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 6454              		.loc 1 2985 12
 6455 0082 0023     		movs	r3, #0
 6456              	.L293:
2986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 6457              		.loc 1 2986 1
 6458 0084 1846     		mov	r0, r3
 6459 0086 0837     		adds	r7, r7, #8
 6460              		.cfi_def_cfa_offset 8
 6461 0088 BD46     		mov	sp, r7
 6462              		.cfi_def_cfa_register 13
 6463              		@ sp needed
 6464 008a 80BD     		pop	{r7, pc}
 6465              		.cfi_endproc
 6466              	.LFE161:
 6468              		.section	.text.hal_timer_single_pulse_complementary_channel_stop,"ax",%progbits
 6469              		.align	1
 6470              		.global	hal_timer_single_pulse_complementary_channel_stop
 6471              		.syntax unified
 6472              		.thumb
 6473              		.thumb_func
 6474              		.fpu softvfp
 6476              	hal_timer_single_pulse_complementary_channel_stop:
 6477              	.LFB162:
2987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
2988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
2989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER complementary channel single pulse mode
2990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
2991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
2992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
2993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel_out:
2994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
2995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14))
2996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
2997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
2998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, HAL_ERR
2999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_complementary_channel_stop(hal_timer_dev_struct *timer_dev, uint16_t
3001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6478              		.loc 1 3001 1
 6479              		.cfi_startproc
 6480              		@ args = 0, pretend = 0, frame = 16
 6481              		@ frame_needed = 1, uses_anonymous_args = 0
 6482 0000 80B5     		push	{r7, lr}
 6483              		.cfi_def_cfa_offset 8
 6484              		.cfi_offset 7, -8
 6485              		.cfi_offset 14, -4
 6486 0002 84B0     		sub	sp, sp, #16
 6487              		.cfi_def_cfa_offset 24
 6488 0004 00AF     		add	r7, sp, #0
 6489              		.cfi_def_cfa_register 7
 6490 0006 7860     		str	r0, [r7, #4]
 6491 0008 0B46     		mov	r3, r1
 6492 000a 7B80     		strh	r3, [r7, #2]	@ movhi
3002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
3003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 6493              		.loc 1 3012 5
 6494 000c 7B68     		ldr	r3, [r7, #4]
 6495 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 6496 0012 012B     		cmp	r3, #1
 6497 0014 02D1     		bne	.L300
 6498              		.loc 1 3012 5 is_stmt 0 discriminator 1
 6499 0016 6FF00103 		mvn	r3, #1
 6500 001a 37E0     		b	.L301
 6501              	.L300:
 6502              		.loc 1 3012 5 discriminator 2
 6503 001c 7B68     		ldr	r3, [r7, #4]
 6504 001e 0122     		movs	r2, #1
 6505 0020 83F85620 		strb	r2, [r3, #86]
3013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel_out) {
 6506              		.loc 1 3014 5 is_stmt 1 discriminator 2
 6507 0024 7B88     		ldrh	r3, [r7, #2]
 6508 0026 002B     		cmp	r3, #0
 6509 0028 02D0     		beq	.L302
 6510              		.loc 1 3014 5 is_stmt 0
 6511 002a 012B     		cmp	r3, #1
 6512 002c 0FD0     		beq	.L303
 6513 002e 1DE0     		b	.L306
 6514              	.L302:
3015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 6515              		.loc 1 3017 9 is_stmt 1
 6516 0030 7B68     		ldr	r3, [r7, #4]
 6517 0032 1B68     		ldr	r3, [r3]
 6518 0034 0022     		movs	r2, #0
 6519 0036 0121     		movs	r1, #1
 6520 0038 1846     		mov	r0, r3
 6521 003a FFF7FEFF 		bl	hals_timer_channel_output_state_config
3018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_complementary_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_C
 6522              		.loc 1 3018 9
 6523 003e 7B68     		ldr	r3, [r7, #4]
 6524 0040 1B68     		ldr	r3, [r3]
 6525 0042 0022     		movs	r2, #0
 6526 0044 0021     		movs	r1, #0
 6527 0046 1846     		mov	r0, r3
 6528 0048 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
3019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 6529              		.loc 1 3019 9
 6530 004c 11E0     		b	.L305
 6531              	.L303:
3020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 6532              		.loc 1 3022 9
 6533 004e 7B68     		ldr	r3, [r7, #4]
 6534 0050 1B68     		ldr	r3, [r3]
 6535 0052 0022     		movs	r2, #0
 6536 0054 0021     		movs	r1, #0
 6537 0056 1846     		mov	r0, r3
 6538 0058 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_complementary_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_C
 6539              		.loc 1 3023 9
 6540 005c 7B68     		ldr	r3, [r7, #4]
 6541 005e 1B68     		ldr	r3, [r3]
 6542 0060 0022     		movs	r2, #0
 6543 0062 0121     		movs	r1, #1
 6544 0064 1846     		mov	r0, r3
 6545 0066 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
3024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 6546              		.loc 1 3024 9
 6547 006a 02E0     		b	.L305
 6548              	.L306:
3025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel_out] value is invalid");
3027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 6549              		.loc 1 3027 16
 6550 006c 6FF00503 		mvn	r3, #5
 6551 0070 0CE0     		b	.L301
 6552              	.L305:
3028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
3030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 6553              		.loc 1 3030 5
 6554 0072 0021     		movs	r1, #0
 6555 0074 7868     		ldr	r0, [r7, #4]
 6556 0076 FFF7FEFF 		bl	_timer_primary_output_config
3031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
3032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 6557              		.loc 1 3032 15
 6558 007a 7868     		ldr	r0, [r7, #4]
 6559 007c FFF7FEFF 		bl	_timer_disable
 6560 0080 F860     		str	r0, [r7, #12]
3033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 6561              		.loc 1 3035 5
 6562 0082 7B68     		ldr	r3, [r7, #4]
 6563 0084 0022     		movs	r2, #0
 6564 0086 83F85620 		strb	r2, [r3, #86]
3036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 6565              		.loc 1 3036 12
 6566 008a FB68     		ldr	r3, [r7, #12]
 6567              	.L301:
3037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 6568              		.loc 1 3037 1
 6569 008c 1846     		mov	r0, r3
 6570 008e 1037     		adds	r7, r7, #16
 6571              		.cfi_def_cfa_offset 8
 6572 0090 BD46     		mov	sp, r7
 6573              		.cfi_def_cfa_register 13
 6574              		@ sp needed
 6575 0092 80BD     		pop	{r7, pc}
 6576              		.cfi_endproc
 6577              	.LFE162:
 6579              		.section	.text.hal_timer_single_pulse_complementary_channel_start_interrupt,"ax",%progbits
 6580              		.align	1
 6581              		.global	hal_timer_single_pulse_complementary_channel_start_interrupt
 6582              		.syntax unified
 6583              		.thumb
 6584              		.thumb_func
 6585              		.fpu softvfp
 6587              	hal_timer_single_pulse_complementary_channel_start_interrupt:
 6588              	.LFB163:
3038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER complementary channel single pulse mode and channel interrupt
3041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel_out:
3045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
3046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14))
3047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
3048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer struct
3049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
3051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_complementary_channel_start_interrupt(hal_timer_dev_struct *timer_de
3053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6589              		.loc 1 3053 1
 6590              		.cfi_startproc
 6591              		@ args = 0, pretend = 0, frame = 16
 6592              		@ frame_needed = 1, uses_anonymous_args = 0
 6593 0000 80B5     		push	{r7, lr}
 6594              		.cfi_def_cfa_offset 8
 6595              		.cfi_offset 7, -8
 6596              		.cfi_offset 14, -4
 6597 0002 84B0     		sub	sp, sp, #16
 6598              		.cfi_def_cfa_offset 24
 6599 0004 00AF     		add	r7, sp, #0
 6600              		.cfi_def_cfa_register 7
 6601 0006 F860     		str	r0, [r7, #12]
 6602 0008 0B46     		mov	r3, r1
 6603 000a 7A60     		str	r2, [r7, #4]
 6604 000c 7B81     		strh	r3, [r7, #10]	@ movhi
3054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 6605              		.loc 1 3063 5
 6606 000e FB68     		ldr	r3, [r7, #12]
 6607 0010 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 6608 0014 012B     		cmp	r3, #1
 6609 0016 02D1     		bne	.L308
 6610              		.loc 1 3063 5 is_stmt 0 discriminator 1
 6611 0018 6FF00103 		mvn	r3, #1
 6612 001c 53E0     		b	.L309
 6613              	.L308:
 6614              		.loc 1 3063 5 discriminator 2
 6615 001e FB68     		ldr	r3, [r7, #12]
 6616 0020 0122     		movs	r2, #1
 6617 0022 83F85620 		strb	r2, [r3, #86]
3064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER input capture interrupt handler set */
3066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = p_irq->channelx_capture_handle;
 6618              		.loc 1 3066 57 is_stmt 1 discriminator 2
 6619 0026 7B68     		ldr	r3, [r7, #4]
 6620 0028 5A68     		ldr	r2, [r3, #4]
 6621              		.loc 1 3066 50 discriminator 2
 6622 002a FB68     		ldr	r3, [r7, #12]
 6623 002c DA60     		str	r2, [r3, #12]
3067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
3068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = p_irq->channelx_compare_handle;
 6624              		.loc 1 3068 57 discriminator 2
 6625 002e 7B68     		ldr	r3, [r7, #4]
 6626 0030 9A68     		ldr	r2, [r3, #8]
 6627              		.loc 1 3068 50 discriminator 2
 6628 0032 FB68     		ldr	r3, [r7, #12]
 6629 0034 1A61     		str	r2, [r3, #16]
3069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* clear the TIMER interrupt flag */
3070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 6630              		.loc 1 3070 5 discriminator 2
 6631 0036 FB68     		ldr	r3, [r7, #12]
 6632 0038 1B68     		ldr	r3, [r3]
 6633 003a 0221     		movs	r1, #2
 6634 003c 1846     		mov	r0, r3
 6635 003e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 6636              		.loc 1 3071 5 discriminator 2
 6637 0042 FB68     		ldr	r3, [r7, #12]
 6638 0044 1B68     		ldr	r3, [r3]
 6639 0046 0421     		movs	r1, #4
 6640 0048 1846     		mov	r0, r3
 6641 004a FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the TIMER interrupt */
3073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 6642              		.loc 1 3073 5 discriminator 2
 6643 004e FB68     		ldr	r3, [r7, #12]
 6644 0050 1B68     		ldr	r3, [r3]
 6645 0052 0221     		movs	r1, #2
 6646 0054 1846     		mov	r0, r3
 6647 0056 FFF7FEFF 		bl	hals_timer_interrupt_enable
3074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 6648              		.loc 1 3074 5 discriminator 2
 6649 005a FB68     		ldr	r3, [r7, #12]
 6650 005c 1B68     		ldr	r3, [r3]
 6651 005e 0421     		movs	r1, #4
 6652 0060 1846     		mov	r0, r3
 6653 0062 FFF7FEFF 		bl	hals_timer_interrupt_enable
3075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel_out) {
 6654              		.loc 1 3075 5 discriminator 2
 6655 0066 7B89     		ldrh	r3, [r7, #10]
 6656 0068 002B     		cmp	r3, #0
 6657 006a 02D0     		beq	.L310
 6658              		.loc 1 3075 5 is_stmt 0
 6659 006c 012B     		cmp	r3, #1
 6660 006e 0FD0     		beq	.L311
 6661 0070 1DE0     		b	.L314
 6662              	.L310:
3076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 6663              		.loc 1 3078 9 is_stmt 1
 6664 0072 FB68     		ldr	r3, [r7, #12]
 6665 0074 1B68     		ldr	r3, [r3]
 6666 0076 0122     		movs	r2, #1
 6667 0078 0121     		movs	r1, #1
 6668 007a 1846     		mov	r0, r3
 6669 007c FFF7FEFF 		bl	hals_timer_channel_output_state_config
3079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_complementary_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_C
 6670              		.loc 1 3079 9
 6671 0080 FB68     		ldr	r3, [r7, #12]
 6672 0082 1B68     		ldr	r3, [r3]
 6673 0084 0422     		movs	r2, #4
 6674 0086 0021     		movs	r1, #0
 6675 0088 1846     		mov	r0, r3
 6676 008a FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
3080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 6677              		.loc 1 3080 9
 6678 008e 11E0     		b	.L313
 6679              	.L311:
3081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 6680              		.loc 1 3083 9
 6681 0090 FB68     		ldr	r3, [r7, #12]
 6682 0092 1B68     		ldr	r3, [r3]
 6683 0094 0122     		movs	r2, #1
 6684 0096 0021     		movs	r1, #0
 6685 0098 1846     		mov	r0, r3
 6686 009a FFF7FEFF 		bl	hals_timer_channel_output_state_config
3084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_complementary_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_C
 6687              		.loc 1 3084 9
 6688 009e FB68     		ldr	r3, [r7, #12]
 6689 00a0 1B68     		ldr	r3, [r3]
 6690 00a2 0422     		movs	r2, #4
 6691 00a4 0121     		movs	r1, #1
 6692 00a6 1846     		mov	r0, r3
 6693 00a8 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
3085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 6694              		.loc 1 3085 9
 6695 00ac 02E0     		b	.L313
 6696              	.L314:
3086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel_out] value is invalid");
3088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 6697              		.loc 1 3088 16
 6698 00ae 6FF00503 		mvn	r3, #5
 6699 00b2 08E0     		b	.L309
 6700              	.L313:
3089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
3091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, ENABLE);
 6701              		.loc 1 3091 5
 6702 00b4 0121     		movs	r1, #1
 6703 00b6 F868     		ldr	r0, [r7, #12]
 6704 00b8 FFF7FEFF 		bl	_timer_primary_output_config
3092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 6705              		.loc 1 3094 5
 6706 00bc FB68     		ldr	r3, [r7, #12]
 6707 00be 0022     		movs	r2, #0
 6708 00c0 83F85620 		strb	r2, [r3, #86]
3095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 6709              		.loc 1 3095 12
 6710 00c4 0023     		movs	r3, #0
 6711              	.L309:
3096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 6712              		.loc 1 3096 1
 6713 00c6 1846     		mov	r0, r3
 6714 00c8 1037     		adds	r7, r7, #16
 6715              		.cfi_def_cfa_offset 8
 6716 00ca BD46     		mov	sp, r7
 6717              		.cfi_def_cfa_register 13
 6718              		@ sp needed
 6719 00cc 80BD     		pop	{r7, pc}
 6720              		.cfi_endproc
 6721              	.LFE163:
 6723              		.section	.text.hal_timer_single_pulse_complementary_channel_stop_interrupt,"ax",%progbits
 6724              		.align	1
 6725              		.global	hal_timer_single_pulse_complementary_channel_stop_interrupt
 6726              		.syntax unified
 6727              		.thumb
 6728              		.thumb_func
 6729              		.fpu softvfp
 6731              	hal_timer_single_pulse_complementary_channel_stop_interrupt:
 6732              	.LFB164:
3097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER complementary channel single pulse mode and channel interrupt
3100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel_out:
3104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
3105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14))
3106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
3107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, HAL_ERR
3109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_single_pulse_complementary_channel_stop_interrupt(hal_timer_dev_struct *timer_dev
3111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6733              		.loc 1 3111 1
 6734              		.cfi_startproc
 6735              		@ args = 0, pretend = 0, frame = 16
 6736              		@ frame_needed = 1, uses_anonymous_args = 0
 6737 0000 80B5     		push	{r7, lr}
 6738              		.cfi_def_cfa_offset 8
 6739              		.cfi_offset 7, -8
 6740              		.cfi_offset 14, -4
 6741 0002 84B0     		sub	sp, sp, #16
 6742              		.cfi_def_cfa_offset 24
 6743 0004 00AF     		add	r7, sp, #0
 6744              		.cfi_def_cfa_register 7
 6745 0006 7860     		str	r0, [r7, #4]
 6746 0008 0B46     		mov	r3, r1
 6747 000a 7B80     		strh	r3, [r7, #2]	@ movhi
3112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
3113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 6748              		.loc 1 3122 5
 6749 000c 7B68     		ldr	r3, [r7, #4]
 6750 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 6751 0012 012B     		cmp	r3, #1
 6752 0014 02D1     		bne	.L316
 6753              		.loc 1 3122 5 is_stmt 0 discriminator 1
 6754 0016 6FF00103 		mvn	r3, #1
 6755 001a 55E0     		b	.L317
 6756              	.L316:
 6757              		.loc 1 3122 5 discriminator 2
 6758 001c 7B68     		ldr	r3, [r7, #4]
 6759 001e 0122     		movs	r2, #1
 6760 0020 83F85620 		strb	r2, [r3, #86]
3123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER input capture interrupt handler set */
3125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = NULL;
 6761              		.loc 1 3125 50 is_stmt 1 discriminator 2
 6762 0024 7B68     		ldr	r3, [r7, #4]
 6763 0026 0022     		movs	r2, #0
 6764 0028 DA60     		str	r2, [r3, #12]
3126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
3127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = NULL;
 6765              		.loc 1 3127 50 discriminator 2
 6766 002a 7B68     		ldr	r3, [r7, #4]
 6767 002c 0022     		movs	r2, #0
 6768 002e 1A61     		str	r2, [r3, #16]
3128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* clear the TIMER interrupt flag */
3129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 6769              		.loc 1 3129 5 discriminator 2
 6770 0030 7B68     		ldr	r3, [r7, #4]
 6771 0032 1B68     		ldr	r3, [r3]
 6772 0034 0221     		movs	r1, #2
 6773 0036 1846     		mov	r0, r3
 6774 0038 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 6775              		.loc 1 3130 5 discriminator 2
 6776 003c 7B68     		ldr	r3, [r7, #4]
 6777 003e 1B68     		ldr	r3, [r3]
 6778 0040 0421     		movs	r1, #4
 6779 0042 1846     		mov	r0, r3
 6780 0044 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable the TIMER interrupt */
3132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 6781              		.loc 1 3132 5 discriminator 2
 6782 0048 7B68     		ldr	r3, [r7, #4]
 6783 004a 1B68     		ldr	r3, [r3]
 6784 004c 0221     		movs	r1, #2
 6785 004e 1846     		mov	r0, r3
 6786 0050 FFF7FEFF 		bl	hals_timer_interrupt_disable
3133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 6787              		.loc 1 3133 5 discriminator 2
 6788 0054 7B68     		ldr	r3, [r7, #4]
 6789 0056 1B68     		ldr	r3, [r3]
 6790 0058 0421     		movs	r1, #4
 6791 005a 1846     		mov	r0, r3
 6792 005c FFF7FEFF 		bl	hals_timer_interrupt_disable
3134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel_out) {
 6793              		.loc 1 3134 5 discriminator 2
 6794 0060 7B88     		ldrh	r3, [r7, #2]
 6795 0062 002B     		cmp	r3, #0
 6796 0064 02D0     		beq	.L318
 6797              		.loc 1 3134 5 is_stmt 0
 6798 0066 012B     		cmp	r3, #1
 6799 0068 0FD0     		beq	.L319
 6800 006a 1DE0     		b	.L322
 6801              	.L318:
3135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 6802              		.loc 1 3137 9 is_stmt 1
 6803 006c 7B68     		ldr	r3, [r7, #4]
 6804 006e 1B68     		ldr	r3, [r3]
 6805 0070 0022     		movs	r2, #0
 6806 0072 0121     		movs	r1, #1
 6807 0074 1846     		mov	r0, r3
 6808 0076 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_complementary_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_C
 6809              		.loc 1 3138 9
 6810 007a 7B68     		ldr	r3, [r7, #4]
 6811 007c 1B68     		ldr	r3, [r3]
 6812 007e 0022     		movs	r2, #0
 6813 0080 0021     		movs	r1, #0
 6814 0082 1846     		mov	r0, r3
 6815 0084 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
3139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 6816              		.loc 1 3139 9
 6817 0088 11E0     		b	.L321
 6818              	.L319:
3140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 6819              		.loc 1 3142 9
 6820 008a 7B68     		ldr	r3, [r7, #4]
 6821 008c 1B68     		ldr	r3, [r3]
 6822 008e 0022     		movs	r2, #0
 6823 0090 0021     		movs	r1, #0
 6824 0092 1846     		mov	r0, r3
 6825 0094 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_complementary_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_C
 6826              		.loc 1 3143 9
 6827 0098 7B68     		ldr	r3, [r7, #4]
 6828 009a 1B68     		ldr	r3, [r3]
 6829 009c 0022     		movs	r2, #0
 6830 009e 0121     		movs	r1, #1
 6831 00a0 1846     		mov	r0, r3
 6832 00a2 FFF7FEFF 		bl	hals_timer_channel_complementary_output_state_config
3144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 6833              		.loc 1 3144 9
 6834 00a6 02E0     		b	.L321
 6835              	.L322:
3145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("parameter [channel_out] value is invalid");
3147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 6836              		.loc 1 3147 16
 6837 00a8 6FF00503 		mvn	r3, #5
 6838 00ac 0CE0     		b	.L317
 6839              	.L321:
3148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable or disable TIMER primary output */
3150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     _timer_primary_output_config(timer_dev, DISABLE);
 6840              		.loc 1 3150 5
 6841 00ae 0021     		movs	r1, #0
 6842 00b0 7868     		ldr	r0, [r7, #4]
 6843 00b2 FFF7FEFF 		bl	_timer_primary_output_config
3151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
3152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 6844              		.loc 1 3152 15
 6845 00b6 7868     		ldr	r0, [r7, #4]
 6846 00b8 FFF7FEFF 		bl	_timer_disable
 6847 00bc F860     		str	r0, [r7, #12]
3153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 6848              		.loc 1 3155 5
 6849 00be 7B68     		ldr	r3, [r7, #4]
 6850 00c0 0022     		movs	r2, #0
 6851 00c2 83F85620 		strb	r2, [r3, #86]
3156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 6852              		.loc 1 3156 12
 6853 00c6 FB68     		ldr	r3, [r7, #12]
 6854              	.L317:
3157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 6855              		.loc 1 3157 1
 6856 00c8 1846     		mov	r0, r3
 6857 00ca 1037     		adds	r7, r7, #16
 6858              		.cfi_def_cfa_offset 8
 6859 00cc BD46     		mov	sp, r7
 6860              		.cfi_def_cfa_register 13
 6861              		@ sp needed
 6862 00ce 80BD     		pop	{r7, pc}
 6863              		.cfi_endproc
 6864              	.LFE164:
 6866              		.section	.text.hal_timer_slave_mode_interrupt_config,"ax",%progbits
 6867              		.align	1
 6868              		.global	hal_timer_slave_mode_interrupt_config
 6869              		.syntax unified
 6870              		.thumb
 6871              		.thumb_func
 6872              		.fpu softvfp
 6874              	hal_timer_slave_mode_interrupt_config:
 6875              	.LFB165:
3158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER slave mode and interrupt
3161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_slavemode: TIMER slave mode configuration structure
3165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   slavemode: the argument could be selected from enumeration <hal_timer_slave_mode_
3166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_selection: the argument could be selected from enumeration <hal_timer_inp
3167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_polarity:
3168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
3169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_ETI_POLARITY_RISING: trigger input source is ETI, active hi
3170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_ETI_POLARITY_FALLING: trigger input source is ETI, active l
3171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_RISING: trigger input source is CIx(x=0,1), rising
3172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_FALLING: trigger input source is CIx(x=0,1), falli
3173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_CLOCK_TRIGGER_POLARITY_BOTH_EDGE: trigger input source is CI0F_ED, both r
3174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_prescaler:
3175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
3176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_OFF: external trigger no divided
3177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV2: external trigger divided by 2
3178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV4: external trigger divided by 4
3179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV8: external trigger divided by 8
3180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_filter: 0~15
3181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
3182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, details
3184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_slave_mode_interrupt_config(hal_timer_dev_struct *timer_dev, hal_timer_slave_mode
3186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 6876              		.loc 1 3186 1
 6877              		.cfi_startproc
 6878              		@ args = 0, pretend = 0, frame = 16
 6879              		@ frame_needed = 1, uses_anonymous_args = 0
 6880 0000 80B5     		push	{r7, lr}
 6881              		.cfi_def_cfa_offset 8
 6882              		.cfi_offset 7, -8
 6883              		.cfi_offset 14, -4
 6884 0002 84B0     		sub	sp, sp, #16
 6885              		.cfi_def_cfa_offset 24
 6886 0004 00AF     		add	r7, sp, #0
 6887              		.cfi_def_cfa_register 7
 6888 0006 F860     		str	r0, [r7, #12]
 6889 0008 B960     		str	r1, [r7, #8]
 6890 000a 7A60     		str	r2, [r7, #4]
3187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((NULL == timer_dev) || (NULL == timer_slavemode)) {
3190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] or [timer_slavemode] address is invalid");
3191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if defined(GD32F350)
3194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER5 == timer_dev->periph) || (TIMER13 == timer_dev->periph) || (TIMER15 == timer_dev->pe
3196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_slavemode->slavemode] of [timer_dev] is invalid");
3197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
3198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
3200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER13 == timer_dev->periph) || (TIMER15 == timer_dev->periph) || (TIMER16 == timer_dev->p
3202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_slavemode->slavemode] of [timer_dev] is invalid");
3203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
3204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 */
3206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER_TRIGGER_SOURCE_ETIFP == timer_slavemode->trigger_selection) && (TIMER14 == timer_dev-
3208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_slavemode->trigger_selection] value of [timer_dev] is invalid");
3209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
3210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_TRIGGER_SOURCE_DISABLE == timer_slavemode->trigger_selection) {
3212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("the [timer_slavemode->trigger_selection] value of [timer_dev] is invalid");
3213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
3214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER trigger interrupt handler set */
3218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.trigger_handle = p_irq->trigger_handle;
 6891              		.loc 1 3218 48
 6892 000c 7B68     		ldr	r3, [r7, #4]
 6893 000e 1A69     		ldr	r2, [r3, #16]
 6894              		.loc 1 3218 41
 6895 0010 FB68     		ldr	r3, [r7, #12]
 6896 0012 9A61     		str	r2, [r3, #24]
3219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(timer_slavemode->trigger_selection) {
 6897              		.loc 1 3220 27
 6898 0014 BB68     		ldr	r3, [r7, #8]
 6899 0016 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 6900              		.loc 1 3220 5
 6901 0018 702B     		cmp	r3, #112
 6902 001a 00F0B480 		beq	.L324
 6903 001e 702B     		cmp	r3, #112
 6904 0020 00F3BC80 		bgt	.L325
 6905 0024 602B     		cmp	r3, #96
 6906 0026 56D0     		beq	.L326
 6907 0028 602B     		cmp	r3, #96
 6908 002a 00F3B780 		bgt	.L325
 6909 002e 502B     		cmp	r3, #80
 6910 0030 1BD0     		beq	.L327
 6911 0032 502B     		cmp	r3, #80
 6912 0034 00F3B280 		bgt	.L325
 6913 0038 402B     		cmp	r3, #64
 6914 003a 00F08380 		beq	.L328
 6915 003e 402B     		cmp	r3, #64
 6916 0040 00F3AC80 		bgt	.L325
 6917 0044 302B     		cmp	r3, #48
 6918 0046 00F0AC80 		beq	.L335
 6919 004a 302B     		cmp	r3, #48
 6920 004c 00F3A680 		bgt	.L325
 6921 0050 202B     		cmp	r3, #32
 6922 0052 00F0A880 		beq	.L336
 6923 0056 202B     		cmp	r3, #32
 6924 0058 00F3A080 		bgt	.L325
 6925 005c 002B     		cmp	r3, #0
 6926 005e 00F0A480 		beq	.L337
 6927 0062 102B     		cmp	r3, #16
 6928 0064 00F0A380 		beq	.L338
 6929 0068 98E0     		b	.L325
 6930              	.L327:
3221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI0:
3222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* no need to config polarity, prescaler, filter */
3223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
3224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI1:
3225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* no need to config polarity, prescaler, filter */
3226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
3227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI2:
3228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* no need to config polarity, prescaler, filter */
3229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
3230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI3:
3231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* no need to config polarity, prescaler, filter */
3232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
3233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_CI0FE0:
3234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0EN bit */
3235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0EN | TIMER_CHCTL2_CH0NEN));
 6931              		.loc 1 3235 9
 6932 006a FB68     		ldr	r3, [r7, #12]
 6933 006c 1B68     		ldr	r3, [r3]
 6934              		.loc 1 3235 41
 6935 006e 2033     		adds	r3, r3, #32
 6936 0070 1B68     		ldr	r3, [r3]
 6937              		.loc 1 3235 9
 6938 0072 FA68     		ldr	r2, [r7, #12]
 6939 0074 1268     		ldr	r2, [r2]
 6940              		.loc 1 3235 41
 6941 0076 2032     		adds	r2, r2, #32
 6942 0078 23F00503 		bic	r3, r3, #5
 6943 007c 1360     		str	r3, [r2]
3236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0P and CH0NP bits */
3237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 6944              		.loc 1 3237 9
 6945 007e FB68     		ldr	r3, [r7, #12]
 6946 0080 1B68     		ldr	r3, [r3]
 6947              		.loc 1 3237 41
 6948 0082 2033     		adds	r3, r3, #32
 6949 0084 1B68     		ldr	r3, [r3]
 6950              		.loc 1 3237 9
 6951 0086 FA68     		ldr	r2, [r7, #12]
 6952 0088 1268     		ldr	r2, [r2]
 6953              		.loc 1 3237 41
 6954 008a 2032     		adds	r2, r2, #32
 6955 008c 23F00A03 		bic	r3, r3, #10
 6956 0090 1360     		str	r3, [r2]
3238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config polarity */
3239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) |= (uint32_t)(timer_slavemode->trigger_polarity);
 6957              		.loc 1 3239 9
 6958 0092 FB68     		ldr	r3, [r7, #12]
 6959 0094 1B68     		ldr	r3, [r3]
 6960              		.loc 1 3239 41
 6961 0096 2033     		adds	r3, r3, #32
 6962 0098 1A68     		ldr	r2, [r3]
 6963              		.loc 1 3239 70
 6964 009a BB68     		ldr	r3, [r7, #8]
 6965 009c 5B68     		ldr	r3, [r3, #4]
 6966              		.loc 1 3239 9
 6967 009e F968     		ldr	r1, [r7, #12]
 6968 00a0 0968     		ldr	r1, [r1]
 6969              		.loc 1 3239 41
 6970 00a2 2031     		adds	r1, r1, #32
 6971 00a4 1343     		orrs	r3, r3, r2
 6972 00a6 0B60     		str	r3, [r1]
3240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
3241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 6973              		.loc 1 3241 9
 6974 00a8 FB68     		ldr	r3, [r7, #12]
 6975 00aa 1B68     		ldr	r3, [r3]
 6976              		.loc 1 3241 41
 6977 00ac 1833     		adds	r3, r3, #24
 6978 00ae 1B68     		ldr	r3, [r3]
 6979              		.loc 1 3241 9
 6980 00b0 FA68     		ldr	r2, [r7, #12]
 6981 00b2 1268     		ldr	r2, [r2]
 6982              		.loc 1 3241 41
 6983 00b4 1832     		adds	r2, r2, #24
 6984 00b6 23F0F003 		bic	r3, r3, #240
 6985 00ba 1360     		str	r3, [r2]
3242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config filter */
3243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)((uint32_t)(timer_slavemode->trigger_filter) <
 6986              		.loc 1 3243 9
 6987 00bc FB68     		ldr	r3, [r7, #12]
 6988 00be 1B68     		ldr	r3, [r3]
 6989              		.loc 1 3243 41
 6990 00c0 1833     		adds	r3, r3, #24
 6991 00c2 1A68     		ldr	r2, [r3]
 6992              		.loc 1 3243 81
 6993 00c4 BB68     		ldr	r3, [r7, #8]
 6994 00c6 DB68     		ldr	r3, [r3, #12]
 6995              		.loc 1 3243 44
 6996 00c8 1B01     		lsls	r3, r3, #4
 6997              		.loc 1 3243 9
 6998 00ca F968     		ldr	r1, [r7, #12]
 6999 00cc 0968     		ldr	r1, [r1]
 7000              		.loc 1 3243 41
 7001 00ce 1831     		adds	r1, r1, #24
 7002 00d0 1343     		orrs	r3, r3, r2
 7003 00d2 0B60     		str	r3, [r1]
3244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7004              		.loc 1 3244 9
 7005 00d4 6CE0     		b	.L333
 7006              	.L326:
3245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_CI1FE1:
3246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1EN bit */
3247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1EN | TIMER_CHCTL2_CH1NEN));
 7007              		.loc 1 3247 9
 7008 00d6 FB68     		ldr	r3, [r7, #12]
 7009 00d8 1B68     		ldr	r3, [r3]
 7010              		.loc 1 3247 41
 7011 00da 2033     		adds	r3, r3, #32
 7012 00dc 1B68     		ldr	r3, [r3]
 7013              		.loc 1 3247 9
 7014 00de FA68     		ldr	r2, [r7, #12]
 7015 00e0 1268     		ldr	r2, [r2]
 7016              		.loc 1 3247 41
 7017 00e2 2032     		adds	r2, r2, #32
 7018 00e4 23F05003 		bic	r3, r3, #80
 7019 00e8 1360     		str	r3, [r2]
3248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1P and CH1NP bits */
3249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 7020              		.loc 1 3249 9
 7021 00ea FB68     		ldr	r3, [r7, #12]
 7022 00ec 1B68     		ldr	r3, [r3]
 7023              		.loc 1 3249 41
 7024 00ee 2033     		adds	r3, r3, #32
 7025 00f0 1B68     		ldr	r3, [r3]
 7026              		.loc 1 3249 9
 7027 00f2 FA68     		ldr	r2, [r7, #12]
 7028 00f4 1268     		ldr	r2, [r2]
 7029              		.loc 1 3249 41
 7030 00f6 2032     		adds	r2, r2, #32
 7031 00f8 23F0A003 		bic	r3, r3, #160
 7032 00fc 1360     		str	r3, [r2]
3250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config polarity */
3251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) |= (uint32_t)((uint32_t)(timer_slavemode->trigger_polarity)
 7033              		.loc 1 3251 9
 7034 00fe FB68     		ldr	r3, [r7, #12]
 7035 0100 1B68     		ldr	r3, [r3]
 7036              		.loc 1 3251 41
 7037 0102 2033     		adds	r3, r3, #32
 7038 0104 1A68     		ldr	r2, [r3]
 7039              		.loc 1 3251 81
 7040 0106 BB68     		ldr	r3, [r7, #8]
 7041 0108 5B68     		ldr	r3, [r3, #4]
 7042              		.loc 1 3251 44
 7043 010a 1B01     		lsls	r3, r3, #4
 7044              		.loc 1 3251 9
 7045 010c F968     		ldr	r1, [r7, #12]
 7046 010e 0968     		ldr	r1, [r1]
 7047              		.loc 1 3251 41
 7048 0110 2031     		adds	r1, r1, #32
 7049 0112 1343     		orrs	r3, r3, r2
 7050 0114 0B60     		str	r3, [r1]
3252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1CAPFLT bit */
3253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 7051              		.loc 1 3253 9
 7052 0116 FB68     		ldr	r3, [r7, #12]
 7053 0118 1B68     		ldr	r3, [r3]
 7054              		.loc 1 3253 41
 7055 011a 1833     		adds	r3, r3, #24
 7056 011c 1B68     		ldr	r3, [r3]
 7057              		.loc 1 3253 9
 7058 011e FA68     		ldr	r2, [r7, #12]
 7059 0120 1268     		ldr	r2, [r2]
 7060              		.loc 1 3253 41
 7061 0122 1832     		adds	r2, r2, #24
 7062 0124 23F47043 		bic	r3, r3, #61440
 7063 0128 1360     		str	r3, [r2]
3254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config filter */
3255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)((uint32_t)(timer_slavemode->trigger_filter) <
 7064              		.loc 1 3255 9
 7065 012a FB68     		ldr	r3, [r7, #12]
 7066 012c 1B68     		ldr	r3, [r3]
 7067              		.loc 1 3255 41
 7068 012e 1833     		adds	r3, r3, #24
 7069 0130 1A68     		ldr	r2, [r3]
 7070              		.loc 1 3255 81
 7071 0132 BB68     		ldr	r3, [r7, #8]
 7072 0134 DB68     		ldr	r3, [r3, #12]
 7073              		.loc 1 3255 44
 7074 0136 1B03     		lsls	r3, r3, #12
 7075              		.loc 1 3255 9
 7076 0138 F968     		ldr	r1, [r7, #12]
 7077 013a 0968     		ldr	r1, [r1]
 7078              		.loc 1 3255 41
 7079 013c 1831     		adds	r1, r1, #24
 7080 013e 1343     		orrs	r3, r3, r2
 7081 0140 0B60     		str	r3, [r1]
3256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7082              		.loc 1 3256 9
 7083 0142 35E0     		b	.L333
 7084              	.L328:
3257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_CI0FED:
3258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0EN bit */
3259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_dev->periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1EN | TIMER_CHCTL2_CH1NEN));
 7085              		.loc 1 3259 9
 7086 0144 FB68     		ldr	r3, [r7, #12]
 7087 0146 1B68     		ldr	r3, [r3]
 7088              		.loc 1 3259 41
 7089 0148 2033     		adds	r3, r3, #32
 7090 014a 1B68     		ldr	r3, [r3]
 7091              		.loc 1 3259 9
 7092 014c FA68     		ldr	r2, [r7, #12]
 7093 014e 1268     		ldr	r2, [r2]
 7094              		.loc 1 3259 41
 7095 0150 2032     		adds	r2, r2, #32
 7096 0152 23F05003 		bic	r3, r3, #80
 7097 0156 1360     		str	r3, [r2]
3260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
3261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 7098              		.loc 1 3261 9
 7099 0158 FB68     		ldr	r3, [r7, #12]
 7100 015a 1B68     		ldr	r3, [r3]
 7101              		.loc 1 3261 41
 7102 015c 1833     		adds	r3, r3, #24
 7103 015e 1B68     		ldr	r3, [r3]
 7104              		.loc 1 3261 9
 7105 0160 FA68     		ldr	r2, [r7, #12]
 7106 0162 1268     		ldr	r2, [r2]
 7107              		.loc 1 3261 41
 7108 0164 1832     		adds	r2, r2, #24
 7109 0166 23F0F003 		bic	r3, r3, #240
 7110 016a 1360     		str	r3, [r2]
3262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* config filter */
3263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_dev->periph) |= (uint32_t)((uint32_t)(timer_slavemode->trigger_filter) <
 7111              		.loc 1 3263 9
 7112 016c FB68     		ldr	r3, [r7, #12]
 7113 016e 1B68     		ldr	r3, [r3]
 7114              		.loc 1 3263 41
 7115 0170 1833     		adds	r3, r3, #24
 7116 0172 1A68     		ldr	r2, [r3]
 7117              		.loc 1 3263 81
 7118 0174 BB68     		ldr	r3, [r7, #8]
 7119 0176 DB68     		ldr	r3, [r3, #12]
 7120              		.loc 1 3263 44
 7121 0178 1B01     		lsls	r3, r3, #4
 7122              		.loc 1 3263 9
 7123 017a F968     		ldr	r1, [r7, #12]
 7124 017c 0968     		ldr	r1, [r1]
 7125              		.loc 1 3263 41
 7126 017e 1831     		adds	r1, r1, #24
 7127 0180 1343     		orrs	r3, r3, r2
 7128 0182 0B60     		str	r3, [r1]
3264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7129              		.loc 1 3264 9
 7130 0184 14E0     		b	.L333
 7131              	.L324:
3265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ETIFP:
3266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER external trigger input */
3267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_external_trigger_config(timer_dev->periph, timer_slavemode->trigger_prescaler,
 7132              		.loc 1 3267 9
 7133 0186 FB68     		ldr	r3, [r7, #12]
 7134 0188 1868     		ldr	r0, [r3]
 7135 018a BB68     		ldr	r3, [r7, #8]
 7136 018c 9968     		ldr	r1, [r3, #8]
 7137 018e BB68     		ldr	r3, [r7, #8]
 7138 0190 5A68     		ldr	r2, [r3, #4]
 7139 0192 BB68     		ldr	r3, [r7, #8]
 7140 0194 DB68     		ldr	r3, [r3, #12]
 7141 0196 FFF7FEFF 		bl	hals_timer_external_trigger_config
3268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                                            timer_slavemode->trigger_polarity, timer_slavemode->trig
3269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7142              		.loc 1 3269 9
 7143 019a 09E0     		b	.L333
 7144              	.L325:
3270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [timer_slavemode->trigger_selection] value is undefine");
3272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 7145              		.loc 1 3272 16
 7146 019c 6FF00503 		mvn	r3, #5
 7147 01a0 24E0     		b	.L334
 7148              	.L335:
3232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_CI0FE0:
 7149              		.loc 1 3232 9
 7150 01a2 00BF     		nop
 7151 01a4 04E0     		b	.L333
 7152              	.L336:
3229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI3:
 7153              		.loc 1 3229 9
 7154 01a6 00BF     		nop
 7155 01a8 02E0     		b	.L333
 7156              	.L337:
3223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI1:
 7157              		.loc 1 3223 9
 7158 01aa 00BF     		nop
 7159 01ac 00E0     		b	.L333
 7160              	.L338:
3226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_TRIGGER_SOURCE_ITI2:
 7161              		.loc 1 3226 9
 7162 01ae 00BF     		nop
 7163              	.L333:
3273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* select TIMER input trigger source  */
3276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_input_trigger_source_select(timer_dev->periph, timer_slavemode->trigger_selection);
 7164              		.loc 1 3276 5
 7165 01b0 FB68     		ldr	r3, [r7, #12]
 7166 01b2 1A68     		ldr	r2, [r3]
 7167              		.loc 1 3276 78
 7168 01b4 BB68     		ldr	r3, [r7, #8]
 7169 01b6 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 7170              		.loc 1 3276 5
 7171 01b8 1946     		mov	r1, r3
 7172 01ba 1046     		mov	r0, r2
 7173 01bc FFF7FEFF 		bl	hals_timer_input_trigger_source_select
3277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* select TIMER slave mode */
3278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_slave_mode_select(timer_dev->periph, timer_slavemode->slavemode);
 7174              		.loc 1 3278 5
 7175 01c0 FB68     		ldr	r3, [r7, #12]
 7176 01c2 1A68     		ldr	r2, [r3]
 7177              		.loc 1 3278 68
 7178 01c4 BB68     		ldr	r3, [r7, #8]
 7179 01c6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 7180              		.loc 1 3278 5
 7181 01c8 1946     		mov	r1, r3
 7182 01ca 1046     		mov	r0, r2
 7183 01cc FFF7FEFF 		bl	hals_timer_slave_mode_select
3279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the TIMER interrupt */
3281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_TRG);
 7184              		.loc 1 3281 5
 7185 01d0 FB68     		ldr	r3, [r7, #12]
 7186 01d2 1B68     		ldr	r3, [r3]
 7187 01d4 4021     		movs	r1, #64
 7188 01d6 1846     		mov	r0, r3
 7189 01d8 FFF7FEFF 		bl	hals_timer_interrupt_enable
3282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable the TIMER DMA trigger request */
3283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_TRGD);
 7190              		.loc 1 3283 5
 7191 01dc FB68     		ldr	r3, [r7, #12]
 7192 01de 1B68     		ldr	r3, [r3]
 7193 01e0 4FF48041 		mov	r1, #16384
 7194 01e4 1846     		mov	r0, r3
 7195 01e6 FFF7FEFF 		bl	hals_timer_dma_disable
3284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 7196              		.loc 1 3285 12
 7197 01ea 0023     		movs	r3, #0
 7198              	.L334:
3286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 7199              		.loc 1 3286 1
 7200 01ec 1846     		mov	r0, r3
 7201 01ee 1037     		adds	r7, r7, #16
 7202              		.cfi_def_cfa_offset 8
 7203 01f0 BD46     		mov	sp, r7
 7204              		.cfi_def_cfa_register 13
 7205              		@ sp needed
 7206 01f2 80BD     		pop	{r7, pc}
 7207              		.cfi_endproc
 7208              	.LFE165:
 7210              		.section	.text.hal_timer_decoder_start,"ax",%progbits
 7211              		.align	1
 7212              		.global	hal_timer_decoder_start
 7213              		.syntax unified
 7214              		.thumb
 7215              		.thumb_func
 7216              		.fpu softvfp
 7218              	hal_timer_decoder_start:
 7219              	.LFB166:
3287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER decoder mode
3290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
3294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
3295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0_1: TIMER channel0 and TIMER channel1
3298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
3300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_decoder_start(hal_timer_dev_struct *timer_dev, uint16_t channel)
3302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 7220              		.loc 1 3302 1
 7221              		.cfi_startproc
 7222              		@ args = 0, pretend = 0, frame = 8
 7223              		@ frame_needed = 1, uses_anonymous_args = 0
 7224 0000 80B5     		push	{r7, lr}
 7225              		.cfi_def_cfa_offset 8
 7226              		.cfi_offset 7, -8
 7227              		.cfi_offset 14, -4
 7228 0002 82B0     		sub	sp, sp, #8
 7229              		.cfi_def_cfa_offset 16
 7230 0004 00AF     		add	r7, sp, #0
 7231              		.cfi_def_cfa_register 7
 7232 0006 7860     		str	r0, [r7, #4]
 7233 0008 0B46     		mov	r3, r1
 7234 000a 7B80     		strh	r3, [r7, #2]	@ movhi
3303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 7235              		.loc 1 3312 5
 7236 000c 7B68     		ldr	r3, [r7, #4]
 7237 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 7238 0012 012B     		cmp	r3, #1
 7239 0014 02D1     		bne	.L340
 7240              		.loc 1 3312 5 is_stmt 0 discriminator 1
 7241 0016 6FF00103 		mvn	r3, #1
 7242 001a 39E0     		b	.L341
 7243              	.L340:
 7244              		.loc 1 3312 5 discriminator 2
 7245 001c 7B68     		ldr	r3, [r7, #4]
 7246 001e 0122     		movs	r2, #1
 7247 0020 83F85620 		strb	r2, [r3, #86]
3313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 7248              		.loc 1 3313 5 is_stmt 1 discriminator 2
 7249 0024 7B88     		ldrh	r3, [r7, #2]
 7250 0026 042B     		cmp	r3, #4
 7251 0028 16D0     		beq	.L342
 7252              		.loc 1 3313 5 is_stmt 0
 7253 002a 042B     		cmp	r3, #4
 7254 002c 23DC     		bgt	.L343
 7255 002e 002B     		cmp	r3, #0
 7256 0030 02D0     		beq	.L344
 7257 0032 012B     		cmp	r3, #1
 7258 0034 08D0     		beq	.L345
 7259 0036 1EE0     		b	.L343
 7260              	.L344:
3314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel 0 enable state */
3316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 7261              		.loc 1 3316 9 is_stmt 1
 7262 0038 7B68     		ldr	r3, [r7, #4]
 7263 003a 1B68     		ldr	r3, [r3]
 7264 003c 0122     		movs	r2, #1
 7265 003e 0021     		movs	r1, #0
 7266 0040 1846     		mov	r0, r3
 7267 0042 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7268              		.loc 1 3317 9
 7269 0046 19E0     		b	.L346
 7270              	.L345:
3318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel 1 enable state */
3320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 7271              		.loc 1 3320 9
 7272 0048 7B68     		ldr	r3, [r7, #4]
 7273 004a 1B68     		ldr	r3, [r3]
 7274 004c 0122     		movs	r2, #1
 7275 004e 0121     		movs	r1, #1
 7276 0050 1846     		mov	r0, r3
 7277 0052 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7278              		.loc 1 3321 9
 7279 0056 11E0     		b	.L346
 7280              	.L342:
3322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0_1:
3323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel 0 and channel 1 enable state */
3324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 7281              		.loc 1 3324 9
 7282 0058 7B68     		ldr	r3, [r7, #4]
 7283 005a 1B68     		ldr	r3, [r3]
 7284 005c 0122     		movs	r2, #1
 7285 005e 0021     		movs	r1, #0
 7286 0060 1846     		mov	r0, r3
 7287 0062 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 7288              		.loc 1 3325 9
 7289 0066 7B68     		ldr	r3, [r7, #4]
 7290 0068 1B68     		ldr	r3, [r3]
 7291 006a 0122     		movs	r2, #1
 7292 006c 0121     		movs	r1, #1
 7293 006e 1846     		mov	r0, r3
 7294 0070 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7295              		.loc 1 3326 9
 7296 0074 02E0     		b	.L346
 7297              	.L343:
3327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [channel] value is undefine");
3329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 7298              		.loc 1 3329 16
 7299 0076 6FF00503 		mvn	r3, #5
 7300 007a 09E0     		b	.L341
 7301              	.L346:
3330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
3332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_enable(timer_dev->periph);
 7302              		.loc 1 3332 5
 7303 007c 7B68     		ldr	r3, [r7, #4]
 7304 007e 1B68     		ldr	r3, [r3]
 7305 0080 1846     		mov	r0, r3
 7306 0082 FFF7FEFF 		bl	hals_timer_enable
3333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 7307              		.loc 1 3334 5
 7308 0086 7B68     		ldr	r3, [r7, #4]
 7309 0088 0022     		movs	r2, #0
 7310 008a 83F85620 		strb	r2, [r3, #86]
3335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 7311              		.loc 1 3335 12
 7312 008e 0023     		movs	r3, #0
 7313              	.L341:
3336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 7314              		.loc 1 3336 1
 7315 0090 1846     		mov	r0, r3
 7316 0092 0837     		adds	r7, r7, #8
 7317              		.cfi_def_cfa_offset 8
 7318 0094 BD46     		mov	sp, r7
 7319              		.cfi_def_cfa_register 13
 7320              		@ sp needed
 7321 0096 80BD     		pop	{r7, pc}
 7322              		.cfi_endproc
 7323              	.LFE166:
 7325              		.section	.text.hal_timer_decoder_stop,"ax",%progbits
 7326              		.align	1
 7327              		.global	hal_timer_decoder_stop
 7328              		.syntax unified
 7329              		.thumb
 7330              		.thumb_func
 7331              		.fpu softvfp
 7333              	hal_timer_decoder_stop:
 7334              	.LFB167:
3337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER decoder mode
3340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
3344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
3345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0_1: TIMER channel0 and TIMER channel1
3348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, HAL_ERR
3350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_decoder_stop(hal_timer_dev_struct *timer_dev, uint16_t channel)
3352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 7335              		.loc 1 3352 1
 7336              		.cfi_startproc
 7337              		@ args = 0, pretend = 0, frame = 16
 7338              		@ frame_needed = 1, uses_anonymous_args = 0
 7339 0000 80B5     		push	{r7, lr}
 7340              		.cfi_def_cfa_offset 8
 7341              		.cfi_offset 7, -8
 7342              		.cfi_offset 14, -4
 7343 0002 84B0     		sub	sp, sp, #16
 7344              		.cfi_def_cfa_offset 24
 7345 0004 00AF     		add	r7, sp, #0
 7346              		.cfi_def_cfa_register 7
 7347 0006 7860     		str	r0, [r7, #4]
 7348 0008 0B46     		mov	r3, r1
 7349 000a 7B80     		strh	r3, [r7, #2]	@ movhi
3353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
3354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 7350              		.loc 1 3363 5
 7351 000c 7B68     		ldr	r3, [r7, #4]
 7352 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 7353 0012 012B     		cmp	r3, #1
 7354 0014 02D1     		bne	.L348
 7355              		.loc 1 3363 5 is_stmt 0 discriminator 1
 7356 0016 6FF00103 		mvn	r3, #1
 7357 001a 38E0     		b	.L349
 7358              	.L348:
 7359              		.loc 1 3363 5 discriminator 2
 7360 001c 7B68     		ldr	r3, [r7, #4]
 7361 001e 0122     		movs	r2, #1
 7362 0020 83F85620 		strb	r2, [r3, #86]
3364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 7363              		.loc 1 3364 5 is_stmt 1 discriminator 2
 7364 0024 7B88     		ldrh	r3, [r7, #2]
 7365 0026 042B     		cmp	r3, #4
 7366 0028 16D0     		beq	.L350
 7367              		.loc 1 3364 5 is_stmt 0
 7368 002a 042B     		cmp	r3, #4
 7369 002c 23DC     		bgt	.L351
 7370 002e 002B     		cmp	r3, #0
 7371 0030 02D0     		beq	.L352
 7372 0032 012B     		cmp	r3, #1
 7373 0034 08D0     		beq	.L353
 7374 0036 1EE0     		b	.L351
 7375              	.L352:
3365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel 0 enable state */
3367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 7376              		.loc 1 3367 9 is_stmt 1
 7377 0038 7B68     		ldr	r3, [r7, #4]
 7378 003a 1B68     		ldr	r3, [r3]
 7379 003c 0022     		movs	r2, #0
 7380 003e 0021     		movs	r1, #0
 7381 0040 1846     		mov	r0, r3
 7382 0042 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7383              		.loc 1 3368 9
 7384 0046 19E0     		b	.L354
 7385              	.L353:
3369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel 1 enable state */
3371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 7386              		.loc 1 3371 9
 7387 0048 7B68     		ldr	r3, [r7, #4]
 7388 004a 1B68     		ldr	r3, [r3]
 7389 004c 0022     		movs	r2, #0
 7390 004e 0121     		movs	r1, #1
 7391 0050 1846     		mov	r0, r3
 7392 0052 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7393              		.loc 1 3372 9
 7394 0056 11E0     		b	.L354
 7395              	.L350:
3373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0_1:
3374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel 0 and channel 1 enable state */
3375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 7396              		.loc 1 3375 9
 7397 0058 7B68     		ldr	r3, [r7, #4]
 7398 005a 1B68     		ldr	r3, [r3]
 7399 005c 0022     		movs	r2, #0
 7400 005e 0021     		movs	r1, #0
 7401 0060 1846     		mov	r0, r3
 7402 0062 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 7403              		.loc 1 3376 9
 7404 0066 7B68     		ldr	r3, [r7, #4]
 7405 0068 1B68     		ldr	r3, [r3]
 7406 006a 0022     		movs	r2, #0
 7407 006c 0121     		movs	r1, #1
 7408 006e 1846     		mov	r0, r3
 7409 0070 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7410              		.loc 1 3377 9
 7411 0074 02E0     		b	.L354
 7412              	.L351:
3378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [channel] value is undefine");
3380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 7413              		.loc 1 3380 16
 7414 0076 6FF00503 		mvn	r3, #5
 7415 007a 08E0     		b	.L349
 7416              	.L354:
3381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
3383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 7417              		.loc 1 3383 15
 7418 007c 7868     		ldr	r0, [r7, #4]
 7419 007e FFF7FEFF 		bl	_timer_disable
 7420 0082 F860     		str	r0, [r7, #12]
3384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 7421              		.loc 1 3385 5
 7422 0084 7B68     		ldr	r3, [r7, #4]
 7423 0086 0022     		movs	r2, #0
 7424 0088 83F85620 		strb	r2, [r3, #86]
3386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 7425              		.loc 1 3386 12
 7426 008c FB68     		ldr	r3, [r7, #12]
 7427              	.L349:
3387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 7428              		.loc 1 3387 1
 7429 008e 1846     		mov	r0, r3
 7430 0090 1037     		adds	r7, r7, #16
 7431              		.cfi_def_cfa_offset 8
 7432 0092 BD46     		mov	sp, r7
 7433              		.cfi_def_cfa_register 13
 7434              		@ sp needed
 7435 0094 80BD     		pop	{r7, pc}
 7436              		.cfi_endproc
 7437              	.LFE167:
 7439              		.section	.text.hal_timer_decoder_start_interrupt,"ax",%progbits
 7440              		.align	1
 7441              		.global	hal_timer_decoder_start_interrupt
 7442              		.syntax unified
 7443              		.thumb
 7444              		.thumb_func
 7445              		.fpu softvfp
 7447              	hal_timer_decoder_start_interrupt:
 7448              	.LFB168:
3388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER decoder mode and channel interrupt
3391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
3395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
3396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0_1: TIMER channel0 and TIMER channel1
3399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
3400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
3402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_decoder_start_interrupt(hal_timer_dev_struct *timer_dev, uint16_t channel, hal_ti
3404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 7449              		.loc 1 3404 1
 7450              		.cfi_startproc
 7451              		@ args = 0, pretend = 0, frame = 16
 7452              		@ frame_needed = 1, uses_anonymous_args = 0
 7453 0000 80B5     		push	{r7, lr}
 7454              		.cfi_def_cfa_offset 8
 7455              		.cfi_offset 7, -8
 7456              		.cfi_offset 14, -4
 7457 0002 84B0     		sub	sp, sp, #16
 7458              		.cfi_def_cfa_offset 24
 7459 0004 00AF     		add	r7, sp, #0
 7460              		.cfi_def_cfa_register 7
 7461 0006 F860     		str	r0, [r7, #12]
 7462 0008 0B46     		mov	r3, r1
 7463 000a 7A60     		str	r2, [r7, #4]
 7464 000c 7B81     		strh	r3, [r7, #10]	@ movhi
3405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 7465              		.loc 1 3414 5
 7466 000e FB68     		ldr	r3, [r7, #12]
 7467 0010 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 7468 0014 012B     		cmp	r3, #1
 7469 0016 02D1     		bne	.L356
 7470              		.loc 1 3414 5 is_stmt 0 discriminator 1
 7471 0018 6FF00103 		mvn	r3, #1
 7472 001c 6DE0     		b	.L357
 7473              	.L356:
 7474              		.loc 1 3414 5 discriminator 2
 7475 001e FB68     		ldr	r3, [r7, #12]
 7476 0020 0122     		movs	r2, #1
 7477 0022 83F85620 		strb	r2, [r3, #86]
3415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
3417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = p_irq->channelx_capture_handle;
 7478              		.loc 1 3417 57 is_stmt 1 discriminator 2
 7479 0026 7B68     		ldr	r3, [r7, #4]
 7480 0028 5A68     		ldr	r2, [r3, #4]
 7481              		.loc 1 3417 50 discriminator 2
 7482 002a FB68     		ldr	r3, [r7, #12]
 7483 002c DA60     		str	r2, [r3, #12]
3418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 7484              		.loc 1 3418 5 discriminator 2
 7485 002e 7B89     		ldrh	r3, [r7, #10]
 7486 0030 042B     		cmp	r3, #4
 7487 0032 2ED0     		beq	.L358
 7488              		.loc 1 3418 5 is_stmt 0
 7489 0034 042B     		cmp	r3, #4
 7490 0036 53DC     		bgt	.L359
 7491 0038 002B     		cmp	r3, #0
 7492 003a 02D0     		beq	.L360
 7493 003c 012B     		cmp	r3, #1
 7494 003e 14D0     		beq	.L361
 7495 0040 4EE0     		b	.L359
 7496              	.L360:
3419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
3421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 7497              		.loc 1 3421 9 is_stmt 1
 7498 0042 FB68     		ldr	r3, [r7, #12]
 7499 0044 1B68     		ldr	r3, [r3]
 7500 0046 0221     		movs	r1, #2
 7501 0048 1846     		mov	r0, r3
 7502 004a FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
3423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 7503              		.loc 1 3423 9
 7504 004e FB68     		ldr	r3, [r7, #12]
 7505 0050 1B68     		ldr	r3, [r3]
 7506 0052 0221     		movs	r1, #2
 7507 0054 1846     		mov	r0, r3
 7508 0056 FFF7FEFF 		bl	hals_timer_interrupt_enable
3424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel 0 enable state */
3425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 7509              		.loc 1 3425 9
 7510 005a FB68     		ldr	r3, [r7, #12]
 7511 005c 1B68     		ldr	r3, [r3]
 7512 005e 0122     		movs	r2, #1
 7513 0060 0021     		movs	r1, #0
 7514 0062 1846     		mov	r0, r3
 7515 0064 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7516              		.loc 1 3426 9
 7517 0068 3DE0     		b	.L362
 7518              	.L361:
3427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
3429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 7519              		.loc 1 3429 9
 7520 006a FB68     		ldr	r3, [r7, #12]
 7521 006c 1B68     		ldr	r3, [r3]
 7522 006e 0421     		movs	r1, #4
 7523 0070 1846     		mov	r0, r3
 7524 0072 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
3431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 7525              		.loc 1 3431 9
 7526 0076 FB68     		ldr	r3, [r7, #12]
 7527 0078 1B68     		ldr	r3, [r3]
 7528 007a 0421     		movs	r1, #4
 7529 007c 1846     		mov	r0, r3
 7530 007e FFF7FEFF 		bl	hals_timer_interrupt_enable
3432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel 1 enable state */
3433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 7531              		.loc 1 3433 9
 7532 0082 FB68     		ldr	r3, [r7, #12]
 7533 0084 1B68     		ldr	r3, [r3]
 7534 0086 0122     		movs	r2, #1
 7535 0088 0121     		movs	r1, #1
 7536 008a 1846     		mov	r0, r3
 7537 008c FFF7FEFF 		bl	hals_timer_channel_output_state_config
3434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7538              		.loc 1 3434 9
 7539 0090 29E0     		b	.L362
 7540              	.L358:
3435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0_1:
3436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
3437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 7541              		.loc 1 3437 9
 7542 0092 FB68     		ldr	r3, [r7, #12]
 7543 0094 1B68     		ldr	r3, [r3]
 7544 0096 0221     		movs	r1, #2
 7545 0098 1846     		mov	r0, r3
 7546 009a FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 7547              		.loc 1 3438 9
 7548 009e FB68     		ldr	r3, [r7, #12]
 7549 00a0 1B68     		ldr	r3, [r3]
 7550 00a2 0421     		movs	r1, #4
 7551 00a4 1846     		mov	r0, r3
 7552 00a6 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
3440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 7553              		.loc 1 3440 9
 7554 00aa FB68     		ldr	r3, [r7, #12]
 7555 00ac 1B68     		ldr	r3, [r3]
 7556 00ae 0221     		movs	r1, #2
 7557 00b0 1846     		mov	r0, r3
 7558 00b2 FFF7FEFF 		bl	hals_timer_interrupt_enable
3441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 7559              		.loc 1 3441 9
 7560 00b6 FB68     		ldr	r3, [r7, #12]
 7561 00b8 1B68     		ldr	r3, [r3]
 7562 00ba 0421     		movs	r1, #4
 7563 00bc 1846     		mov	r0, r3
 7564 00be FFF7FEFF 		bl	hals_timer_interrupt_enable
3442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 7565              		.loc 1 3443 9
 7566 00c2 FB68     		ldr	r3, [r7, #12]
 7567 00c4 1B68     		ldr	r3, [r3]
 7568 00c6 0122     		movs	r2, #1
 7569 00c8 0021     		movs	r1, #0
 7570 00ca 1846     		mov	r0, r3
 7571 00cc FFF7FEFF 		bl	hals_timer_channel_output_state_config
3444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 7572              		.loc 1 3444 9
 7573 00d0 FB68     		ldr	r3, [r7, #12]
 7574 00d2 1B68     		ldr	r3, [r3]
 7575 00d4 0122     		movs	r2, #1
 7576 00d6 0121     		movs	r1, #1
 7577 00d8 1846     		mov	r0, r3
 7578 00da FFF7FEFF 		bl	hals_timer_channel_output_state_config
3445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7579              		.loc 1 3445 9
 7580 00de 02E0     		b	.L362
 7581              	.L359:
3446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [channel] value is undefine");
3448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 7582              		.loc 1 3448 16
 7583 00e0 6FF00503 		mvn	r3, #5
 7584 00e4 09E0     		b	.L357
 7585              	.L362:
3449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
3451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_enable(timer_dev->periph);
 7586              		.loc 1 3451 5
 7587 00e6 FB68     		ldr	r3, [r7, #12]
 7588 00e8 1B68     		ldr	r3, [r3]
 7589 00ea 1846     		mov	r0, r3
 7590 00ec FFF7FEFF 		bl	hals_timer_enable
3452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 7591              		.loc 1 3453 5
 7592 00f0 FB68     		ldr	r3, [r7, #12]
 7593 00f2 0022     		movs	r2, #0
 7594 00f4 83F85620 		strb	r2, [r3, #86]
3454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 7595              		.loc 1 3455 12
 7596 00f8 0023     		movs	r3, #0
 7597              	.L357:
3456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 7598              		.loc 1 3456 1
 7599 00fa 1846     		mov	r0, r3
 7600 00fc 1037     		adds	r7, r7, #16
 7601              		.cfi_def_cfa_offset 8
 7602 00fe BD46     		mov	sp, r7
 7603              		.cfi_def_cfa_register 13
 7604              		@ sp needed
 7605 0100 80BD     		pop	{r7, pc}
 7606              		.cfi_endproc
 7607              	.LFE168:
 7609              		.section	.text.hal_timer_decoder_stop_interrupt,"ax",%progbits
 7610              		.align	1
 7611              		.global	hal_timer_decoder_stop_interrupt
 7612              		.syntax unified
 7613              		.thumb
 7614              		.thumb_func
 7615              		.fpu softvfp
 7617              	hal_timer_decoder_stop_interrupt:
 7618              	.LFB169:
3457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER decoder mode and channel interrupt
3460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
3464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
3465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0_1: TIMER channel0 and TIMER channel1
3468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, HAL_ERR
3470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_decoder_stop_interrupt(hal_timer_dev_struct *timer_dev, uint16_t channel)
3472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 7619              		.loc 1 3472 1
 7620              		.cfi_startproc
 7621              		@ args = 0, pretend = 0, frame = 16
 7622              		@ frame_needed = 1, uses_anonymous_args = 0
 7623 0000 80B5     		push	{r7, lr}
 7624              		.cfi_def_cfa_offset 8
 7625              		.cfi_offset 7, -8
 7626              		.cfi_offset 14, -4
 7627 0002 84B0     		sub	sp, sp, #16
 7628              		.cfi_def_cfa_offset 24
 7629 0004 00AF     		add	r7, sp, #0
 7630              		.cfi_def_cfa_register 7
 7631 0006 7860     		str	r0, [r7, #4]
 7632 0008 0B46     		mov	r3, r1
 7633 000a 7B80     		strh	r3, [r7, #2]	@ movhi
3473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
3474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 7634              		.loc 1 3483 5
 7635 000c 7B68     		ldr	r3, [r7, #4]
 7636 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 7637 0012 012B     		cmp	r3, #1
 7638 0014 02D1     		bne	.L364
 7639              		.loc 1 3483 5 is_stmt 0 discriminator 1
 7640 0016 6FF00103 		mvn	r3, #1
 7641 001a 6BE0     		b	.L365
 7642              	.L364:
 7643              		.loc 1 3483 5 discriminator 2
 7644 001c 7B68     		ldr	r3, [r7, #4]
 7645 001e 0122     		movs	r2, #1
 7646 0020 83F85620 		strb	r2, [r3, #86]
3484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
3485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = NULL;
 7647              		.loc 1 3485 50 is_stmt 1 discriminator 2
 7648 0024 7B68     		ldr	r3, [r7, #4]
 7649 0026 0022     		movs	r2, #0
 7650 0028 DA60     		str	r2, [r3, #12]
3486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 7651              		.loc 1 3486 5 discriminator 2
 7652 002a 7B88     		ldrh	r3, [r7, #2]
 7653 002c 042B     		cmp	r3, #4
 7654 002e 2ED0     		beq	.L366
 7655              		.loc 1 3486 5 is_stmt 0
 7656 0030 042B     		cmp	r3, #4
 7657 0032 53DC     		bgt	.L367
 7658 0034 002B     		cmp	r3, #0
 7659 0036 02D0     		beq	.L368
 7660 0038 012B     		cmp	r3, #1
 7661 003a 14D0     		beq	.L369
 7662 003c 4EE0     		b	.L367
 7663              	.L368:
3487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
3489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 7664              		.loc 1 3489 9 is_stmt 1
 7665 003e 7B68     		ldr	r3, [r7, #4]
 7666 0040 1B68     		ldr	r3, [r3]
 7667 0042 0221     		movs	r1, #2
 7668 0044 1846     		mov	r0, r3
 7669 0046 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
3491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 7670              		.loc 1 3491 9
 7671 004a 7B68     		ldr	r3, [r7, #4]
 7672 004c 1B68     		ldr	r3, [r3]
 7673 004e 0221     		movs	r1, #2
 7674 0050 1846     		mov	r0, r3
 7675 0052 FFF7FEFF 		bl	hals_timer_interrupt_disable
3492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 7676              		.loc 1 3493 9
 7677 0056 7B68     		ldr	r3, [r7, #4]
 7678 0058 1B68     		ldr	r3, [r3]
 7679 005a 0022     		movs	r2, #0
 7680 005c 0021     		movs	r1, #0
 7681 005e 1846     		mov	r0, r3
 7682 0060 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7683              		.loc 1 3494 9
 7684 0064 3DE0     		b	.L370
 7685              	.L369:
3495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
3497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 7686              		.loc 1 3497 9
 7687 0066 7B68     		ldr	r3, [r7, #4]
 7688 0068 1B68     		ldr	r3, [r3]
 7689 006a 0421     		movs	r1, #4
 7690 006c 1846     		mov	r0, r3
 7691 006e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
3499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 7692              		.loc 1 3499 9
 7693 0072 7B68     		ldr	r3, [r7, #4]
 7694 0074 1B68     		ldr	r3, [r3]
 7695 0076 0421     		movs	r1, #4
 7696 0078 1846     		mov	r0, r3
 7697 007a FFF7FEFF 		bl	hals_timer_interrupt_disable
3500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 7698              		.loc 1 3501 9
 7699 007e 7B68     		ldr	r3, [r7, #4]
 7700 0080 1B68     		ldr	r3, [r3]
 7701 0082 0022     		movs	r2, #0
 7702 0084 0121     		movs	r1, #1
 7703 0086 1846     		mov	r0, r3
 7704 0088 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7705              		.loc 1 3502 9
 7706 008c 29E0     		b	.L370
 7707              	.L366:
3503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0_1:
3504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear the TIMER interrupt flag */
3505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 7708              		.loc 1 3505 9
 7709 008e 7B68     		ldr	r3, [r7, #4]
 7710 0090 1B68     		ldr	r3, [r3]
 7711 0092 0221     		movs	r1, #2
 7712 0094 1846     		mov	r0, r3
 7713 0096 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 7714              		.loc 1 3506 9
 7715 009a 7B68     		ldr	r3, [r7, #4]
 7716 009c 1B68     		ldr	r3, [r3]
 7717 009e 0421     		movs	r1, #4
 7718 00a0 1846     		mov	r0, r3
 7719 00a2 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
3508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 7720              		.loc 1 3508 9
 7721 00a6 7B68     		ldr	r3, [r7, #4]
 7722 00a8 1B68     		ldr	r3, [r3]
 7723 00aa 0221     		movs	r1, #2
 7724 00ac 1846     		mov	r0, r3
 7725 00ae FFF7FEFF 		bl	hals_timer_interrupt_disable
3509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 7726              		.loc 1 3509 9
 7727 00b2 7B68     		ldr	r3, [r7, #4]
 7728 00b4 1B68     		ldr	r3, [r3]
 7729 00b6 0421     		movs	r1, #4
 7730 00b8 1846     		mov	r0, r3
 7731 00ba FFF7FEFF 		bl	hals_timer_interrupt_disable
3510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 7732              		.loc 1 3511 9
 7733 00be 7B68     		ldr	r3, [r7, #4]
 7734 00c0 1B68     		ldr	r3, [r3]
 7735 00c2 0022     		movs	r2, #0
 7736 00c4 0021     		movs	r1, #0
 7737 00c6 1846     		mov	r0, r3
 7738 00c8 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 7739              		.loc 1 3512 9
 7740 00cc 7B68     		ldr	r3, [r7, #4]
 7741 00ce 1B68     		ldr	r3, [r3]
 7742 00d0 0022     		movs	r2, #0
 7743 00d2 0121     		movs	r1, #1
 7744 00d4 1846     		mov	r0, r3
 7745 00d6 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7746              		.loc 1 3513 9
 7747 00da 02E0     		b	.L370
 7748              	.L367:
3514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [channel] value is undefine");
3516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 7749              		.loc 1 3516 16
 7750 00dc 6FF00503 		mvn	r3, #5
 7751 00e0 08E0     		b	.L365
 7752              	.L370:
3517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
3519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 7753              		.loc 1 3519 15
 7754 00e2 7868     		ldr	r0, [r7, #4]
 7755 00e4 FFF7FEFF 		bl	_timer_disable
 7756 00e8 F860     		str	r0, [r7, #12]
3520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 7757              		.loc 1 3521 5
 7758 00ea 7B68     		ldr	r3, [r7, #4]
 7759 00ec 0022     		movs	r2, #0
 7760 00ee 83F85620 		strb	r2, [r3, #86]
3522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 7761              		.loc 1 3522 12
 7762 00f2 FB68     		ldr	r3, [r7, #12]
 7763              	.L365:
3523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 7764              		.loc 1 3523 1
 7765 00f4 1846     		mov	r0, r3
 7766 00f6 1037     		adds	r7, r7, #16
 7767              		.cfi_def_cfa_offset 8
 7768 00f8 BD46     		mov	sp, r7
 7769              		.cfi_def_cfa_register 13
 7770              		@ sp needed
 7771 00fa 80BD     		pop	{r7, pc}
 7772              		.cfi_endproc
 7773              	.LFE169:
 7775              		.section	.text.hal_timer_decoder_start_dma,"ax",%progbits
 7776              		.align	1
 7777              		.global	hal_timer_decoder_start_dma
 7778              		.syntax unified
 7779              		.thumb
 7780              		.thumb_func
 7781              		.fpu softvfp
 7783              	hal_timer_decoder_start_dma:
 7784              	.LFB170:
3524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER decoder mode and channel DMA request
3527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
3531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
3532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0_1: TIMER channel0 and TIMER channel1
3535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA callback function pointer structure
3536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
3537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
3538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
3539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
3540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
3541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   error_handle: TIMER DMA transfer error interrupt handler
3542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  decoder_dma: TIMER decoder mode DMA transfer configuration structure
3543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   mem_addr0: TIMER DMA transfer memory address for TIMER_CH_0 DMA request
3544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   mem_addr1: TIMER DMA transfer memory address for TIMER_CH_1 DMA request
3545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   length: TIMER DMA transfer count, 0~65535
3546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
3548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_decoder_start_dma(hal_timer_dev_struct *timer_dev, uint16_t channel, hal_timer_dm
3550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 7785              		.loc 1 3550 1
 7786              		.cfi_startproc
 7787              		@ args = 0, pretend = 0, frame = 16
 7788              		@ frame_needed = 1, uses_anonymous_args = 0
 7789 0000 90B5     		push	{r4, r7, lr}
 7790              		.cfi_def_cfa_offset 12
 7791              		.cfi_offset 4, -12
 7792              		.cfi_offset 7, -8
 7793              		.cfi_offset 14, -4
 7794 0002 87B0     		sub	sp, sp, #28
 7795              		.cfi_def_cfa_offset 40
 7796 0004 02AF     		add	r7, sp, #8
 7797              		.cfi_def_cfa 7, 32
 7798 0006 F860     		str	r0, [r7, #12]
 7799 0008 7A60     		str	r2, [r7, #4]
 7800 000a 3B60     		str	r3, [r7]
 7801 000c 0B46     		mov	r3, r1	@ movhi
 7802 000e 7B81     		strh	r3, [r7, #10]	@ movhi
3551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 7803              		.loc 1 3560 5
 7804 0010 FB68     		ldr	r3, [r7, #12]
 7805 0012 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 7806 0016 012B     		cmp	r3, #1
 7807 0018 02D1     		bne	.L372
 7808              		.loc 1 3560 5 is_stmt 0 discriminator 1
 7809 001a 6FF00103 		mvn	r3, #1
 7810 001e CEE0     		b	.L373
 7811              	.L372:
 7812              		.loc 1 3560 5 discriminator 2
 7813 0020 FB68     		ldr	r3, [r7, #12]
 7814 0022 0122     		movs	r2, #1
 7815 0024 83F85620 		strb	r2, [r3, #86]
3561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle = dmacb->channelx_capture_dma_fu
 7816              		.loc 1 3561 75 is_stmt 1 discriminator 2
 7817 0028 7B68     		ldr	r3, [r7, #4]
 7818 002a 5A68     		ldr	r2, [r3, #4]
 7819              		.loc 1 3561 68 discriminator 2
 7820 002c FB68     		ldr	r3, [r7, #12]
 7821 002e 1A64     		str	r2, [r3, #64]
3562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.error_handle = dmacb->error_handle;
 7822              		.loc 1 3562 46 discriminator 2
 7823 0030 7B68     		ldr	r3, [r7, #4]
 7824 0032 5A69     		ldr	r2, [r3, #20]
 7825              		.loc 1 3562 39 discriminator 2
 7826 0034 FB68     		ldr	r3, [r7, #12]
 7827 0036 1A65     		str	r2, [r3, #80]
3563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 7828              		.loc 1 3564 5 discriminator 2
 7829 0038 7B89     		ldrh	r3, [r7, #10]
 7830 003a 042B     		cmp	r3, #4
 7831 003c 5DD0     		beq	.L374
 7832              		.loc 1 3564 5 is_stmt 0
 7833 003e 042B     		cmp	r3, #4
 7834 0040 00F3B080 		bgt	.L375
 7835 0044 002B     		cmp	r3, #0
 7836 0046 02D0     		beq	.L376
 7837 0048 012B     		cmp	r3, #1
 7838 004a 2BD0     		beq	.L377
 7839 004c AAE0     		b	.L375
 7840              	.L376:
3565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel DMA config */
3567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.full_finish_handle = _channelx_capture_dm
 7841              		.loc 1 3567 31 is_stmt 1
 7842 004e FB68     		ldr	r3, [r7, #12]
 7843 0050 5B6A     		ldr	r3, [r3, #36]
 7844              		.loc 1 3567 78
 7845 0052 5D4A     		ldr	r2, .L379
 7846 0054 DA60     		str	r2, [r3, #12]
3568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.half_finish_handle = NULL;
 7847              		.loc 1 3568 31
 7848 0056 FB68     		ldr	r3, [r7, #12]
 7849 0058 5B6A     		ldr	r3, [r3, #36]
 7850              		.loc 1 3568 78
 7851 005a 0022     		movs	r2, #0
 7852 005c 9A60     		str	r2, [r3, #8]
3569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.error_handle = _timer_dma_error;
 7853              		.loc 1 3569 31
 7854 005e FB68     		ldr	r3, [r7, #12]
 7855 0060 5B6A     		ldr	r3, [r3, #36]
 7856              		.loc 1 3569 72
 7857 0062 5A4A     		ldr	r2, .L379+4
 7858 0064 5A60     		str	r2, [r3, #4]
3570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
3571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0], TIMER_CH0CV_ADDRESS(timer
 7859              		.loc 1 3571 9
 7860 0066 FB68     		ldr	r3, [r7, #12]
 7861 0068 586A     		ldr	r0, [r3, #36]
 7862              		.loc 1 3571 75
 7863 006a FB68     		ldr	r3, [r7, #12]
 7864 006c 1B68     		ldr	r3, [r3]
 7865              		.loc 1 3571 9
 7866 006e 03F13401 		add	r1, r3, #52
 7867              		.loc 1 3571 136
 7868 0072 3B68     		ldr	r3, [r7]
 7869 0074 1B68     		ldr	r3, [r3]
 7870              		.loc 1 3571 9
 7871 0076 1C46     		mov	r4, r3
 7872 0078 3B68     		ldr	r3, [r7]
 7873 007a 1B89     		ldrh	r3, [r3, #8]
 7874 007c 0022     		movs	r2, #0
 7875 007e 0092     		str	r2, [sp]
 7876 0080 2246     		mov	r2, r4
 7877 0082 FFF7FEFF 		bl	hal_dma_start_interrupt
3572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
3573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH0D);
 7878              		.loc 1 3573 9
 7879 0086 FB68     		ldr	r3, [r7, #12]
 7880 0088 1B68     		ldr	r3, [r3]
 7881 008a 4FF40071 		mov	r1, #512
 7882 008e 1846     		mov	r0, r3
 7883 0090 FFF7FEFF 		bl	hals_timer_dma_enable
3574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 7884              		.loc 1 3575 9
 7885 0094 FB68     		ldr	r3, [r7, #12]
 7886 0096 1B68     		ldr	r3, [r3]
 7887 0098 0122     		movs	r2, #1
 7888 009a 0021     		movs	r1, #0
 7889 009c 1846     		mov	r0, r3
 7890 009e FFF7FEFF 		bl	hals_timer_channel_output_state_config
3576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7891              		.loc 1 3576 9
 7892 00a2 82E0     		b	.L378
 7893              	.L377:
3577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel DMA config */
3579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.full_finish_handle = _channelx_capture_dm
 7894              		.loc 1 3579 31
 7895 00a4 FB68     		ldr	r3, [r7, #12]
 7896 00a6 9B6A     		ldr	r3, [r3, #40]
 7897              		.loc 1 3579 78
 7898 00a8 474A     		ldr	r2, .L379
 7899 00aa DA60     		str	r2, [r3, #12]
3580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.half_finish_handle = NULL;
 7900              		.loc 1 3580 31
 7901 00ac FB68     		ldr	r3, [r7, #12]
 7902 00ae 9B6A     		ldr	r3, [r3, #40]
 7903              		.loc 1 3580 78
 7904 00b0 0022     		movs	r2, #0
 7905 00b2 9A60     		str	r2, [r3, #8]
3581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.error_handle = _timer_dma_error;
 7906              		.loc 1 3581 31
 7907 00b4 FB68     		ldr	r3, [r7, #12]
 7908 00b6 9B6A     		ldr	r3, [r3, #40]
 7909              		.loc 1 3581 72
 7910 00b8 444A     		ldr	r2, .L379+4
 7911 00ba 5A60     		str	r2, [r3, #4]
3582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
3583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1], TIMER_CH1CV_ADDRESS(timer
 7912              		.loc 1 3583 9
 7913 00bc FB68     		ldr	r3, [r7, #12]
 7914 00be 986A     		ldr	r0, [r3, #40]
 7915              		.loc 1 3583 75
 7916 00c0 FB68     		ldr	r3, [r7, #12]
 7917 00c2 1B68     		ldr	r3, [r3]
 7918              		.loc 1 3583 9
 7919 00c4 03F13801 		add	r1, r3, #56
 7920              		.loc 1 3583 136
 7921 00c8 3B68     		ldr	r3, [r7]
 7922 00ca 5B68     		ldr	r3, [r3, #4]
 7923              		.loc 1 3583 9
 7924 00cc 1C46     		mov	r4, r3
 7925 00ce 3B68     		ldr	r3, [r7]
 7926 00d0 1B89     		ldrh	r3, [r3, #8]
 7927 00d2 0022     		movs	r2, #0
 7928 00d4 0092     		str	r2, [sp]
 7929 00d6 2246     		mov	r2, r4
 7930 00d8 FFF7FEFF 		bl	hal_dma_start_interrupt
3584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
3585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH1D);
 7931              		.loc 1 3585 9
 7932 00dc FB68     		ldr	r3, [r7, #12]
 7933 00de 1B68     		ldr	r3, [r3]
 7934 00e0 4FF48061 		mov	r1, #1024
 7935 00e4 1846     		mov	r0, r3
 7936 00e6 FFF7FEFF 		bl	hals_timer_dma_enable
3586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 7937              		.loc 1 3587 9
 7938 00ea FB68     		ldr	r3, [r7, #12]
 7939 00ec 1B68     		ldr	r3, [r3]
 7940 00ee 0122     		movs	r2, #1
 7941 00f0 0121     		movs	r1, #1
 7942 00f2 1846     		mov	r0, r3
 7943 00f4 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 7944              		.loc 1 3588 9
 7945 00f8 57E0     		b	.L378
 7946              	.L374:
3589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0_1:
3590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel0 DMA config */
3591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.full_finish_handle = _channelx_capture_dm
 7947              		.loc 1 3591 31
 7948 00fa FB68     		ldr	r3, [r7, #12]
 7949 00fc 5B6A     		ldr	r3, [r3, #36]
 7950              		.loc 1 3591 78
 7951 00fe 324A     		ldr	r2, .L379
 7952 0100 DA60     		str	r2, [r3, #12]
3592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.half_finish_handle = NULL;
 7953              		.loc 1 3592 31
 7954 0102 FB68     		ldr	r3, [r7, #12]
 7955 0104 5B6A     		ldr	r3, [r3, #36]
 7956              		.loc 1 3592 78
 7957 0106 0022     		movs	r2, #0
 7958 0108 9A60     		str	r2, [r3, #8]
3593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.error_handle = _timer_dma_error;
 7959              		.loc 1 3593 31
 7960 010a FB68     		ldr	r3, [r7, #12]
 7961 010c 5B6A     		ldr	r3, [r3, #36]
 7962              		.loc 1 3593 72
 7963 010e 2F4A     		ldr	r2, .L379+4
 7964 0110 5A60     		str	r2, [r3, #4]
3594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel1 DMA config */
3595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.full_finish_handle = _channelx_capture_dm
 7965              		.loc 1 3595 31
 7966 0112 FB68     		ldr	r3, [r7, #12]
 7967 0114 9B6A     		ldr	r3, [r3, #40]
 7968              		.loc 1 3595 78
 7969 0116 2C4A     		ldr	r2, .L379
 7970 0118 DA60     		str	r2, [r3, #12]
3596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.half_finish_handle = NULL;
 7971              		.loc 1 3596 31
 7972 011a FB68     		ldr	r3, [r7, #12]
 7973 011c 9B6A     		ldr	r3, [r3, #40]
 7974              		.loc 1 3596 78
 7975 011e 0022     		movs	r2, #0
 7976 0120 9A60     		str	r2, [r3, #8]
3597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.error_handle = _timer_dma_error;
 7977              		.loc 1 3597 31
 7978 0122 FB68     		ldr	r3, [r7, #12]
 7979 0124 9B6A     		ldr	r3, [r3, #40]
 7980              		.loc 1 3597 72
 7981 0126 294A     		ldr	r2, .L379+4
 7982 0128 5A60     		str	r2, [r3, #4]
3598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
3599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0], TIMER_CH0CV_ADDRESS(timer
 7983              		.loc 1 3599 9
 7984 012a FB68     		ldr	r3, [r7, #12]
 7985 012c 586A     		ldr	r0, [r3, #36]
 7986              		.loc 1 3599 75
 7987 012e FB68     		ldr	r3, [r7, #12]
 7988 0130 1B68     		ldr	r3, [r3]
 7989              		.loc 1 3599 9
 7990 0132 03F13401 		add	r1, r3, #52
 7991              		.loc 1 3599 136
 7992 0136 3B68     		ldr	r3, [r7]
 7993 0138 1B68     		ldr	r3, [r3]
 7994              		.loc 1 3599 9
 7995 013a 1C46     		mov	r4, r3
 7996 013c 3B68     		ldr	r3, [r7]
 7997 013e 1B89     		ldrh	r3, [r3, #8]
 7998 0140 0022     		movs	r2, #0
 7999 0142 0092     		str	r2, [sp]
 8000 0144 2246     		mov	r2, r4
 8001 0146 FFF7FEFF 		bl	hal_dma_start_interrupt
3600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1], TIMER_CH1CV_ADDRESS(timer
 8002              		.loc 1 3600 9
 8003 014a FB68     		ldr	r3, [r7, #12]
 8004 014c 986A     		ldr	r0, [r3, #40]
 8005              		.loc 1 3600 75
 8006 014e FB68     		ldr	r3, [r7, #12]
 8007 0150 1B68     		ldr	r3, [r3]
 8008              		.loc 1 3600 9
 8009 0152 03F13801 		add	r1, r3, #56
 8010              		.loc 1 3600 136
 8011 0156 3B68     		ldr	r3, [r7]
 8012 0158 5B68     		ldr	r3, [r3, #4]
 8013              		.loc 1 3600 9
 8014 015a 1C46     		mov	r4, r3
 8015 015c 3B68     		ldr	r3, [r7]
 8016 015e 1B89     		ldrh	r3, [r3, #8]
 8017 0160 0022     		movs	r2, #0
 8018 0162 0092     		str	r2, [sp]
 8019 0164 2246     		mov	r2, r4
 8020 0166 FFF7FEFF 		bl	hal_dma_start_interrupt
3601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
3602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH0D);
 8021              		.loc 1 3602 9
 8022 016a FB68     		ldr	r3, [r7, #12]
 8023 016c 1B68     		ldr	r3, [r3]
 8024 016e 4FF40071 		mov	r1, #512
 8025 0172 1846     		mov	r0, r3
 8026 0174 FFF7FEFF 		bl	hals_timer_dma_enable
3603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH1D);
 8027              		.loc 1 3603 9
 8028 0178 FB68     		ldr	r3, [r7, #12]
 8029 017a 1B68     		ldr	r3, [r3]
 8030 017c 4FF48061 		mov	r1, #1024
 8031 0180 1846     		mov	r0, r3
 8032 0182 FFF7FEFF 		bl	hals_timer_dma_enable
3604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 8033              		.loc 1 3605 9
 8034 0186 FB68     		ldr	r3, [r7, #12]
 8035 0188 1B68     		ldr	r3, [r3]
 8036 018a 0122     		movs	r2, #1
 8037 018c 0021     		movs	r1, #0
 8038 018e 1846     		mov	r0, r3
 8039 0190 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_ENABLE);
 8040              		.loc 1 3606 9
 8041 0194 FB68     		ldr	r3, [r7, #12]
 8042 0196 1B68     		ldr	r3, [r3]
 8043 0198 0122     		movs	r2, #1
 8044 019a 0121     		movs	r1, #1
 8045 019c 1846     		mov	r0, r3
 8046 019e FFF7FEFF 		bl	hals_timer_channel_output_state_config
3607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 8047              		.loc 1 3607 9
 8048 01a2 02E0     		b	.L378
 8049              	.L375:
3608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [channel] value is undefine");
3610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 8050              		.loc 1 3610 16
 8051 01a4 6FF00503 		mvn	r3, #5
 8052 01a8 09E0     		b	.L373
 8053              	.L378:
3611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
3613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_enable(timer_dev->periph);
 8054              		.loc 1 3613 5
 8055 01aa FB68     		ldr	r3, [r7, #12]
 8056 01ac 1B68     		ldr	r3, [r3]
 8057 01ae 1846     		mov	r0, r3
 8058 01b0 FFF7FEFF 		bl	hals_timer_enable
3614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 8059              		.loc 1 3615 5
 8060 01b4 FB68     		ldr	r3, [r7, #12]
 8061 01b6 0022     		movs	r2, #0
 8062 01b8 83F85620 		strb	r2, [r3, #86]
3616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 8063              		.loc 1 3617 12
 8064 01bc 0023     		movs	r3, #0
 8065              	.L373:
3618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 8066              		.loc 1 3618 1
 8067 01be 1846     		mov	r0, r3
 8068 01c0 1437     		adds	r7, r7, #20
 8069              		.cfi_def_cfa_offset 12
 8070 01c2 BD46     		mov	sp, r7
 8071              		.cfi_def_cfa_register 13
 8072              		@ sp needed
 8073 01c4 90BD     		pop	{r4, r7, pc}
 8074              	.L380:
 8075 01c6 00BF     		.align	2
 8076              	.L379:
 8077 01c8 00000000 		.word	_channelx_capture_dma_full_transfer_complete
 8078 01cc 00000000 		.word	_timer_dma_error
 8079              		.cfi_endproc
 8080              	.LFE170:
 8082              		.section	.text.hal_timer_decoder_stop_dma,"ax",%progbits
 8083              		.align	1
 8084              		.global	hal_timer_decoder_stop_dma
 8085              		.syntax unified
 8086              		.thumb
 8087              		.thumb_func
 8088              		.fpu softvfp
 8090              	hal_timer_decoder_stop_dma:
 8091              	.LFB171:
3619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER decoder mode and channel DMA request
3622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
3626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
3627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
3629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0_1: TIMER channel0 and TIMER channel1
3630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, HAL_ERR
3632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_decoder_stop_dma(hal_timer_dev_struct *timer_dev, uint16_t channel)
3634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 8092              		.loc 1 3634 1
 8093              		.cfi_startproc
 8094              		@ args = 0, pretend = 0, frame = 16
 8095              		@ frame_needed = 1, uses_anonymous_args = 0
 8096 0000 80B5     		push	{r7, lr}
 8097              		.cfi_def_cfa_offset 8
 8098              		.cfi_offset 7, -8
 8099              		.cfi_offset 14, -4
 8100 0002 84B0     		sub	sp, sp, #16
 8101              		.cfi_def_cfa_offset 24
 8102 0004 00AF     		add	r7, sp, #0
 8103              		.cfi_def_cfa_register 7
 8104 0006 7860     		str	r0, [r7, #4]
 8105 0008 0B46     		mov	r3, r1
 8106 000a 7B80     		strh	r3, [r7, #2]	@ movhi
3635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
3636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 8107              		.loc 1 3645 5
 8108 000c 7B68     		ldr	r3, [r7, #4]
 8109 000e 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 8110 0012 012B     		cmp	r3, #1
 8111 0014 02D1     		bne	.L382
 8112              		.loc 1 3645 5 is_stmt 0 discriminator 1
 8113 0016 6FF00103 		mvn	r3, #1
 8114 001a 68E0     		b	.L383
 8115              	.L382:
 8116              		.loc 1 3645 5 discriminator 2
 8117 001c 7B68     		ldr	r3, [r7, #4]
 8118 001e 0122     		movs	r2, #1
 8119 0020 83F85620 		strb	r2, [r3, #86]
3646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 8120              		.loc 1 3646 5 is_stmt 1 discriminator 2
 8121 0024 7B88     		ldrh	r3, [r7, #2]
 8122 0026 042B     		cmp	r3, #4
 8123 0028 2ED0     		beq	.L384
 8124              		.loc 1 3646 5 is_stmt 0
 8125 002a 042B     		cmp	r3, #4
 8126 002c 53DC     		bgt	.L385
 8127 002e 002B     		cmp	r3, #0
 8128 0030 02D0     		beq	.L386
 8129 0032 012B     		cmp	r3, #1
 8130 0034 14D0     		beq	.L387
 8131 0036 4EE0     		b	.L385
 8132              	.L386:
3647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
3648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
3649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH0D);
 8133              		.loc 1 3649 9 is_stmt 1
 8134 0038 7B68     		ldr	r3, [r7, #4]
 8135 003a 1B68     		ldr	r3, [r3]
 8136 003c 4FF40071 		mov	r1, #512
 8137 0040 1846     		mov	r0, r3
 8138 0042 FFF7FEFF 		bl	hals_timer_dma_disable
3650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
3651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]);
 8139              		.loc 1 3651 9
 8140 0046 7B68     		ldr	r3, [r7, #4]
 8141 0048 5B6A     		ldr	r3, [r3, #36]
 8142 004a 1846     		mov	r0, r3
 8143 004c FFF7FEFF 		bl	hal_dma_stop
3652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 8144              		.loc 1 3653 9
 8145 0050 7B68     		ldr	r3, [r7, #4]
 8146 0052 1B68     		ldr	r3, [r3]
 8147 0054 0022     		movs	r2, #0
 8148 0056 0021     		movs	r1, #0
 8149 0058 1846     		mov	r0, r3
 8150 005a FFF7FEFF 		bl	hals_timer_channel_output_state_config
3654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 8151              		.loc 1 3654 9
 8152 005e 3DE0     		b	.L388
 8153              	.L387:
3655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
3656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
3657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH1D);
 8154              		.loc 1 3657 9
 8155 0060 7B68     		ldr	r3, [r7, #4]
 8156 0062 1B68     		ldr	r3, [r3]
 8157 0064 4FF48061 		mov	r1, #1024
 8158 0068 1846     		mov	r0, r3
 8159 006a FFF7FEFF 		bl	hals_timer_dma_disable
3658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
3659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]);
 8160              		.loc 1 3659 9
 8161 006e 7B68     		ldr	r3, [r7, #4]
 8162 0070 9B6A     		ldr	r3, [r3, #40]
 8163 0072 1846     		mov	r0, r3
 8164 0074 FFF7FEFF 		bl	hal_dma_stop
3660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 8165              		.loc 1 3661 9
 8166 0078 7B68     		ldr	r3, [r7, #4]
 8167 007a 1B68     		ldr	r3, [r3]
 8168 007c 0022     		movs	r2, #0
 8169 007e 0121     		movs	r1, #1
 8170 0080 1846     		mov	r0, r3
 8171 0082 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 8172              		.loc 1 3662 9
 8173 0086 29E0     		b	.L388
 8174              	.L384:
3663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0_1:
3664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disbale the DMA CH0 interrupt */
3665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH0D);
 8175              		.loc 1 3665 9
 8176 0088 7B68     		ldr	r3, [r7, #4]
 8177 008a 1B68     		ldr	r3, [r3]
 8178 008c 4FF40071 		mov	r1, #512
 8179 0090 1846     		mov	r0, r3
 8180 0092 FFF7FEFF 		bl	hals_timer_dma_disable
3666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH1D);
 8181              		.loc 1 3666 9
 8182 0096 7B68     		ldr	r3, [r7, #4]
 8183 0098 1B68     		ldr	r3, [r3]
 8184 009a 4FF48061 		mov	r1, #1024
 8185 009e 1846     		mov	r0, r3
 8186 00a0 FFF7FEFF 		bl	hals_timer_dma_disable
3667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
3668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]);
 8187              		.loc 1 3668 9
 8188 00a4 7B68     		ldr	r3, [r7, #4]
 8189 00a6 5B6A     		ldr	r3, [r3, #36]
 8190 00a8 1846     		mov	r0, r3
 8191 00aa FFF7FEFF 		bl	hal_dma_stop
3669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]);
 8192              		.loc 1 3669 9
 8193 00ae 7B68     		ldr	r3, [r7, #4]
 8194 00b0 9B6A     		ldr	r3, [r3, #40]
 8195 00b2 1846     		mov	r0, r3
 8196 00b4 FFF7FEFF 		bl	hal_dma_stop
3670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel enable state */
3671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 8197              		.loc 1 3671 9
 8198 00b8 7B68     		ldr	r3, [r7, #4]
 8199 00ba 1B68     		ldr	r3, [r3]
 8200 00bc 0022     		movs	r2, #0
 8201 00be 0021     		movs	r1, #0
 8202 00c0 1846     		mov	r0, r3
 8203 00c2 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_1, TIMER_CCX_DISABLE);
 8204              		.loc 1 3672 9
 8205 00c6 7B68     		ldr	r3, [r7, #4]
 8206 00c8 1B68     		ldr	r3, [r3]
 8207 00ca 0022     		movs	r2, #0
 8208 00cc 0121     		movs	r1, #1
 8209 00ce 1846     		mov	r0, r3
 8210 00d0 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 8211              		.loc 1 3673 9
 8212 00d4 02E0     		b	.L388
 8213              	.L385:
3674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
3675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [channel] value is undefine");
3676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 8214              		.loc 1 3676 16
 8215 00d6 6FF00503 		mvn	r3, #5
 8216 00da 08E0     		b	.L383
 8217              	.L388:
3677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
3679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 8218              		.loc 1 3679 15
 8219 00dc 7868     		ldr	r0, [r7, #4]
 8220 00de FFF7FEFF 		bl	_timer_disable
 8221 00e2 F860     		str	r0, [r7, #12]
3680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 8222              		.loc 1 3682 5
 8223 00e4 7B68     		ldr	r3, [r7, #4]
 8224 00e6 0022     		movs	r2, #0
 8225 00e8 83F85620 		strb	r2, [r3, #86]
3683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 8226              		.loc 1 3683 12
 8227 00ec FB68     		ldr	r3, [r7, #12]
 8228              	.L383:
3684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 8229              		.loc 1 3684 1
 8230 00ee 1846     		mov	r0, r3
 8231 00f0 1037     		adds	r7, r7, #16
 8232              		.cfi_def_cfa_offset 8
 8233 00f2 BD46     		mov	sp, r7
 8234              		.cfi_def_cfa_register 13
 8235              		@ sp needed
 8236 00f4 80BD     		pop	{r7, pc}
 8237              		.cfi_endproc
 8238              	.LFE171:
 8240              		.section	.text.hal_timer_hall_sensor_start,"ax",%progbits
 8241              		.align	1
 8242              		.global	hal_timer_hall_sensor_start
 8243              		.syntax unified
 8244              		.thumb
 8245              		.thumb_func
 8246              		.fpu softvfp
 8248              	hal_timer_hall_sensor_start:
 8249              	.LFB172:
3685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER hall sensor mode
3688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
3693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_hall_sensor_start(hal_timer_dev_struct *timer_dev)
3695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 8250              		.loc 1 3695 1
 8251              		.cfi_startproc
 8252              		@ args = 0, pretend = 0, frame = 8
 8253              		@ frame_needed = 1, uses_anonymous_args = 0
 8254 0000 80B5     		push	{r7, lr}
 8255              		.cfi_def_cfa_offset 8
 8256              		.cfi_offset 7, -8
 8257              		.cfi_offset 14, -4
 8258 0002 82B0     		sub	sp, sp, #8
 8259              		.cfi_def_cfa_offset 16
 8260 0004 00AF     		add	r7, sp, #0
 8261              		.cfi_def_cfa_register 7
 8262 0006 7860     		str	r0, [r7, #4]
3696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 8263              		.loc 1 3705 5
 8264 0008 7B68     		ldr	r3, [r7, #4]
 8265 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 8266 000e 012B     		cmp	r3, #1
 8267 0010 02D1     		bne	.L390
 8268              		.loc 1 3705 5 is_stmt 0 discriminator 1
 8269 0012 6FF00103 		mvn	r3, #1
 8270 0016 14E0     		b	.L391
 8271              	.L390:
 8272              		.loc 1 3705 5 discriminator 2
 8273 0018 7B68     		ldr	r3, [r7, #4]
 8274 001a 0122     		movs	r2, #1
 8275 001c 83F85620 		strb	r2, [r3, #86]
3706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
3707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 8276              		.loc 1 3707 5 is_stmt 1 discriminator 2
 8277 0020 7B68     		ldr	r3, [r7, #4]
 8278 0022 1B68     		ldr	r3, [r3]
 8279 0024 0122     		movs	r2, #1
 8280 0026 0021     		movs	r1, #0
 8281 0028 1846     		mov	r0, r3
 8282 002a FFF7FEFF 		bl	hals_timer_channel_output_state_config
3708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
3709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_enable(timer_dev->periph);
 8283              		.loc 1 3709 5 discriminator 2
 8284 002e 7B68     		ldr	r3, [r7, #4]
 8285 0030 1B68     		ldr	r3, [r3]
 8286 0032 1846     		mov	r0, r3
 8287 0034 FFF7FEFF 		bl	hals_timer_enable
3710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 8288              		.loc 1 3712 5 discriminator 2
 8289 0038 7B68     		ldr	r3, [r7, #4]
 8290 003a 0022     		movs	r2, #0
 8291 003c 83F85620 		strb	r2, [r3, #86]
3713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 8292              		.loc 1 3713 12 discriminator 2
 8293 0040 0023     		movs	r3, #0
 8294              	.L391:
3714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 8295              		.loc 1 3714 1
 8296 0042 1846     		mov	r0, r3
 8297 0044 0837     		adds	r7, r7, #8
 8298              		.cfi_def_cfa_offset 8
 8299 0046 BD46     		mov	sp, r7
 8300              		.cfi_def_cfa_register 13
 8301              		@ sp needed
 8302 0048 80BD     		pop	{r7, pc}
 8303              		.cfi_endproc
 8304              	.LFE172:
 8306              		.section	.text.hal_timer_hall_sensor_stop,"ax",%progbits
 8307              		.align	1
 8308              		.global	hal_timer_hall_sensor_stop
 8309              		.syntax unified
 8310              		.thumb
 8311              		.thumb_func
 8312              		.fpu softvfp
 8314              	hal_timer_hall_sensor_stop:
 8315              	.LFB173:
3715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER hall sensor mode
3718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
3723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_hall_sensor_stop(hal_timer_dev_struct *timer_dev)
3725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 8316              		.loc 1 3725 1
 8317              		.cfi_startproc
 8318              		@ args = 0, pretend = 0, frame = 16
 8319              		@ frame_needed = 1, uses_anonymous_args = 0
 8320 0000 80B5     		push	{r7, lr}
 8321              		.cfi_def_cfa_offset 8
 8322              		.cfi_offset 7, -8
 8323              		.cfi_offset 14, -4
 8324 0002 84B0     		sub	sp, sp, #16
 8325              		.cfi_def_cfa_offset 24
 8326 0004 00AF     		add	r7, sp, #0
 8327              		.cfi_def_cfa_register 7
 8328 0006 7860     		str	r0, [r7, #4]
3726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
3727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 8329              		.loc 1 3736 5
 8330 0008 7B68     		ldr	r3, [r7, #4]
 8331 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 8332 000e 012B     		cmp	r3, #1
 8333 0010 02D1     		bne	.L393
 8334              		.loc 1 3736 5 is_stmt 0 discriminator 1
 8335 0012 6FF00103 		mvn	r3, #1
 8336 0016 13E0     		b	.L394
 8337              	.L393:
 8338              		.loc 1 3736 5 discriminator 2
 8339 0018 7B68     		ldr	r3, [r7, #4]
 8340 001a 0122     		movs	r2, #1
 8341 001c 83F85620 		strb	r2, [r3, #86]
3737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
3738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 8342              		.loc 1 3738 5 is_stmt 1 discriminator 2
 8343 0020 7B68     		ldr	r3, [r7, #4]
 8344 0022 1B68     		ldr	r3, [r3]
 8345 0024 0022     		movs	r2, #0
 8346 0026 0021     		movs	r1, #0
 8347 0028 1846     		mov	r0, r3
 8348 002a FFF7FEFF 		bl	hals_timer_channel_output_state_config
3739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
3740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 8349              		.loc 1 3740 15 discriminator 2
 8350 002e 7868     		ldr	r0, [r7, #4]
 8351 0030 FFF7FEFF 		bl	_timer_disable
 8352 0034 F860     		str	r0, [r7, #12]
3741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 8353              		.loc 1 3743 5 discriminator 2
 8354 0036 7B68     		ldr	r3, [r7, #4]
 8355 0038 0022     		movs	r2, #0
 8356 003a 83F85620 		strb	r2, [r3, #86]
3744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 8357              		.loc 1 3744 12 discriminator 2
 8358 003e FB68     		ldr	r3, [r7, #12]
 8359              	.L394:
3745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 8360              		.loc 1 3745 1
 8361 0040 1846     		mov	r0, r3
 8362 0042 1037     		adds	r7, r7, #16
 8363              		.cfi_def_cfa_offset 8
 8364 0044 BD46     		mov	sp, r7
 8365              		.cfi_def_cfa_register 13
 8366              		@ sp needed
 8367 0046 80BD     		pop	{r7, pc}
 8368              		.cfi_endproc
 8369              	.LFE173:
 8371              		.section	.text.hal_timer_hall_sensor_start_interrupt,"ax",%progbits
 8372              		.align	1
 8373              		.global	hal_timer_hall_sensor_start_interrupt
 8374              		.syntax unified
 8375              		.thumb
 8376              		.thumb_func
 8377              		.fpu softvfp
 8379              	hal_timer_hall_sensor_start_interrupt:
 8380              	.LFB174:
3746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER hall sensor mode and channel interrupt
3749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
3753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
3755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_hall_sensor_start_interrupt(hal_timer_dev_struct *timer_dev, hal_timer_irq_struct
3757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 8381              		.loc 1 3757 1
 8382              		.cfi_startproc
 8383              		@ args = 0, pretend = 0, frame = 8
 8384              		@ frame_needed = 1, uses_anonymous_args = 0
 8385 0000 80B5     		push	{r7, lr}
 8386              		.cfi_def_cfa_offset 8
 8387              		.cfi_offset 7, -8
 8388              		.cfi_offset 14, -4
 8389 0002 82B0     		sub	sp, sp, #8
 8390              		.cfi_def_cfa_offset 16
 8391 0004 00AF     		add	r7, sp, #0
 8392              		.cfi_def_cfa_register 7
 8393 0006 7860     		str	r0, [r7, #4]
 8394 0008 3960     		str	r1, [r7]
3758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 8395              		.loc 1 3767 5
 8396 000a 7B68     		ldr	r3, [r7, #4]
 8397 000c 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 8398 0010 012B     		cmp	r3, #1
 8399 0012 02D1     		bne	.L396
 8400              		.loc 1 3767 5 is_stmt 0 discriminator 1
 8401 0014 6FF00103 		mvn	r3, #1
 8402 0018 24E0     		b	.L397
 8403              	.L396:
 8404              		.loc 1 3767 5 discriminator 2
 8405 001a 7B68     		ldr	r3, [r7, #4]
 8406 001c 0122     		movs	r2, #1
 8407 001e 83F85620 		strb	r2, [r3, #86]
3768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
3769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = p_irq->channelx_capture_handle;
 8408              		.loc 1 3769 57 is_stmt 1 discriminator 2
 8409 0022 3B68     		ldr	r3, [r7]
 8410 0024 5A68     		ldr	r2, [r3, #4]
 8411              		.loc 1 3769 50 discriminator 2
 8412 0026 7B68     		ldr	r3, [r7, #4]
 8413 0028 DA60     		str	r2, [r3, #12]
3770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* clear the TIMER interrupt flag */
3771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 8414              		.loc 1 3771 5 discriminator 2
 8415 002a 7B68     		ldr	r3, [r7, #4]
 8416 002c 1B68     		ldr	r3, [r3]
 8417 002e 0221     		movs	r1, #2
 8418 0030 1846     		mov	r0, r3
 8419 0032 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the TIMER interrupt */
3773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 8420              		.loc 1 3773 5 discriminator 2
 8421 0036 7B68     		ldr	r3, [r7, #4]
 8422 0038 1B68     		ldr	r3, [r3]
 8423 003a 0221     		movs	r1, #2
 8424 003c 1846     		mov	r0, r3
 8425 003e FFF7FEFF 		bl	hals_timer_interrupt_enable
3774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
3775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 8426              		.loc 1 3775 5 discriminator 2
 8427 0042 7B68     		ldr	r3, [r7, #4]
 8428 0044 1B68     		ldr	r3, [r3]
 8429 0046 0122     		movs	r2, #1
 8430 0048 0021     		movs	r1, #0
 8431 004a 1846     		mov	r0, r3
 8432 004c FFF7FEFF 		bl	hals_timer_channel_output_state_config
3776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
3777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_enable(timer_dev->periph);
 8433              		.loc 1 3777 5 discriminator 2
 8434 0050 7B68     		ldr	r3, [r7, #4]
 8435 0052 1B68     		ldr	r3, [r3]
 8436 0054 1846     		mov	r0, r3
 8437 0056 FFF7FEFF 		bl	hals_timer_enable
3778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 8438              		.loc 1 3780 5 discriminator 2
 8439 005a 7B68     		ldr	r3, [r7, #4]
 8440 005c 0022     		movs	r2, #0
 8441 005e 83F85620 		strb	r2, [r3, #86]
3781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 8442              		.loc 1 3781 12 discriminator 2
 8443 0062 0023     		movs	r3, #0
 8444              	.L397:
3782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 8445              		.loc 1 3782 1
 8446 0064 1846     		mov	r0, r3
 8447 0066 0837     		adds	r7, r7, #8
 8448              		.cfi_def_cfa_offset 8
 8449 0068 BD46     		mov	sp, r7
 8450              		.cfi_def_cfa_register 13
 8451              		@ sp needed
 8452 006a 80BD     		pop	{r7, pc}
 8453              		.cfi_endproc
 8454              	.LFE174:
 8456              		.section	.text.hal_timer_hall_sensor_stop_interrupt,"ax",%progbits
 8457              		.align	1
 8458              		.global	hal_timer_hall_sensor_stop_interrupt
 8459              		.syntax unified
 8460              		.thumb
 8461              		.thumb_func
 8462              		.fpu softvfp
 8464              	hal_timer_hall_sensor_stop_interrupt:
 8465              	.LFB175:
3783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER hall sensor mode and channel interrupt
3786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
3791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_hall_sensor_stop_interrupt(hal_timer_dev_struct *timer_dev)
3793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 8466              		.loc 1 3793 1
 8467              		.cfi_startproc
 8468              		@ args = 0, pretend = 0, frame = 16
 8469              		@ frame_needed = 1, uses_anonymous_args = 0
 8470 0000 80B5     		push	{r7, lr}
 8471              		.cfi_def_cfa_offset 8
 8472              		.cfi_offset 7, -8
 8473              		.cfi_offset 14, -4
 8474 0002 84B0     		sub	sp, sp, #16
 8475              		.cfi_def_cfa_offset 24
 8476 0004 00AF     		add	r7, sp, #0
 8477              		.cfi_def_cfa_register 7
 8478 0006 7860     		str	r0, [r7, #4]
3794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
3795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 8479              		.loc 1 3804 5
 8480 0008 7B68     		ldr	r3, [r7, #4]
 8481 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 8482 000e 012B     		cmp	r3, #1
 8483 0010 02D1     		bne	.L399
 8484              		.loc 1 3804 5 is_stmt 0 discriminator 1
 8485 0012 6FF00103 		mvn	r3, #1
 8486 0016 22E0     		b	.L400
 8487              	.L399:
 8488              		.loc 1 3804 5 discriminator 2
 8489 0018 7B68     		ldr	r3, [r7, #4]
 8490 001a 0122     		movs	r2, #1
 8491 001c 83F85620 		strb	r2, [r3, #86]
3805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER output compare interrupt handler set */
3806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = NULL;
 8492              		.loc 1 3806 50 is_stmt 1 discriminator 2
 8493 0020 7B68     		ldr	r3, [r7, #4]
 8494 0022 0022     		movs	r2, #0
 8495 0024 1A61     		str	r2, [r3, #16]
3807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* clear the TIMER interrupt flag */
3808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 8496              		.loc 1 3808 5 discriminator 2
 8497 0026 7B68     		ldr	r3, [r7, #4]
 8498 0028 1B68     		ldr	r3, [r3]
 8499 002a 0221     		movs	r1, #2
 8500 002c 1846     		mov	r0, r3
 8501 002e FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
3809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable the TIMER interrupt */
3810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 8502              		.loc 1 3810 5 discriminator 2
 8503 0032 7B68     		ldr	r3, [r7, #4]
 8504 0034 1B68     		ldr	r3, [r3]
 8505 0036 0221     		movs	r1, #2
 8506 0038 1846     		mov	r0, r3
 8507 003a FFF7FEFF 		bl	hals_timer_interrupt_disable
3811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
3812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 8508              		.loc 1 3812 5 discriminator 2
 8509 003e 7B68     		ldr	r3, [r7, #4]
 8510 0040 1B68     		ldr	r3, [r3]
 8511 0042 0022     		movs	r2, #0
 8512 0044 0021     		movs	r1, #0
 8513 0046 1846     		mov	r0, r3
 8514 0048 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
3814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 8515              		.loc 1 3814 15 discriminator 2
 8516 004c 7868     		ldr	r0, [r7, #4]
 8517 004e FFF7FEFF 		bl	_timer_disable
 8518 0052 F860     		str	r0, [r7, #12]
3815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 8519              		.loc 1 3817 5 discriminator 2
 8520 0054 7B68     		ldr	r3, [r7, #4]
 8521 0056 0022     		movs	r2, #0
 8522 0058 83F85620 		strb	r2, [r3, #86]
3818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 8523              		.loc 1 3818 12 discriminator 2
 8524 005c FB68     		ldr	r3, [r7, #12]
 8525              	.L400:
3819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 8526              		.loc 1 3819 1
 8527 005e 1846     		mov	r0, r3
 8528 0060 1037     		adds	r7, r7, #16
 8529              		.cfi_def_cfa_offset 8
 8530 0062 BD46     		mov	sp, r7
 8531              		.cfi_def_cfa_register 13
 8532              		@ sp needed
 8533 0064 80BD     		pop	{r7, pc}
 8534              		.cfi_endproc
 8535              	.LFE175:
 8537              		.section	.text.hal_timer_hall_sensor_start_dma,"ax",%progbits
 8538              		.align	1
 8539              		.global	hal_timer_hall_sensor_start_dma
 8540              		.syntax unified
 8541              		.thumb
 8542              		.thumb_func
 8543              		.fpu softvfp
 8545              	hal_timer_hall_sensor_start_dma:
 8546              	.LFB176:
3820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER hall sensor mode and channel DMA request
3823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA callback function pointer struct
3827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
3828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
3829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
3830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
3831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
3832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   error_handle: TIMER DMA transfer error interrupt handler
3833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  mem_addr: TIMER DMA transfer memory address
3834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma_length: TIMER DMA transfer count, 0~65535
3835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_LOCK, details refer to gd32f3x0_
3837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_hall_sensor_start_dma(hal_timer_dev_struct *timer_dev, hal_timer_dma_handle_cb_st
3839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 8547              		.loc 1 3839 1
 8548              		.cfi_startproc
 8549              		@ args = 0, pretend = 0, frame = 16
 8550              		@ frame_needed = 1, uses_anonymous_args = 0
 8551 0000 90B5     		push	{r4, r7, lr}
 8552              		.cfi_def_cfa_offset 12
 8553              		.cfi_offset 4, -12
 8554              		.cfi_offset 7, -8
 8555              		.cfi_offset 14, -4
 8556 0002 87B0     		sub	sp, sp, #28
 8557              		.cfi_def_cfa_offset 40
 8558 0004 02AF     		add	r7, sp, #8
 8559              		.cfi_def_cfa 7, 32
 8560 0006 F860     		str	r0, [r7, #12]
 8561 0008 B960     		str	r1, [r7, #8]
 8562 000a 7A60     		str	r2, [r7, #4]
 8563 000c 7B80     		strh	r3, [r7, #2]	@ movhi
3840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 8564              		.loc 1 3849 5
 8565 000e FB68     		ldr	r3, [r7, #12]
 8566 0010 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 8567 0014 012B     		cmp	r3, #1
 8568 0016 02D1     		bne	.L402
 8569              		.loc 1 3849 5 is_stmt 0 discriminator 1
 8570 0018 6FF00103 		mvn	r3, #1
 8571 001c 3BE0     		b	.L403
 8572              	.L402:
 8573              		.loc 1 3849 5 discriminator 2
 8574 001e FB68     		ldr	r3, [r7, #12]
 8575 0020 0122     		movs	r2, #1
 8576 0022 83F85620 		strb	r2, [r3, #86]
3850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle = dmacb->channelx_capture_dma_fu
 8577              		.loc 1 3850 75 is_stmt 1 discriminator 2
 8578 0026 BB68     		ldr	r3, [r7, #8]
 8579 0028 5A68     		ldr	r2, [r3, #4]
 8580              		.loc 1 3850 68 discriminator 2
 8581 002a FB68     		ldr	r3, [r7, #12]
 8582 002c 1A64     		str	r2, [r3, #64]
3851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.error_handle = dmacb->error_handle;
 8583              		.loc 1 3851 46 discriminator 2
 8584 002e BB68     		ldr	r3, [r7, #8]
 8585 0030 5A69     		ldr	r2, [r3, #20]
 8586              		.loc 1 3851 39 discriminator 2
 8587 0032 FB68     		ldr	r3, [r7, #12]
 8588 0034 1A65     		str	r2, [r3, #80]
3852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.full_finish_handle = _channelx_capture_dma_fu
 8589              		.loc 1 3853 27 discriminator 2
 8590 0036 FB68     		ldr	r3, [r7, #12]
 8591 0038 5B6A     		ldr	r3, [r3, #36]
 8592              		.loc 1 3853 74 discriminator 2
 8593 003a 194A     		ldr	r2, .L404
 8594 003c DA60     		str	r2, [r3, #12]
3854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.half_finish_handle = NULL;
 8595              		.loc 1 3854 27 discriminator 2
 8596 003e FB68     		ldr	r3, [r7, #12]
 8597 0040 5B6A     		ldr	r3, [r3, #36]
 8598              		.loc 1 3854 74 discriminator 2
 8599 0042 0022     		movs	r2, #0
 8600 0044 9A60     		str	r2, [r3, #8]
3855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.error_handle = _timer_dma_error;
 8601              		.loc 1 3855 27 discriminator 2
 8602 0046 FB68     		ldr	r3, [r7, #12]
 8603 0048 5B6A     		ldr	r3, [r3, #36]
 8604              		.loc 1 3855 68 discriminator 2
 8605 004a 164A     		ldr	r2, .L404+4
 8606 004c 5A60     		str	r2, [r3, #4]
3856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the DMA CH0 interrupt */
3857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0], TIMER_CH0CV_ADDRESS(timer_dev
 8607              		.loc 1 3857 5 discriminator 2
 8608 004e FB68     		ldr	r3, [r7, #12]
 8609 0050 586A     		ldr	r0, [r3, #36]
 8610              		.loc 1 3857 71 discriminator 2
 8611 0052 FB68     		ldr	r3, [r7, #12]
 8612 0054 1B68     		ldr	r3, [r3]
 8613              		.loc 1 3857 5 discriminator 2
 8614 0056 03F13401 		add	r1, r3, #52
 8615 005a 7A68     		ldr	r2, [r7, #4]
 8616 005c 7B88     		ldrh	r3, [r7, #2]
 8617 005e 0024     		movs	r4, #0
 8618 0060 0094     		str	r4, [sp]
 8619 0062 FFF7FEFF 		bl	hal_dma_start_interrupt
3858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH0D);
 8620              		.loc 1 3858 5 discriminator 2
 8621 0066 FB68     		ldr	r3, [r7, #12]
 8622 0068 1B68     		ldr	r3, [r3]
 8623 006a 4FF40071 		mov	r1, #512
 8624 006e 1846     		mov	r0, r3
 8625 0070 FFF7FEFF 		bl	hals_timer_dma_enable
3859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
3861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_ENABLE);
 8626              		.loc 1 3861 5 discriminator 2
 8627 0074 FB68     		ldr	r3, [r7, #12]
 8628 0076 1B68     		ldr	r3, [r3]
 8629 0078 0122     		movs	r2, #1
 8630 007a 0021     		movs	r1, #0
 8631 007c 1846     		mov	r0, r3
 8632 007e FFF7FEFF 		bl	hals_timer_channel_output_state_config
3862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable a TIMER */
3863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_enable(timer_dev->periph);
 8633              		.loc 1 3863 5 discriminator 2
 8634 0082 FB68     		ldr	r3, [r7, #12]
 8635 0084 1B68     		ldr	r3, [r3]
 8636 0086 1846     		mov	r0, r3
 8637 0088 FFF7FEFF 		bl	hals_timer_enable
3864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 8638              		.loc 1 3866 5 discriminator 2
 8639 008c FB68     		ldr	r3, [r7, #12]
 8640 008e 0022     		movs	r2, #0
 8641 0090 83F85620 		strb	r2, [r3, #86]
3867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 8642              		.loc 1 3867 12 discriminator 2
 8643 0094 0023     		movs	r3, #0
 8644              	.L403:
3868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 8645              		.loc 1 3868 1
 8646 0096 1846     		mov	r0, r3
 8647 0098 1437     		adds	r7, r7, #20
 8648              		.cfi_def_cfa_offset 12
 8649 009a BD46     		mov	sp, r7
 8650              		.cfi_def_cfa_register 13
 8651              		@ sp needed
 8652 009c 90BD     		pop	{r4, r7, pc}
 8653              	.L405:
 8654 009e 00BF     		.align	2
 8655              	.L404:
 8656 00a0 00000000 		.word	_channelx_capture_dma_full_transfer_complete
 8657 00a4 00000000 		.word	_timer_dma_error
 8658              		.cfi_endproc
 8659              	.LFE176:
 8661              		.section	.text.hal_timer_hall_sensor_stop_dma,"ax",%progbits
 8662              		.align	1
 8663              		.global	hal_timer_hall_sensor_stop_dma
 8664              		.syntax unified
 8665              		.thumb
 8666              		.thumb_func
 8667              		.fpu softvfp
 8669              	hal_timer_hall_sensor_stop_dma:
 8670              	.LFB177:
3869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER hall sensor mode and channel DMA request
3872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_LOCK, detail
3877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_hall_sensor_stop_dma(hal_timer_dev_struct *timer_dev)
3879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 8671              		.loc 1 3879 1
 8672              		.cfi_startproc
 8673              		@ args = 0, pretend = 0, frame = 16
 8674              		@ frame_needed = 1, uses_anonymous_args = 0
 8675 0000 80B5     		push	{r7, lr}
 8676              		.cfi_def_cfa_offset 8
 8677              		.cfi_offset 7, -8
 8678              		.cfi_offset 14, -4
 8679 0002 84B0     		sub	sp, sp, #16
 8680              		.cfi_def_cfa_offset 24
 8681 0004 00AF     		add	r7, sp, #0
 8682              		.cfi_def_cfa_register 7
 8683 0006 7860     		str	r0, [r7, #4]
3880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     int32_t ret_val;
3881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 8684              		.loc 1 3890 5
 8685 0008 7B68     		ldr	r3, [r7, #4]
 8686 000a 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 8687 000e 012B     		cmp	r3, #1
 8688 0010 02D1     		bne	.L407
 8689              		.loc 1 3890 5 is_stmt 0 discriminator 1
 8690 0012 6FF00103 		mvn	r3, #1
 8691 0016 1FE0     		b	.L408
 8692              	.L407:
 8693              		.loc 1 3890 5 discriminator 2
 8694 0018 7B68     		ldr	r3, [r7, #4]
 8695 001a 0122     		movs	r2, #1
 8696 001c 83F85620 		strb	r2, [r3, #86]
3891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disbale the DMA CH0 interrupt */
3892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH0D);
 8697              		.loc 1 3892 5 is_stmt 1 discriminator 2
 8698 0020 7B68     		ldr	r3, [r7, #4]
 8699 0022 1B68     		ldr	r3, [r3]
 8700 0024 4FF40071 		mov	r1, #512
 8701 0028 1846     		mov	r0, r3
 8702 002a FFF7FEFF 		bl	hals_timer_dma_disable
3893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* stop DMA transfer */
3894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]);
 8703              		.loc 1 3894 5 discriminator 2
 8704 002e 7B68     		ldr	r3, [r7, #4]
 8705 0030 5B6A     		ldr	r3, [r3, #36]
 8706 0032 1846     		mov	r0, r3
 8707 0034 FFF7FEFF 		bl	hal_dma_stop
3895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel enable state */
3897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_state_config(timer_dev->periph, TIMER_CH_0, TIMER_CCX_DISABLE);
 8708              		.loc 1 3897 5 discriminator 2
 8709 0038 7B68     		ldr	r3, [r7, #4]
 8710 003a 1B68     		ldr	r3, [r3]
 8711 003c 0022     		movs	r2, #0
 8712 003e 0021     		movs	r1, #0
 8713 0040 1846     		mov	r0, r3
 8714 0042 FFF7FEFF 		bl	hals_timer_channel_output_state_config
3898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* disable TIMER */
3899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     ret_val = _timer_disable(timer_dev);
 8715              		.loc 1 3899 15 discriminator 2
 8716 0046 7868     		ldr	r0, [r7, #4]
 8717 0048 FFF7FEFF 		bl	_timer_disable
 8718 004c F860     		str	r0, [r7, #12]
3900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
3902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 8719              		.loc 1 3902 5 discriminator 2
 8720 004e 7B68     		ldr	r3, [r7, #4]
 8721 0050 0022     		movs	r2, #0
 8722 0052 83F85620 		strb	r2, [r3, #86]
3903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return ret_val;
 8723              		.loc 1 3903 12 discriminator 2
 8724 0056 FB68     		ldr	r3, [r7, #12]
 8725              	.L408:
3904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 8726              		.loc 1 3904 1
 8727 0058 1846     		mov	r0, r3
 8728 005a 1037     		adds	r7, r7, #16
 8729              		.cfi_def_cfa_offset 8
 8730 005c BD46     		mov	sp, r7
 8731              		.cfi_def_cfa_register 13
 8732              		@ sp needed
 8733 005e 80BD     		pop	{r7, pc}
 8734              		.cfi_endproc
 8735              	.LFE177:
 8737              		.section	.text.hal_timer_dma_transfer_write_start,"ax",%progbits
 8738              		.align	1
 8739              		.global	hal_timer_dma_transfer_write_start
 8740              		.syntax unified
 8741              		.thumb
 8742              		.thumb_func
 8743              		.fpu softvfp
 8745              	hal_timer_dma_transfer_write_start:
 8746              	.LFB178:
3905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
3907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER DMA transfer mode for writing data to TIMER
3908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
3909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
3910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
3911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmareq: specify which DMA request
3912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 one or more parameters can be selected which are shown as below:
3913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_UPD: update DMA, TIMERx(x=0,2,14..16), TIMER1 just for GD32F330 and GD3
3914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request, TIMERx(x=0,2,14..16), TIMER1 just for GD32
3915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330
3916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
3917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
3918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request , TIMERx(x=0,14)
3919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330 a
3920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmatcfg: TIMER DMA config parameter structure
3921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   start_addr: the argument could be selected from enumeration <hal_timer_dma_transf
3922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   mem_addr:TIMER DMA transfer memory address
3923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   length: the argument could be selected from enumeration <hal_timer_dma_transfer_l
3924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA callback function pointer structure
3925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
3926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
3927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
3928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
3929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
3930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   error_handle: TIMER DMA transfer error interrupt handler
3931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
3932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
3933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
3934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_dma_transfer_write_start(hal_timer_dev_struct *timer_dev, uint32_t dmareq, hal_ti
3935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 8747              		.loc 1 3935 1
 8748              		.cfi_startproc
 8749              		@ args = 0, pretend = 0, frame = 24
 8750              		@ frame_needed = 1, uses_anonymous_args = 0
 8751 0000 90B5     		push	{r4, r7, lr}
 8752              		.cfi_def_cfa_offset 12
 8753              		.cfi_offset 4, -12
 8754              		.cfi_offset 7, -8
 8755              		.cfi_offset 14, -4
 8756 0002 89B0     		sub	sp, sp, #36
 8757              		.cfi_def_cfa_offset 48
 8758 0004 02AF     		add	r7, sp, #8
 8759              		.cfi_def_cfa 7, 40
 8760 0006 F860     		str	r0, [r7, #12]
 8761 0008 B960     		str	r1, [r7, #8]
 8762 000a 7A60     		str	r2, [r7, #4]
 8763 000c 3B60     		str	r3, [r7]
3936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint16_t length = 0;
 8764              		.loc 1 3936 14
 8765 000e 0023     		movs	r3, #0
 8766 0010 FB82     		strh	r3, [r7, #22]	@ movhi
3937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     length = (uint16_t)((dmatcfg->length >> 8U) + 1);
 8767              		.loc 1 3937 33
 8768 0012 7B68     		ldr	r3, [r7, #4]
 8769 0014 1B89     		ldrh	r3, [r3, #8]
 8770              		.loc 1 3937 14
 8771 0016 1B0A     		lsrs	r3, r3, #8
 8772 0018 9BB2     		uxth	r3, r3
 8773              		.loc 1 3937 12
 8774 001a 0133     		adds	r3, r3, #1
 8775 001c FB82     		strh	r3, [r7, #22]	@ movhi
3938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
3939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
3940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
3941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
3942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
3943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == dmatcfg) {
3945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
3946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
3947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
3948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
3950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 8776              		.loc 1 3950 5
 8777 001e FB68     		ldr	r3, [r7, #12]
 8778 0020 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 8779 0024 012B     		cmp	r3, #1
 8780 0026 02D1     		bne	.L410
 8781              		.loc 1 3950 5 is_stmt 0 discriminator 1
 8782 0028 6FF00103 		mvn	r3, #1
 8783 002c 86E1     		b	.L411
 8784              	.L410:
 8785              		.loc 1 3950 5 discriminator 2
 8786 002e FB68     		ldr	r3, [r7, #12]
 8787 0030 0122     		movs	r2, #1
 8788 0032 83F85620 		strb	r2, [r3, #86]
3951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(dmareq) {
 8789              		.loc 1 3951 5 is_stmt 1 discriminator 2
 8790 0036 BB68     		ldr	r3, [r7, #8]
 8791 0038 B3F5804F 		cmp	r3, #16384
 8792 003c 00F03781 		beq	.L412
 8793              		.loc 1 3951 5 is_stmt 0
 8794 0040 BB68     		ldr	r3, [r7, #8]
 8795 0042 B3F5804F 		cmp	r3, #16384
 8796 0046 00F25D81 		bhi	.L413
 8797 004a BB68     		ldr	r3, [r7, #8]
 8798 004c B3F5005F 		cmp	r3, #8192
 8799 0050 00F00281 		beq	.L414
 8800 0054 BB68     		ldr	r3, [r7, #8]
 8801 0056 B3F5005F 		cmp	r3, #8192
 8802 005a 00F25381 		bhi	.L413
 8803 005e BB68     		ldr	r3, [r7, #8]
 8804 0060 B3F5805F 		cmp	r3, #4096
 8805 0064 00F0CD80 		beq	.L415
 8806 0068 BB68     		ldr	r3, [r7, #8]
 8807 006a B3F5805F 		cmp	r3, #4096
 8808 006e 00F24981 		bhi	.L413
 8809 0072 BB68     		ldr	r3, [r7, #8]
 8810 0074 B3F5006F 		cmp	r3, #2048
 8811 0078 00F09880 		beq	.L416
 8812 007c BB68     		ldr	r3, [r7, #8]
 8813 007e B3F5006F 		cmp	r3, #2048
 8814 0082 00F23F81 		bhi	.L413
 8815 0086 BB68     		ldr	r3, [r7, #8]
 8816 0088 B3F5806F 		cmp	r3, #1024
 8817 008c 63D0     		beq	.L417
 8818 008e BB68     		ldr	r3, [r7, #8]
 8819 0090 B3F5806F 		cmp	r3, #1024
 8820 0094 00F23681 		bhi	.L413
 8821 0098 BB68     		ldr	r3, [r7, #8]
 8822 009a B3F5807F 		cmp	r3, #256
 8823 009e 04D0     		beq	.L418
 8824 00a0 BB68     		ldr	r3, [r7, #8]
 8825 00a2 B3F5007F 		cmp	r3, #512
 8826 00a6 2BD0     		beq	.L419
 8827 00a8 2CE1     		b	.L413
 8828              	.L418:
3952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_UPD:
3953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.update_dma_full_transcom_handle = dmacb->update_dma_full_transcom_hand
 8829              		.loc 1 3953 69 is_stmt 1
 8830 00aa 3B68     		ldr	r3, [r7]
 8831 00ac 1A68     		ldr	r2, [r3]
 8832              		.loc 1 3953 62
 8833 00ae FB68     		ldr	r3, [r7, #12]
 8834 00b0 DA63     		str	r2, [r3, #60]
3954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 8835              		.loc 1 3954 50
 8836 00b2 3B68     		ldr	r3, [r7]
 8837 00b4 5A69     		ldr	r2, [r3, #20]
 8838              		.loc 1 3954 43
 8839 00b6 FB68     		ldr	r3, [r7, #12]
 8840 00b8 1A65     		str	r2, [r3, #80]
3955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.full_finish_handle = _update_dma_full_tran
 8841              		.loc 1 3955 31
 8842 00ba FB68     		ldr	r3, [r7, #12]
 8843 00bc 1B6A     		ldr	r3, [r3, #32]
 8844              		.loc 1 3955 77
 8845 00be 934A     		ldr	r2, .L421
 8846 00c0 DA60     		str	r2, [r3, #12]
3956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.half_finish_handle = NULL;
 8847              		.loc 1 3956 31
 8848 00c2 FB68     		ldr	r3, [r7, #12]
 8849 00c4 1B6A     		ldr	r3, [r3, #32]
 8850              		.loc 1 3956 77
 8851 00c6 0022     		movs	r2, #0
 8852 00c8 9A60     		str	r2, [r3, #8]
3957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.error_handle = _timer_dma_error;
 8853              		.loc 1 3957 31
 8854 00ca FB68     		ldr	r3, [r7, #12]
 8855 00cc 1B6A     		ldr	r3, [r3, #32]
 8856              		.loc 1 3957 71
 8857 00ce 904A     		ldr	r2, .L421+4
 8858 00d0 5A60     		str	r2, [r3, #4]
3958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
3960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_UP], (uint32_t)dmatcfg->mem_add
 8859              		.loc 1 3960 9
 8860 00d2 FB68     		ldr	r3, [r7, #12]
 8861 00d4 186A     		ldr	r0, [r3, #32]
 8862              		.loc 1 3960 91
 8863 00d6 7B68     		ldr	r3, [r7, #4]
 8864 00d8 5B68     		ldr	r3, [r3, #4]
 8865              		.loc 1 3960 9
 8866 00da 1C46     		mov	r4, r3
 8867              		.loc 1 3960 103
 8868 00dc FB68     		ldr	r3, [r7, #12]
 8869 00de 1B68     		ldr	r3, [r3]
 8870              		.loc 1 3960 9
 8871 00e0 03F14C02 		add	r2, r3, #76
 8872 00e4 FB8A     		ldrh	r3, [r7, #22]
 8873 00e6 0021     		movs	r1, #0
 8874 00e8 0091     		str	r1, [sp]
 8875 00ea 2146     		mov	r1, r4
 8876 00ec FFF7FEFF 		bl	hal_dma_start_interrupt
3961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
3962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_UPD);
 8877              		.loc 1 3962 9
 8878 00f0 FB68     		ldr	r3, [r7, #12]
 8879 00f2 1B68     		ldr	r3, [r3]
 8880 00f4 4FF48071 		mov	r1, #256
 8881 00f8 1846     		mov	r0, r3
 8882 00fa FFF7FEFF 		bl	hals_timer_dma_enable
3963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 8883              		.loc 1 3963 9
 8884 00fe 0FE1     		b	.L420
 8885              	.L419:
3964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH0D:
3965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_compare_dma_full_transcom_handle = dmacb->channelx_compare_dm
 8886              		.loc 1 3965 79
 8887 0100 3B68     		ldr	r3, [r7]
 8888 0102 9A68     		ldr	r2, [r3, #8]
 8889              		.loc 1 3965 72
 8890 0104 FB68     		ldr	r3, [r7, #12]
 8891 0106 5A64     		str	r2, [r3, #68]
3966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 8892              		.loc 1 3966 50
 8893 0108 3B68     		ldr	r3, [r7]
 8894 010a 5A69     		ldr	r2, [r3, #20]
 8895              		.loc 1 3966 43
 8896 010c FB68     		ldr	r3, [r7, #12]
 8897 010e 1A65     		str	r2, [r3, #80]
3967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.full_finish_handle = _channelx_compare_dm
 8898              		.loc 1 3967 31
 8899 0110 FB68     		ldr	r3, [r7, #12]
 8900 0112 5B6A     		ldr	r3, [r3, #36]
 8901              		.loc 1 3967 78
 8902 0114 7F4A     		ldr	r2, .L421+8
 8903 0116 DA60     		str	r2, [r3, #12]
3968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.half_finish_handle = NULL;
 8904              		.loc 1 3968 31
 8905 0118 FB68     		ldr	r3, [r7, #12]
 8906 011a 5B6A     		ldr	r3, [r3, #36]
 8907              		.loc 1 3968 78
 8908 011c 0022     		movs	r2, #0
 8909 011e 9A60     		str	r2, [r3, #8]
3969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.error_handle = _timer_dma_error;
 8910              		.loc 1 3969 31
 8911 0120 FB68     		ldr	r3, [r7, #12]
 8912 0122 5B6A     		ldr	r3, [r3, #36]
 8913              		.loc 1 3969 72
 8914 0124 7A4A     		ldr	r2, .L421+4
 8915 0126 5A60     		str	r2, [r3, #4]
3970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
3972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0], (uint32_t)dmatcfg->mem_ad
 8916              		.loc 1 3972 9
 8917 0128 FB68     		ldr	r3, [r7, #12]
 8918 012a 586A     		ldr	r0, [r3, #36]
 8919              		.loc 1 3972 92
 8920 012c 7B68     		ldr	r3, [r7, #4]
 8921 012e 5B68     		ldr	r3, [r3, #4]
 8922              		.loc 1 3972 9
 8923 0130 1C46     		mov	r4, r3
 8924              		.loc 1 3972 104
 8925 0132 FB68     		ldr	r3, [r7, #12]
 8926 0134 1B68     		ldr	r3, [r3]
 8927              		.loc 1 3972 9
 8928 0136 03F14C02 		add	r2, r3, #76
 8929 013a FB8A     		ldrh	r3, [r7, #22]
 8930 013c 0021     		movs	r1, #0
 8931 013e 0091     		str	r1, [sp]
 8932 0140 2146     		mov	r1, r4
 8933 0142 FFF7FEFF 		bl	hal_dma_start_interrupt
3973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
3974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH0D);
 8934              		.loc 1 3974 9
 8935 0146 FB68     		ldr	r3, [r7, #12]
 8936 0148 1B68     		ldr	r3, [r3]
 8937 014a 4FF40071 		mov	r1, #512
 8938 014e 1846     		mov	r0, r3
 8939 0150 FFF7FEFF 		bl	hals_timer_dma_enable
3975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 8940              		.loc 1 3975 9
 8941 0154 E4E0     		b	.L420
 8942              	.L417:
3976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH1D:
3977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_compare_dma_full_transcom_handle = dmacb->channelx_compare_dm
 8943              		.loc 1 3977 79
 8944 0156 3B68     		ldr	r3, [r7]
 8945 0158 9A68     		ldr	r2, [r3, #8]
 8946              		.loc 1 3977 72
 8947 015a FB68     		ldr	r3, [r7, #12]
 8948 015c 5A64     		str	r2, [r3, #68]
3978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 8949              		.loc 1 3978 50
 8950 015e 3B68     		ldr	r3, [r7]
 8951 0160 5A69     		ldr	r2, [r3, #20]
 8952              		.loc 1 3978 43
 8953 0162 FB68     		ldr	r3, [r7, #12]
 8954 0164 1A65     		str	r2, [r3, #80]
3979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.full_finish_handle = _channelx_compare_dm
 8955              		.loc 1 3979 31
 8956 0166 FB68     		ldr	r3, [r7, #12]
 8957 0168 9B6A     		ldr	r3, [r3, #40]
 8958              		.loc 1 3979 78
 8959 016a 6A4A     		ldr	r2, .L421+8
 8960 016c DA60     		str	r2, [r3, #12]
3980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.half_finish_handle = NULL;
 8961              		.loc 1 3980 31
 8962 016e FB68     		ldr	r3, [r7, #12]
 8963 0170 9B6A     		ldr	r3, [r3, #40]
 8964              		.loc 1 3980 78
 8965 0172 0022     		movs	r2, #0
 8966 0174 9A60     		str	r2, [r3, #8]
3981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.error_handle = _timer_dma_error;
 8967              		.loc 1 3981 31
 8968 0176 FB68     		ldr	r3, [r7, #12]
 8969 0178 9B6A     		ldr	r3, [r3, #40]
 8970              		.loc 1 3981 72
 8971 017a 654A     		ldr	r2, .L421+4
 8972 017c 5A60     		str	r2, [r3, #4]
3982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
3984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1], (uint32_t)dmatcfg->mem_ad
 8973              		.loc 1 3984 9
 8974 017e FB68     		ldr	r3, [r7, #12]
 8975 0180 986A     		ldr	r0, [r3, #40]
 8976              		.loc 1 3984 92
 8977 0182 7B68     		ldr	r3, [r7, #4]
 8978 0184 5B68     		ldr	r3, [r3, #4]
 8979              		.loc 1 3984 9
 8980 0186 1C46     		mov	r4, r3
 8981              		.loc 1 3984 104
 8982 0188 FB68     		ldr	r3, [r7, #12]
 8983 018a 1B68     		ldr	r3, [r3]
 8984              		.loc 1 3984 9
 8985 018c 03F14C02 		add	r2, r3, #76
 8986 0190 FB8A     		ldrh	r3, [r7, #22]
 8987 0192 0021     		movs	r1, #0
 8988 0194 0091     		str	r1, [sp]
 8989 0196 2146     		mov	r1, r4
 8990 0198 FFF7FEFF 		bl	hal_dma_start_interrupt
3985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
3986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH1D);
 8991              		.loc 1 3986 9
 8992 019c FB68     		ldr	r3, [r7, #12]
 8993 019e 1B68     		ldr	r3, [r3]
 8994 01a0 4FF48061 		mov	r1, #1024
 8995 01a4 1846     		mov	r0, r3
 8996 01a6 FFF7FEFF 		bl	hals_timer_dma_enable
3987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 8997              		.loc 1 3987 9
 8998 01aa B9E0     		b	.L420
 8999              	.L416:
3988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH2D:
3989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_compare_dma_full_transcom_handle = dmacb->channelx_compare_dm
 9000              		.loc 1 3989 79
 9001 01ac 3B68     		ldr	r3, [r7]
 9002 01ae 9A68     		ldr	r2, [r3, #8]
 9003              		.loc 1 3989 72
 9004 01b0 FB68     		ldr	r3, [r7, #12]
 9005 01b2 5A64     		str	r2, [r3, #68]
3990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9006              		.loc 1 3990 50
 9007 01b4 3B68     		ldr	r3, [r7]
 9008 01b6 5A69     		ldr	r2, [r3, #20]
 9009              		.loc 1 3990 43
 9010 01b8 FB68     		ldr	r3, [r7, #12]
 9011 01ba 1A65     		str	r2, [r3, #80]
3991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.full_finish_handle = _channelx_compare_dm
 9012              		.loc 1 3991 31
 9013 01bc FB68     		ldr	r3, [r7, #12]
 9014 01be DB6A     		ldr	r3, [r3, #44]
 9015              		.loc 1 3991 78
 9016 01c0 544A     		ldr	r2, .L421+8
 9017 01c2 DA60     		str	r2, [r3, #12]
3992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.half_finish_handle = NULL;
 9018              		.loc 1 3992 31
 9019 01c4 FB68     		ldr	r3, [r7, #12]
 9020 01c6 DB6A     		ldr	r3, [r3, #44]
 9021              		.loc 1 3992 78
 9022 01c8 0022     		movs	r2, #0
 9023 01ca 9A60     		str	r2, [r3, #8]
3993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.error_handle = _timer_dma_error;
 9024              		.loc 1 3993 31
 9025 01cc FB68     		ldr	r3, [r7, #12]
 9026 01ce DB6A     		ldr	r3, [r3, #44]
 9027              		.loc 1 3993 72
 9028 01d0 4F4A     		ldr	r2, .L421+4
 9029 01d2 5A60     		str	r2, [r3, #4]
3994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
3995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
3996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2], (uint32_t)dmatcfg->mem_ad
 9030              		.loc 1 3996 9
 9031 01d4 FB68     		ldr	r3, [r7, #12]
 9032 01d6 D86A     		ldr	r0, [r3, #44]
 9033              		.loc 1 3996 92
 9034 01d8 7B68     		ldr	r3, [r7, #4]
 9035 01da 5B68     		ldr	r3, [r3, #4]
 9036              		.loc 1 3996 9
 9037 01dc 1C46     		mov	r4, r3
 9038              		.loc 1 3996 104
 9039 01de FB68     		ldr	r3, [r7, #12]
 9040 01e0 1B68     		ldr	r3, [r3]
 9041              		.loc 1 3996 9
 9042 01e2 03F14C02 		add	r2, r3, #76
 9043 01e6 FB8A     		ldrh	r3, [r7, #22]
 9044 01e8 0021     		movs	r1, #0
 9045 01ea 0091     		str	r1, [sp]
 9046 01ec 2146     		mov	r1, r4
 9047 01ee FFF7FEFF 		bl	hal_dma_start_interrupt
3997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
3998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH2D);
 9048              		.loc 1 3998 9
 9049 01f2 FB68     		ldr	r3, [r7, #12]
 9050 01f4 1B68     		ldr	r3, [r3]
 9051 01f6 4FF40061 		mov	r1, #2048
 9052 01fa 1846     		mov	r0, r3
 9053 01fc FFF7FEFF 		bl	hals_timer_dma_enable
3999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9054              		.loc 1 3999 9
 9055 0200 8EE0     		b	.L420
 9056              	.L415:
4000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH3D:
4001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_compare_dma_full_transcom_handle = dmacb->channelx_compare_dm
 9057              		.loc 1 4001 79
 9058 0202 3B68     		ldr	r3, [r7]
 9059 0204 9A68     		ldr	r2, [r3, #8]
 9060              		.loc 1 4001 72
 9061 0206 FB68     		ldr	r3, [r7, #12]
 9062 0208 5A64     		str	r2, [r3, #68]
4002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9063              		.loc 1 4002 50
 9064 020a 3B68     		ldr	r3, [r7]
 9065 020c 5A69     		ldr	r2, [r3, #20]
 9066              		.loc 1 4002 43
 9067 020e FB68     		ldr	r3, [r7, #12]
 9068 0210 1A65     		str	r2, [r3, #80]
4003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.full_finish_handle = _channelx_compare_dm
 9069              		.loc 1 4003 31
 9070 0212 FB68     		ldr	r3, [r7, #12]
 9071 0214 1B6B     		ldr	r3, [r3, #48]
 9072              		.loc 1 4003 78
 9073 0216 3F4A     		ldr	r2, .L421+8
 9074 0218 DA60     		str	r2, [r3, #12]
4004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.half_finish_handle = NULL;
 9075              		.loc 1 4004 31
 9076 021a FB68     		ldr	r3, [r7, #12]
 9077 021c 1B6B     		ldr	r3, [r3, #48]
 9078              		.loc 1 4004 78
 9079 021e 0022     		movs	r2, #0
 9080 0220 9A60     		str	r2, [r3, #8]
4005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.error_handle = _timer_dma_error;
 9081              		.loc 1 4005 31
 9082 0222 FB68     		ldr	r3, [r7, #12]
 9083 0224 1B6B     		ldr	r3, [r3, #48]
 9084              		.loc 1 4005 72
 9085 0226 3A4A     		ldr	r2, .L421+4
 9086 0228 5A60     		str	r2, [r3, #4]
4006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH3], (uint32_t)dmatcfg->mem_ad
 9087              		.loc 1 4008 9
 9088 022a FB68     		ldr	r3, [r7, #12]
 9089 022c 186B     		ldr	r0, [r3, #48]
 9090              		.loc 1 4008 92
 9091 022e 7B68     		ldr	r3, [r7, #4]
 9092 0230 5B68     		ldr	r3, [r3, #4]
 9093              		.loc 1 4008 9
 9094 0232 1C46     		mov	r4, r3
 9095              		.loc 1 4008 104
 9096 0234 FB68     		ldr	r3, [r7, #12]
 9097 0236 1B68     		ldr	r3, [r3]
 9098              		.loc 1 4008 9
 9099 0238 03F14C02 		add	r2, r3, #76
 9100 023c FB8A     		ldrh	r3, [r7, #22]
 9101 023e 0021     		movs	r1, #0
 9102 0240 0091     		str	r1, [sp]
 9103 0242 2146     		mov	r1, r4
 9104 0244 FFF7FEFF 		bl	hal_dma_start_interrupt
4009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
4010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH3D);
 9105              		.loc 1 4010 9
 9106 0248 FB68     		ldr	r3, [r7, #12]
 9107 024a 1B68     		ldr	r3, [r3]
 9108 024c 4FF48051 		mov	r1, #4096
 9109 0250 1846     		mov	r0, r3
 9110 0252 FFF7FEFF 		bl	hals_timer_dma_enable
4011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9111              		.loc 1 4011 9
 9112 0256 63E0     		b	.L420
 9113              	.L414:
4012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CMTD:
4013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.commutation_dma_full_transcom_handle = dmacb->commutation_dma_full_tra
 9114              		.loc 1 4013 74
 9115 0258 3B68     		ldr	r3, [r7]
 9116 025a DA68     		ldr	r2, [r3, #12]
 9117              		.loc 1 4013 67
 9118 025c FB68     		ldr	r3, [r7, #12]
 9119 025e 9A64     		str	r2, [r3, #72]
4014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9120              		.loc 1 4014 50
 9121 0260 3B68     		ldr	r3, [r7]
 9122 0262 5A69     		ldr	r2, [r3, #20]
 9123              		.loc 1 4014 43
 9124 0264 FB68     		ldr	r3, [r7, #12]
 9125 0266 1A65     		str	r2, [r3, #80]
4015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.full_finish_handle = _commutation_dma_ful
 9126              		.loc 1 4015 31
 9127 0268 FB68     		ldr	r3, [r7, #12]
 9128 026a 5B6B     		ldr	r3, [r3, #52]
 9129              		.loc 1 4015 78
 9130 026c 2A4A     		ldr	r2, .L421+12
 9131 026e DA60     		str	r2, [r3, #12]
4016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.half_finish_handle = NULL;
 9132              		.loc 1 4016 31
 9133 0270 FB68     		ldr	r3, [r7, #12]
 9134 0272 5B6B     		ldr	r3, [r3, #52]
 9135              		.loc 1 4016 78
 9136 0274 0022     		movs	r2, #0
 9137 0276 9A60     		str	r2, [r3, #8]
4017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.error_handle = _timer_dma_error;
 9138              		.loc 1 4017 31
 9139 0278 FB68     		ldr	r3, [r7, #12]
 9140 027a 5B6B     		ldr	r3, [r3, #52]
 9141              		.loc 1 4017 72
 9142 027c 244A     		ldr	r2, .L421+4
 9143 027e 5A60     		str	r2, [r3, #4]
4018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CMT], (uint32_t)dmatcfg->mem_ad
 9144              		.loc 1 4020 9
 9145 0280 FB68     		ldr	r3, [r7, #12]
 9146 0282 586B     		ldr	r0, [r3, #52]
 9147              		.loc 1 4020 92
 9148 0284 7B68     		ldr	r3, [r7, #4]
 9149 0286 5B68     		ldr	r3, [r3, #4]
 9150              		.loc 1 4020 9
 9151 0288 1C46     		mov	r4, r3
 9152              		.loc 1 4020 104
 9153 028a FB68     		ldr	r3, [r7, #12]
 9154 028c 1B68     		ldr	r3, [r3]
 9155              		.loc 1 4020 9
 9156 028e 03F14C02 		add	r2, r3, #76
 9157 0292 FB8A     		ldrh	r3, [r7, #22]
 9158 0294 0021     		movs	r1, #0
 9159 0296 0091     		str	r1, [sp]
 9160 0298 2146     		mov	r1, r4
 9161 029a FFF7FEFF 		bl	hal_dma_start_interrupt
4021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CMTD);
 9162              		.loc 1 4021 9
 9163 029e FB68     		ldr	r3, [r7, #12]
 9164 02a0 1B68     		ldr	r3, [r3]
 9165 02a2 4FF40051 		mov	r1, #8192
 9166 02a6 1846     		mov	r0, r3
 9167 02a8 FFF7FEFF 		bl	hals_timer_dma_enable
4022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9168              		.loc 1 4022 9
 9169 02ac 38E0     		b	.L420
 9170              	.L412:
4023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_TRGD:
4024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.trigger_dma_full_transcom_handle = dmacb->trigger_dma_full_transcom_ha
 9171              		.loc 1 4024 70
 9172 02ae 3B68     		ldr	r3, [r7]
 9173 02b0 1A69     		ldr	r2, [r3, #16]
 9174              		.loc 1 4024 63
 9175 02b2 FB68     		ldr	r3, [r7, #12]
 9176 02b4 DA64     		str	r2, [r3, #76]
4025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9177              		.loc 1 4025 50
 9178 02b6 3B68     		ldr	r3, [r7]
 9179 02b8 5A69     		ldr	r2, [r3, #20]
 9180              		.loc 1 4025 43
 9181 02ba FB68     		ldr	r3, [r7, #12]
 9182 02bc 1A65     		str	r2, [r3, #80]
4026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_TRG]->dma_irq.full_finish_handle = _trigger_dma_full_tr
 9183              		.loc 1 4026 31
 9184 02be FB68     		ldr	r3, [r7, #12]
 9185 02c0 9B6B     		ldr	r3, [r3, #56]
 9186              		.loc 1 4026 78
 9187 02c2 164A     		ldr	r2, .L421+16
 9188 02c4 DA60     		str	r2, [r3, #12]
4027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_TRG]->dma_irq.half_finish_handle = NULL;
 9189              		.loc 1 4027 31
 9190 02c6 FB68     		ldr	r3, [r7, #12]
 9191 02c8 9B6B     		ldr	r3, [r3, #56]
 9192              		.loc 1 4027 78
 9193 02ca 0022     		movs	r2, #0
 9194 02cc 9A60     		str	r2, [r3, #8]
4028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_TRG]->dma_irq.error_handle = _timer_dma_error;
 9195              		.loc 1 4028 31
 9196 02ce FB68     		ldr	r3, [r7, #12]
 9197 02d0 9B6B     		ldr	r3, [r3, #56]
 9198              		.loc 1 4028 72
 9199 02d2 0F4A     		ldr	r2, .L421+4
 9200 02d4 5A60     		str	r2, [r3, #4]
4029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_TRG], (uint32_t)dmatcfg->mem_ad
 9201              		.loc 1 4031 9
 9202 02d6 FB68     		ldr	r3, [r7, #12]
 9203 02d8 986B     		ldr	r0, [r3, #56]
 9204              		.loc 1 4031 92
 9205 02da 7B68     		ldr	r3, [r7, #4]
 9206 02dc 5B68     		ldr	r3, [r3, #4]
 9207              		.loc 1 4031 9
 9208 02de 1C46     		mov	r4, r3
 9209              		.loc 1 4031 104
 9210 02e0 FB68     		ldr	r3, [r7, #12]
 9211 02e2 1B68     		ldr	r3, [r3]
 9212              		.loc 1 4031 9
 9213 02e4 03F14C02 		add	r2, r3, #76
 9214 02e8 FB8A     		ldrh	r3, [r7, #22]
 9215 02ea 0021     		movs	r1, #0
 9216 02ec 0091     		str	r1, [sp]
 9217 02ee 2146     		mov	r1, r4
 9218 02f0 FFF7FEFF 		bl	hal_dma_start_interrupt
4032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_TRGD);
 9219              		.loc 1 4032 9
 9220 02f4 FB68     		ldr	r3, [r7, #12]
 9221 02f6 1B68     		ldr	r3, [r3]
 9222 02f8 4FF48041 		mov	r1, #16384
 9223 02fc 1846     		mov	r0, r3
 9224 02fe FFF7FEFF 		bl	hals_timer_dma_enable
4033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9225              		.loc 1 4033 9
 9226 0302 0DE0     		b	.L420
 9227              	.L413:
4034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
4035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [dmareq] value is undefine");
4036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 9228              		.loc 1 4036 16
 9229 0304 6FF00503 		mvn	r3, #5
 9230 0308 18E0     		b	.L411
 9231              	.L422:
 9232 030a 00BF     		.align	2
 9233              	.L421:
 9234 030c 00000000 		.word	_update_dma_full_transfer_complete
 9235 0310 00000000 		.word	_timer_dma_error
 9236 0314 00000000 		.word	_channelx_compare_dma_full_transfer_complete
 9237 0318 00000000 		.word	_commutation_dma_full_transfer_complete
 9238 031c 00000000 		.word	_trigger_dma_full_transfer_complete
 9239              	.L420:
4037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure the TIMER DMA transfer */
4039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_transfer_config(timer_dev->periph, dmatcfg->start_addr, dmatcfg->length);
 9240              		.loc 1 4039 5
 9241 0320 FB68     		ldr	r3, [r7, #12]
 9242 0322 1868     		ldr	r0, [r3]
 9243 0324 7B68     		ldr	r3, [r7, #4]
 9244 0326 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 9245 0328 7B68     		ldr	r3, [r7, #4]
 9246 032a 1B89     		ldrh	r3, [r3, #8]
 9247 032c 1A46     		mov	r2, r3
 9248 032e FFF7FEFF 		bl	hals_timer_dma_transfer_config
4040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
4041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 9249              		.loc 1 4041 5
 9250 0332 FB68     		ldr	r3, [r7, #12]
 9251 0334 0022     		movs	r2, #0
 9252 0336 83F85620 		strb	r2, [r3, #86]
4042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 9253              		.loc 1 4043 12
 9254 033a 0023     		movs	r3, #0
 9255              	.L411:
4044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 9256              		.loc 1 4044 1
 9257 033c 1846     		mov	r0, r3
 9258 033e 1C37     		adds	r7, r7, #28
 9259              		.cfi_def_cfa_offset 12
 9260 0340 BD46     		mov	sp, r7
 9261              		.cfi_def_cfa_register 13
 9262              		@ sp needed
 9263 0342 90BD     		pop	{r4, r7, pc}
 9264              		.cfi_endproc
 9265              	.LFE178:
 9267              		.section	.text.hal_timer_dma_transfer_write_stop,"ax",%progbits
 9268              		.align	1
 9269              		.global	hal_timer_dma_transfer_write_stop
 9270              		.syntax unified
 9271              		.thumb
 9272              		.thumb_func
 9273              		.fpu softvfp
 9275              	hal_timer_dma_transfer_write_stop:
 9276              	.LFB179:
4045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER DMA transfer mode for writing data to TIMER
4048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmareq: specify which DMA request
4052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 one or more parameters can be selected which are shown as below:
4053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_UPD: update DMA, TIMERx(x=0,2,14..16), TIMER1 just for GD32F330 and GD3
4054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request, TIMERx(x=0,2,14..16), TIMER1 just for GD32
4055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330
4056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
4057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
4058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request , TIMERx(x=0,14)
4059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330 a
4060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
4062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_dma_transfer_write_stop(hal_timer_dev_struct *timer_dev, uint32_t dmareq)
4064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 9277              		.loc 1 4064 1
 9278              		.cfi_startproc
 9279              		@ args = 0, pretend = 0, frame = 8
 9280              		@ frame_needed = 1, uses_anonymous_args = 0
 9281 0000 80B5     		push	{r7, lr}
 9282              		.cfi_def_cfa_offset 8
 9283              		.cfi_offset 7, -8
 9284              		.cfi_offset 14, -4
 9285 0002 82B0     		sub	sp, sp, #8
 9286              		.cfi_def_cfa_offset 16
 9287 0004 00AF     		add	r7, sp, #0
 9288              		.cfi_def_cfa_register 7
 9289 0006 7860     		str	r0, [r7, #4]
 9290 0008 3960     		str	r1, [r7]
4065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
4072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
4074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 9291              		.loc 1 4074 5
 9292 000a 7B68     		ldr	r3, [r7, #4]
 9293 000c 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 9294 0010 012B     		cmp	r3, #1
 9295 0012 02D1     		bne	.L424
 9296              		.loc 1 4074 5 is_stmt 0 discriminator 1
 9297 0014 6FF00103 		mvn	r3, #1
 9298 0018 98E0     		b	.L425
 9299              	.L424:
 9300              		.loc 1 4074 5 discriminator 2
 9301 001a 7B68     		ldr	r3, [r7, #4]
 9302 001c 0122     		movs	r2, #1
 9303 001e 83F85620 		strb	r2, [r3, #86]
4075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* DMA config for request */
4076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(dmareq) {
 9304              		.loc 1 4076 5 is_stmt 1 discriminator 2
 9305 0022 3B68     		ldr	r3, [r7]
 9306 0024 B3F5804F 		cmp	r3, #16384
 9307 0028 7BD0     		beq	.L426
 9308              		.loc 1 4076 5 is_stmt 0
 9309 002a 3B68     		ldr	r3, [r7]
 9310 002c B3F5804F 		cmp	r3, #16384
 9311 0030 00F28480 		bhi	.L427
 9312 0034 3B68     		ldr	r3, [r7]
 9313 0036 B3F5005F 		cmp	r3, #8192
 9314 003a 65D0     		beq	.L428
 9315 003c 3B68     		ldr	r3, [r7]
 9316 003e B3F5005F 		cmp	r3, #8192
 9317 0042 7BD8     		bhi	.L427
 9318 0044 3B68     		ldr	r3, [r7]
 9319 0046 B3F5805F 		cmp	r3, #4096
 9320 004a 50D0     		beq	.L429
 9321 004c 3B68     		ldr	r3, [r7]
 9322 004e B3F5805F 		cmp	r3, #4096
 9323 0052 73D8     		bhi	.L427
 9324 0054 3B68     		ldr	r3, [r7]
 9325 0056 B3F5006F 		cmp	r3, #2048
 9326 005a 3BD0     		beq	.L430
 9327 005c 3B68     		ldr	r3, [r7]
 9328 005e B3F5006F 		cmp	r3, #2048
 9329 0062 6BD8     		bhi	.L427
 9330 0064 3B68     		ldr	r3, [r7]
 9331 0066 B3F5806F 		cmp	r3, #1024
 9332 006a 26D0     		beq	.L431
 9333 006c 3B68     		ldr	r3, [r7]
 9334 006e B3F5806F 		cmp	r3, #1024
 9335 0072 63D8     		bhi	.L427
 9336 0074 3B68     		ldr	r3, [r7]
 9337 0076 B3F5807F 		cmp	r3, #256
 9338 007a 04D0     		beq	.L432
 9339 007c 3B68     		ldr	r3, [r7]
 9340 007e B3F5007F 		cmp	r3, #512
 9341 0082 0DD0     		beq	.L433
 9342 0084 5AE0     		b	.L427
 9343              	.L432:
4077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_UPD:
4078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_UP]);
 9344              		.loc 1 4079 9 is_stmt 1
 9345 0086 7B68     		ldr	r3, [r7, #4]
 9346 0088 1B6A     		ldr	r3, [r3, #32]
 9347 008a 1846     		mov	r0, r3
 9348 008c FFF7FEFF 		bl	hal_dma_stop
4080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_UPD);
 9349              		.loc 1 4080 9
 9350 0090 7B68     		ldr	r3, [r7, #4]
 9351 0092 1B68     		ldr	r3, [r3]
 9352 0094 4FF48071 		mov	r1, #256
 9353 0098 1846     		mov	r0, r3
 9354 009a FFF7FEFF 		bl	hals_timer_dma_disable
4081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9355              		.loc 1 4081 9
 9356 009e 50E0     		b	.L434
 9357              	.L433:
4082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH0D:
4083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]);
 9358              		.loc 1 4084 9
 9359 00a0 7B68     		ldr	r3, [r7, #4]
 9360 00a2 5B6A     		ldr	r3, [r3, #36]
 9361 00a4 1846     		mov	r0, r3
 9362 00a6 FFF7FEFF 		bl	hal_dma_stop
4085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH0D);
 9363              		.loc 1 4085 9
 9364 00aa 7B68     		ldr	r3, [r7, #4]
 9365 00ac 1B68     		ldr	r3, [r3]
 9366 00ae 4FF40071 		mov	r1, #512
 9367 00b2 1846     		mov	r0, r3
 9368 00b4 FFF7FEFF 		bl	hals_timer_dma_disable
4086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9369              		.loc 1 4086 9
 9370 00b8 43E0     		b	.L434
 9371              	.L431:
4087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH1D:
4088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]);
 9372              		.loc 1 4089 9
 9373 00ba 7B68     		ldr	r3, [r7, #4]
 9374 00bc 9B6A     		ldr	r3, [r3, #40]
 9375 00be 1846     		mov	r0, r3
 9376 00c0 FFF7FEFF 		bl	hal_dma_stop
4090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH1D);
 9377              		.loc 1 4090 9
 9378 00c4 7B68     		ldr	r3, [r7, #4]
 9379 00c6 1B68     		ldr	r3, [r3]
 9380 00c8 4FF48061 		mov	r1, #1024
 9381 00cc 1846     		mov	r0, r3
 9382 00ce FFF7FEFF 		bl	hals_timer_dma_disable
4091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9383              		.loc 1 4091 9
 9384 00d2 36E0     		b	.L434
 9385              	.L430:
4092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH2D:
4093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]);
 9386              		.loc 1 4094 9
 9387 00d4 7B68     		ldr	r3, [r7, #4]
 9388 00d6 DB6A     		ldr	r3, [r3, #44]
 9389 00d8 1846     		mov	r0, r3
 9390 00da FFF7FEFF 		bl	hal_dma_stop
4095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH2D);
 9391              		.loc 1 4095 9
 9392 00de 7B68     		ldr	r3, [r7, #4]
 9393 00e0 1B68     		ldr	r3, [r3]
 9394 00e2 4FF40061 		mov	r1, #2048
 9395 00e6 1846     		mov	r0, r3
 9396 00e8 FFF7FEFF 		bl	hals_timer_dma_disable
4096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9397              		.loc 1 4096 9
 9398 00ec 29E0     		b	.L434
 9399              	.L429:
4097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH3D:
4098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]);
 9400              		.loc 1 4099 9
 9401 00ee 7B68     		ldr	r3, [r7, #4]
 9402 00f0 1B6B     		ldr	r3, [r3, #48]
 9403 00f2 1846     		mov	r0, r3
 9404 00f4 FFF7FEFF 		bl	hal_dma_stop
4100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH3D);
 9405              		.loc 1 4100 9
 9406 00f8 7B68     		ldr	r3, [r7, #4]
 9407 00fa 1B68     		ldr	r3, [r3]
 9408 00fc 4FF48051 		mov	r1, #4096
 9409 0100 1846     		mov	r0, r3
 9410 0102 FFF7FEFF 		bl	hals_timer_dma_disable
4101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9411              		.loc 1 4101 9
 9412 0106 1CE0     		b	.L434
 9413              	.L428:
4102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CMTD:
4103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]);
 9414              		.loc 1 4104 9
 9415 0108 7B68     		ldr	r3, [r7, #4]
 9416 010a 5B6B     		ldr	r3, [r3, #52]
 9417 010c 1846     		mov	r0, r3
 9418 010e FFF7FEFF 		bl	hal_dma_stop
4105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CMTD);
 9419              		.loc 1 4105 9
 9420 0112 7B68     		ldr	r3, [r7, #4]
 9421 0114 1B68     		ldr	r3, [r3]
 9422 0116 4FF40051 		mov	r1, #8192
 9423 011a 1846     		mov	r0, r3
 9424 011c FFF7FEFF 		bl	hals_timer_dma_disable
4106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9425              		.loc 1 4106 9
 9426 0120 0FE0     		b	.L434
 9427              	.L426:
4107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_TRGD:
4108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_TRG]);
 9428              		.loc 1 4109 9
 9429 0122 7B68     		ldr	r3, [r7, #4]
 9430 0124 9B6B     		ldr	r3, [r3, #56]
 9431 0126 1846     		mov	r0, r3
 9432 0128 FFF7FEFF 		bl	hal_dma_stop
4110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_TRGD);
 9433              		.loc 1 4110 9
 9434 012c 7B68     		ldr	r3, [r7, #4]
 9435 012e 1B68     		ldr	r3, [r3]
 9436 0130 4FF48041 		mov	r1, #16384
 9437 0134 1846     		mov	r0, r3
 9438 0136 FFF7FEFF 		bl	hals_timer_dma_disable
4111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9439              		.loc 1 4111 9
 9440 013a 02E0     		b	.L434
 9441              	.L427:
4112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
4113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [dmareq] value is undefine");
4114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 9442              		.loc 1 4114 16
 9443 013c 6FF00503 		mvn	r3, #5
 9444 0140 04E0     		b	.L425
 9445              	.L434:
4115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
4117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 9446              		.loc 1 4117 5
 9447 0142 7B68     		ldr	r3, [r7, #4]
 9448 0144 0022     		movs	r2, #0
 9449 0146 83F85620 		strb	r2, [r3, #86]
4118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 9450              		.loc 1 4118 12
 9451 014a 0023     		movs	r3, #0
 9452              	.L425:
4119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 9453              		.loc 1 4119 1
 9454 014c 1846     		mov	r0, r3
 9455 014e 0837     		adds	r7, r7, #8
 9456              		.cfi_def_cfa_offset 8
 9457 0150 BD46     		mov	sp, r7
 9458              		.cfi_def_cfa_register 13
 9459              		@ sp needed
 9460 0152 80BD     		pop	{r7, pc}
 9461              		.cfi_endproc
 9462              	.LFE179:
 9464              		.section	.text.hal_timer_dma_transfer_read_start,"ax",%progbits
 9465              		.align	1
 9466              		.global	hal_timer_dma_transfer_read_start
 9467              		.syntax unified
 9468              		.thumb
 9469              		.thumb_func
 9470              		.fpu softvfp
 9472              	hal_timer_dma_transfer_read_start:
 9473              	.LFB180:
4120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      start TIMER DMA transfer mode for read data from TIMER
4123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmareq: specify which DMA request
4127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 one or more parameters can be selected which are shown as below:
4128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_UPD: update DMA, TIMERx(x=0,2,14..16), TIMER1 just for GD32F330 and GD3
4129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request, TIMERx(x=0,2,14..16), TIMER1 just for GD32
4130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330
4131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
4132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
4133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request , TIMERx(x=0,14)
4134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330 a
4135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmatcfg: TIMER DMA config parameter structure
4136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   start_addr: the argument could be selected from enumeration <hal_timer_dma_transf
4137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   mem_addr:TIMER DMA transfer memory address
4138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   length: the argument could be selected from enumeration <hal_timer_dma_transfer_l
4139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA callback function pointer structure
4140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
4141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
4142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
4143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
4144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
4145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   error_handle: TIMER DMA transfer error interrupt handler
4146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
4148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_dma_transfer_read_start(hal_timer_dev_struct *timer_dev, uint32_t dmareq, hal_tim
4150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 9474              		.loc 1 4150 1
 9475              		.cfi_startproc
 9476              		@ args = 0, pretend = 0, frame = 24
 9477              		@ frame_needed = 1, uses_anonymous_args = 0
 9478 0000 90B5     		push	{r4, r7, lr}
 9479              		.cfi_def_cfa_offset 12
 9480              		.cfi_offset 4, -12
 9481              		.cfi_offset 7, -8
 9482              		.cfi_offset 14, -4
 9483 0002 89B0     		sub	sp, sp, #36
 9484              		.cfi_def_cfa_offset 48
 9485 0004 02AF     		add	r7, sp, #8
 9486              		.cfi_def_cfa 7, 40
 9487 0006 F860     		str	r0, [r7, #12]
 9488 0008 B960     		str	r1, [r7, #8]
 9489 000a 7A60     		str	r2, [r7, #4]
 9490 000c 3B60     		str	r3, [r7]
4151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint16_t length = 0;
 9491              		.loc 1 4151 14
 9492 000e 0023     		movs	r3, #0
 9493 0010 FB82     		strh	r3, [r7, #22]	@ movhi
4152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     length = (uint16_t)((dmatcfg->length >> 8U) + 1);
 9494              		.loc 1 4152 33
 9495 0012 7B68     		ldr	r3, [r7, #4]
 9496 0014 1B89     		ldrh	r3, [r3, #8]
 9497              		.loc 1 4152 14
 9498 0016 1B0A     		lsrs	r3, r3, #8
 9499 0018 9BB2     		uxth	r3, r3
 9500              		.loc 1 4152 12
 9501 001a 0133     		adds	r3, r3, #1
 9502 001c FB82     		strh	r3, [r7, #22]	@ movhi
4153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == dmatcfg) {
4160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
4161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
4163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
4165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 9503              		.loc 1 4165 5
 9504 001e FB68     		ldr	r3, [r7, #12]
 9505 0020 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 9506 0024 012B     		cmp	r3, #1
 9507 0026 02D1     		bne	.L436
 9508              		.loc 1 4165 5 is_stmt 0 discriminator 1
 9509 0028 6FF00103 		mvn	r3, #1
 9510 002c 86E1     		b	.L437
 9511              	.L436:
 9512              		.loc 1 4165 5 discriminator 2
 9513 002e FB68     		ldr	r3, [r7, #12]
 9514 0030 0122     		movs	r2, #1
 9515 0032 83F85620 		strb	r2, [r3, #86]
4166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(dmareq) {
 9516              		.loc 1 4166 5 is_stmt 1 discriminator 2
 9517 0036 BB68     		ldr	r3, [r7, #8]
 9518 0038 B3F5804F 		cmp	r3, #16384
 9519 003c 00F03781 		beq	.L438
 9520              		.loc 1 4166 5 is_stmt 0
 9521 0040 BB68     		ldr	r3, [r7, #8]
 9522 0042 B3F5804F 		cmp	r3, #16384
 9523 0046 00F25D81 		bhi	.L439
 9524 004a BB68     		ldr	r3, [r7, #8]
 9525 004c B3F5005F 		cmp	r3, #8192
 9526 0050 00F00281 		beq	.L440
 9527 0054 BB68     		ldr	r3, [r7, #8]
 9528 0056 B3F5005F 		cmp	r3, #8192
 9529 005a 00F25381 		bhi	.L439
 9530 005e BB68     		ldr	r3, [r7, #8]
 9531 0060 B3F5805F 		cmp	r3, #4096
 9532 0064 00F0CD80 		beq	.L441
 9533 0068 BB68     		ldr	r3, [r7, #8]
 9534 006a B3F5805F 		cmp	r3, #4096
 9535 006e 00F24981 		bhi	.L439
 9536 0072 BB68     		ldr	r3, [r7, #8]
 9537 0074 B3F5006F 		cmp	r3, #2048
 9538 0078 00F09880 		beq	.L442
 9539 007c BB68     		ldr	r3, [r7, #8]
 9540 007e B3F5006F 		cmp	r3, #2048
 9541 0082 00F23F81 		bhi	.L439
 9542 0086 BB68     		ldr	r3, [r7, #8]
 9543 0088 B3F5806F 		cmp	r3, #1024
 9544 008c 63D0     		beq	.L443
 9545 008e BB68     		ldr	r3, [r7, #8]
 9546 0090 B3F5806F 		cmp	r3, #1024
 9547 0094 00F23681 		bhi	.L439
 9548 0098 BB68     		ldr	r3, [r7, #8]
 9549 009a B3F5807F 		cmp	r3, #256
 9550 009e 04D0     		beq	.L444
 9551 00a0 BB68     		ldr	r3, [r7, #8]
 9552 00a2 B3F5007F 		cmp	r3, #512
 9553 00a6 2BD0     		beq	.L445
 9554 00a8 2CE1     		b	.L439
 9555              	.L444:
4167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_UPD:
4168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.update_dma_full_transcom_handle = dmacb->update_dma_full_transcom_hand
 9556              		.loc 1 4168 69 is_stmt 1
 9557 00aa 3B68     		ldr	r3, [r7]
 9558 00ac 1A68     		ldr	r2, [r3]
 9559              		.loc 1 4168 62
 9560 00ae FB68     		ldr	r3, [r7, #12]
 9561 00b0 DA63     		str	r2, [r3, #60]
4169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9562              		.loc 1 4169 50
 9563 00b2 3B68     		ldr	r3, [r7]
 9564 00b4 5A69     		ldr	r2, [r3, #20]
 9565              		.loc 1 4169 43
 9566 00b6 FB68     		ldr	r3, [r7, #12]
 9567 00b8 1A65     		str	r2, [r3, #80]
4170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.full_finish_handle = _update_dma_full_tran
 9568              		.loc 1 4170 31
 9569 00ba FB68     		ldr	r3, [r7, #12]
 9570 00bc 1B6A     		ldr	r3, [r3, #32]
 9571              		.loc 1 4170 77
 9572 00be 934A     		ldr	r2, .L447
 9573 00c0 DA60     		str	r2, [r3, #12]
4171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.half_finish_handle = NULL;
 9574              		.loc 1 4171 31
 9575 00c2 FB68     		ldr	r3, [r7, #12]
 9576 00c4 1B6A     		ldr	r3, [r3, #32]
 9577              		.loc 1 4171 77
 9578 00c6 0022     		movs	r2, #0
 9579 00c8 9A60     		str	r2, [r3, #8]
4172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_UP]->dma_irq.error_handle = _timer_dma_error;
 9580              		.loc 1 4172 31
 9581 00ca FB68     		ldr	r3, [r7, #12]
 9582 00cc 1B6A     		ldr	r3, [r3, #32]
 9583              		.loc 1 4172 71
 9584 00ce 904A     		ldr	r2, .L447+4
 9585 00d0 5A60     		str	r2, [r3, #4]
4173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_UP], TIMER_DMATB_ADDRESS(timer_
 9586              		.loc 1 4175 9
 9587 00d2 FB68     		ldr	r3, [r7, #12]
 9588 00d4 186A     		ldr	r0, [r3, #32]
 9589              		.loc 1 4175 74
 9590 00d6 FB68     		ldr	r3, [r7, #12]
 9591 00d8 1B68     		ldr	r3, [r3]
 9592              		.loc 1 4175 9
 9593 00da 03F14C01 		add	r1, r3, #76
 9594              		.loc 1 4175 131
 9595 00de 7B68     		ldr	r3, [r7, #4]
 9596 00e0 5B68     		ldr	r3, [r3, #4]
 9597              		.loc 1 4175 9
 9598 00e2 1C46     		mov	r4, r3
 9599 00e4 FB8A     		ldrh	r3, [r7, #22]
 9600 00e6 0022     		movs	r2, #0
 9601 00e8 0092     		str	r2, [sp]
 9602 00ea 2246     		mov	r2, r4
 9603 00ec FFF7FEFF 		bl	hal_dma_start_interrupt
4176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
4177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_UPD);
 9604              		.loc 1 4177 9
 9605 00f0 FB68     		ldr	r3, [r7, #12]
 9606 00f2 1B68     		ldr	r3, [r3]
 9607 00f4 4FF48071 		mov	r1, #256
 9608 00f8 1846     		mov	r0, r3
 9609 00fa FFF7FEFF 		bl	hals_timer_dma_enable
4178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9610              		.loc 1 4178 9
 9611 00fe 0FE1     		b	.L446
 9612              	.L445:
4179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH0D:
4180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle = dmacb->channelx_capture_dm
 9613              		.loc 1 4180 79
 9614 0100 3B68     		ldr	r3, [r7]
 9615 0102 5A68     		ldr	r2, [r3, #4]
 9616              		.loc 1 4180 72
 9617 0104 FB68     		ldr	r3, [r7, #12]
 9618 0106 1A64     		str	r2, [r3, #64]
4181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9619              		.loc 1 4181 50
 9620 0108 3B68     		ldr	r3, [r7]
 9621 010a 5A69     		ldr	r2, [r3, #20]
 9622              		.loc 1 4181 43
 9623 010c FB68     		ldr	r3, [r7, #12]
 9624 010e 1A65     		str	r2, [r3, #80]
4182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.full_finish_handle = _channelx_capture_dm
 9625              		.loc 1 4182 31
 9626 0110 FB68     		ldr	r3, [r7, #12]
 9627 0112 5B6A     		ldr	r3, [r3, #36]
 9628              		.loc 1 4182 78
 9629 0114 7F4A     		ldr	r2, .L447+8
 9630 0116 DA60     		str	r2, [r3, #12]
4183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.half_finish_handle = NULL;
 9631              		.loc 1 4183 31
 9632 0118 FB68     		ldr	r3, [r7, #12]
 9633 011a 5B6A     		ldr	r3, [r3, #36]
 9634              		.loc 1 4183 78
 9635 011c 0022     		movs	r2, #0
 9636 011e 9A60     		str	r2, [r3, #8]
4184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]->dma_irq.error_handle = _timer_dma_error;
 9637              		.loc 1 4184 31
 9638 0120 FB68     		ldr	r3, [r7, #12]
 9639 0122 5B6A     		ldr	r3, [r3, #36]
 9640              		.loc 1 4184 72
 9641 0124 7A4A     		ldr	r2, .L447+4
 9642 0126 5A60     		str	r2, [r3, #4]
4185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0], TIMER_DMATB_ADDRESS(timer
 9643              		.loc 1 4187 9
 9644 0128 FB68     		ldr	r3, [r7, #12]
 9645 012a 586A     		ldr	r0, [r3, #36]
 9646              		.loc 1 4187 75
 9647 012c FB68     		ldr	r3, [r7, #12]
 9648 012e 1B68     		ldr	r3, [r3]
 9649              		.loc 1 4187 9
 9650 0130 03F14C01 		add	r1, r3, #76
 9651              		.loc 1 4187 132
 9652 0134 7B68     		ldr	r3, [r7, #4]
 9653 0136 5B68     		ldr	r3, [r3, #4]
 9654              		.loc 1 4187 9
 9655 0138 1C46     		mov	r4, r3
 9656 013a FB8A     		ldrh	r3, [r7, #22]
 9657 013c 0022     		movs	r2, #0
 9658 013e 0092     		str	r2, [sp]
 9659 0140 2246     		mov	r2, r4
 9660 0142 FFF7FEFF 		bl	hal_dma_start_interrupt
4188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
4189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH0D);
 9661              		.loc 1 4189 9
 9662 0146 FB68     		ldr	r3, [r7, #12]
 9663 0148 1B68     		ldr	r3, [r3]
 9664 014a 4FF40071 		mov	r1, #512
 9665 014e 1846     		mov	r0, r3
 9666 0150 FFF7FEFF 		bl	hals_timer_dma_enable
4190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9667              		.loc 1 4190 9
 9668 0154 E4E0     		b	.L446
 9669              	.L443:
4191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH1D:
4192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle = dmacb->channelx_capture_dm
 9670              		.loc 1 4192 79
 9671 0156 3B68     		ldr	r3, [r7]
 9672 0158 5A68     		ldr	r2, [r3, #4]
 9673              		.loc 1 4192 72
 9674 015a FB68     		ldr	r3, [r7, #12]
 9675 015c 1A64     		str	r2, [r3, #64]
4193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9676              		.loc 1 4193 50
 9677 015e 3B68     		ldr	r3, [r7]
 9678 0160 5A69     		ldr	r2, [r3, #20]
 9679              		.loc 1 4193 43
 9680 0162 FB68     		ldr	r3, [r7, #12]
 9681 0164 1A65     		str	r2, [r3, #80]
4194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.full_finish_handle = _channelx_capture_dm
 9682              		.loc 1 4194 31
 9683 0166 FB68     		ldr	r3, [r7, #12]
 9684 0168 9B6A     		ldr	r3, [r3, #40]
 9685              		.loc 1 4194 78
 9686 016a 6A4A     		ldr	r2, .L447+8
 9687 016c DA60     		str	r2, [r3, #12]
4195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.half_finish_handle = NULL;
 9688              		.loc 1 4195 31
 9689 016e FB68     		ldr	r3, [r7, #12]
 9690 0170 9B6A     		ldr	r3, [r3, #40]
 9691              		.loc 1 4195 78
 9692 0172 0022     		movs	r2, #0
 9693 0174 9A60     		str	r2, [r3, #8]
4196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]->dma_irq.error_handle = _timer_dma_error;
 9694              		.loc 1 4196 31
 9695 0176 FB68     		ldr	r3, [r7, #12]
 9696 0178 9B6A     		ldr	r3, [r3, #40]
 9697              		.loc 1 4196 72
 9698 017a 654A     		ldr	r2, .L447+4
 9699 017c 5A60     		str	r2, [r3, #4]
4197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1], TIMER_DMATB_ADDRESS(timer
 9700              		.loc 1 4199 9
 9701 017e FB68     		ldr	r3, [r7, #12]
 9702 0180 986A     		ldr	r0, [r3, #40]
 9703              		.loc 1 4199 75
 9704 0182 FB68     		ldr	r3, [r7, #12]
 9705 0184 1B68     		ldr	r3, [r3]
 9706              		.loc 1 4199 9
 9707 0186 03F14C01 		add	r1, r3, #76
 9708              		.loc 1 4199 132
 9709 018a 7B68     		ldr	r3, [r7, #4]
 9710 018c 5B68     		ldr	r3, [r3, #4]
 9711              		.loc 1 4199 9
 9712 018e 1C46     		mov	r4, r3
 9713 0190 FB8A     		ldrh	r3, [r7, #22]
 9714 0192 0022     		movs	r2, #0
 9715 0194 0092     		str	r2, [sp]
 9716 0196 2246     		mov	r2, r4
 9717 0198 FFF7FEFF 		bl	hal_dma_start_interrupt
4200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
4201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH1D);
 9718              		.loc 1 4201 9
 9719 019c FB68     		ldr	r3, [r7, #12]
 9720 019e 1B68     		ldr	r3, [r3]
 9721 01a0 4FF48061 		mov	r1, #1024
 9722 01a4 1846     		mov	r0, r3
 9723 01a6 FFF7FEFF 		bl	hals_timer_dma_enable
4202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9724              		.loc 1 4202 9
 9725 01aa B9E0     		b	.L446
 9726              	.L442:
4203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH2D:
4204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle = dmacb->channelx_capture_dm
 9727              		.loc 1 4204 79
 9728 01ac 3B68     		ldr	r3, [r7]
 9729 01ae 5A68     		ldr	r2, [r3, #4]
 9730              		.loc 1 4204 72
 9731 01b0 FB68     		ldr	r3, [r7, #12]
 9732 01b2 1A64     		str	r2, [r3, #64]
4205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9733              		.loc 1 4205 50
 9734 01b4 3B68     		ldr	r3, [r7]
 9735 01b6 5A69     		ldr	r2, [r3, #20]
 9736              		.loc 1 4205 43
 9737 01b8 FB68     		ldr	r3, [r7, #12]
 9738 01ba 1A65     		str	r2, [r3, #80]
4206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.full_finish_handle = _channelx_capture_dm
 9739              		.loc 1 4206 31
 9740 01bc FB68     		ldr	r3, [r7, #12]
 9741 01be DB6A     		ldr	r3, [r3, #44]
 9742              		.loc 1 4206 78
 9743 01c0 544A     		ldr	r2, .L447+8
 9744 01c2 DA60     		str	r2, [r3, #12]
4207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.half_finish_handle = NULL;
 9745              		.loc 1 4207 31
 9746 01c4 FB68     		ldr	r3, [r7, #12]
 9747 01c6 DB6A     		ldr	r3, [r3, #44]
 9748              		.loc 1 4207 78
 9749 01c8 0022     		movs	r2, #0
 9750 01ca 9A60     		str	r2, [r3, #8]
4208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]->dma_irq.error_handle = _timer_dma_error;
 9751              		.loc 1 4208 31
 9752 01cc FB68     		ldr	r3, [r7, #12]
 9753 01ce DB6A     		ldr	r3, [r3, #44]
 9754              		.loc 1 4208 72
 9755 01d0 4F4A     		ldr	r2, .L447+4
 9756 01d2 5A60     		str	r2, [r3, #4]
4209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2], TIMER_DMATB_ADDRESS(timer
 9757              		.loc 1 4211 9
 9758 01d4 FB68     		ldr	r3, [r7, #12]
 9759 01d6 D86A     		ldr	r0, [r3, #44]
 9760              		.loc 1 4211 75
 9761 01d8 FB68     		ldr	r3, [r7, #12]
 9762 01da 1B68     		ldr	r3, [r3]
 9763              		.loc 1 4211 9
 9764 01dc 03F14C01 		add	r1, r3, #76
 9765              		.loc 1 4211 132
 9766 01e0 7B68     		ldr	r3, [r7, #4]
 9767 01e2 5B68     		ldr	r3, [r3, #4]
 9768              		.loc 1 4211 9
 9769 01e4 1C46     		mov	r4, r3
 9770 01e6 FB8A     		ldrh	r3, [r7, #22]
 9771 01e8 0022     		movs	r2, #0
 9772 01ea 0092     		str	r2, [sp]
 9773 01ec 2246     		mov	r2, r4
 9774 01ee FFF7FEFF 		bl	hal_dma_start_interrupt
4212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
4213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH2D);
 9775              		.loc 1 4213 9
 9776 01f2 FB68     		ldr	r3, [r7, #12]
 9777 01f4 1B68     		ldr	r3, [r3]
 9778 01f6 4FF40061 		mov	r1, #2048
 9779 01fa 1846     		mov	r0, r3
 9780 01fc FFF7FEFF 		bl	hals_timer_dma_enable
4214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9781              		.loc 1 4214 9
 9782 0200 8EE0     		b	.L446
 9783              	.L441:
4215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH3D:
4216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle = dmacb->channelx_capture_dm
 9784              		.loc 1 4216 79
 9785 0202 3B68     		ldr	r3, [r7]
 9786 0204 5A68     		ldr	r2, [r3, #4]
 9787              		.loc 1 4216 72
 9788 0206 FB68     		ldr	r3, [r7, #12]
 9789 0208 1A64     		str	r2, [r3, #64]
4217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9790              		.loc 1 4217 50
 9791 020a 3B68     		ldr	r3, [r7]
 9792 020c 5A69     		ldr	r2, [r3, #20]
 9793              		.loc 1 4217 43
 9794 020e FB68     		ldr	r3, [r7, #12]
 9795 0210 1A65     		str	r2, [r3, #80]
4218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.full_finish_handle = _channelx_capture_dm
 9796              		.loc 1 4218 31
 9797 0212 FB68     		ldr	r3, [r7, #12]
 9798 0214 1B6B     		ldr	r3, [r3, #48]
 9799              		.loc 1 4218 78
 9800 0216 3F4A     		ldr	r2, .L447+8
 9801 0218 DA60     		str	r2, [r3, #12]
4219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.half_finish_handle = NULL;
 9802              		.loc 1 4219 31
 9803 021a FB68     		ldr	r3, [r7, #12]
 9804 021c 1B6B     		ldr	r3, [r3, #48]
 9805              		.loc 1 4219 78
 9806 021e 0022     		movs	r2, #0
 9807 0220 9A60     		str	r2, [r3, #8]
4220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]->dma_irq.error_handle = _timer_dma_error;
 9808              		.loc 1 4220 31
 9809 0222 FB68     		ldr	r3, [r7, #12]
 9810 0224 1B6B     		ldr	r3, [r3, #48]
 9811              		.loc 1 4220 72
 9812 0226 3A4A     		ldr	r2, .L447+4
 9813 0228 5A60     		str	r2, [r3, #4]
4221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CH3], TIMER_DMATB_ADDRESS(timer
 9814              		.loc 1 4223 9
 9815 022a FB68     		ldr	r3, [r7, #12]
 9816 022c 186B     		ldr	r0, [r3, #48]
 9817              		.loc 1 4223 75
 9818 022e FB68     		ldr	r3, [r7, #12]
 9819 0230 1B68     		ldr	r3, [r3]
 9820              		.loc 1 4223 9
 9821 0232 03F14C01 		add	r1, r3, #76
 9822              		.loc 1 4223 132
 9823 0236 7B68     		ldr	r3, [r7, #4]
 9824 0238 5B68     		ldr	r3, [r3, #4]
 9825              		.loc 1 4223 9
 9826 023a 1C46     		mov	r4, r3
 9827 023c FB8A     		ldrh	r3, [r7, #22]
 9828 023e 0022     		movs	r2, #0
 9829 0240 0092     		str	r2, [sp]
 9830 0242 2246     		mov	r2, r4
 9831 0244 FFF7FEFF 		bl	hal_dma_start_interrupt
4224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER DMA update request */
4225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CH3D);
 9832              		.loc 1 4225 9
 9833 0248 FB68     		ldr	r3, [r7, #12]
 9834 024a 1B68     		ldr	r3, [r3]
 9835 024c 4FF48051 		mov	r1, #4096
 9836 0250 1846     		mov	r0, r3
 9837 0252 FFF7FEFF 		bl	hals_timer_dma_enable
4226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9838              		.loc 1 4226 9
 9839 0256 63E0     		b	.L446
 9840              	.L440:
4227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CMTD:
4228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.commutation_dma_full_transcom_handle = dmacb->commutation_dma_full_tra
 9841              		.loc 1 4228 74
 9842 0258 3B68     		ldr	r3, [r7]
 9843 025a DA68     		ldr	r2, [r3, #12]
 9844              		.loc 1 4228 67
 9845 025c FB68     		ldr	r3, [r7, #12]
 9846 025e 9A64     		str	r2, [r3, #72]
4229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9847              		.loc 1 4229 50
 9848 0260 3B68     		ldr	r3, [r7]
 9849 0262 5A69     		ldr	r2, [r3, #20]
 9850              		.loc 1 4229 43
 9851 0264 FB68     		ldr	r3, [r7, #12]
 9852 0266 1A65     		str	r2, [r3, #80]
4230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.full_finish_handle = _commutation_dma_ful
 9853              		.loc 1 4230 31
 9854 0268 FB68     		ldr	r3, [r7, #12]
 9855 026a 5B6B     		ldr	r3, [r3, #52]
 9856              		.loc 1 4230 78
 9857 026c 2A4A     		ldr	r2, .L447+12
 9858 026e DA60     		str	r2, [r3, #12]
4231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.half_finish_handle = NULL;
 9859              		.loc 1 4231 31
 9860 0270 FB68     		ldr	r3, [r7, #12]
 9861 0272 5B6B     		ldr	r3, [r3, #52]
 9862              		.loc 1 4231 78
 9863 0274 0022     		movs	r2, #0
 9864 0276 9A60     		str	r2, [r3, #8]
4232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.error_handle = _timer_dma_error;
 9865              		.loc 1 4232 31
 9866 0278 FB68     		ldr	r3, [r7, #12]
 9867 027a 5B6B     		ldr	r3, [r3, #52]
 9868              		.loc 1 4232 72
 9869 027c 244A     		ldr	r2, .L447+4
 9870 027e 5A60     		str	r2, [r3, #4]
4233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_CMT], TIMER_DMATB_ADDRESS(timer
 9871              		.loc 1 4235 9
 9872 0280 FB68     		ldr	r3, [r7, #12]
 9873 0282 586B     		ldr	r0, [r3, #52]
 9874              		.loc 1 4235 75
 9875 0284 FB68     		ldr	r3, [r7, #12]
 9876 0286 1B68     		ldr	r3, [r3]
 9877              		.loc 1 4235 9
 9878 0288 03F14C01 		add	r1, r3, #76
 9879              		.loc 1 4235 132
 9880 028c 7B68     		ldr	r3, [r7, #4]
 9881 028e 5B68     		ldr	r3, [r3, #4]
 9882              		.loc 1 4235 9
 9883 0290 1C46     		mov	r4, r3
 9884 0292 FB8A     		ldrh	r3, [r7, #22]
 9885 0294 0022     		movs	r2, #0
 9886 0296 0092     		str	r2, [sp]
 9887 0298 2246     		mov	r2, r4
 9888 029a FFF7FEFF 		bl	hal_dma_start_interrupt
4236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CMTD);
 9889              		.loc 1 4236 9
 9890 029e FB68     		ldr	r3, [r7, #12]
 9891 02a0 1B68     		ldr	r3, [r3]
 9892 02a2 4FF40051 		mov	r1, #8192
 9893 02a6 1846     		mov	r0, r3
 9894 02a8 FFF7FEFF 		bl	hals_timer_dma_enable
4237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9895              		.loc 1 4237 9
 9896 02ac 38E0     		b	.L446
 9897              	.L438:
4238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_TRGD:
4239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.trigger_dma_full_transcom_handle = dmacb->trigger_dma_full_transcom_ha
 9898              		.loc 1 4239 70
 9899 02ae 3B68     		ldr	r3, [r7]
 9900 02b0 1A69     		ldr	r2, [r3, #16]
 9901              		.loc 1 4239 63
 9902 02b2 FB68     		ldr	r3, [r7, #12]
 9903 02b4 DA64     		str	r2, [r3, #76]
4240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle = dmacb->error_handle;
 9904              		.loc 1 4240 50
 9905 02b6 3B68     		ldr	r3, [r7]
 9906 02b8 5A69     		ldr	r2, [r3, #20]
 9907              		.loc 1 4240 43
 9908 02ba FB68     		ldr	r3, [r7, #12]
 9909 02bc 1A65     		str	r2, [r3, #80]
4241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_TRG]->dma_irq.full_finish_handle = _trigger_dma_full_tr
 9910              		.loc 1 4241 31
 9911 02be FB68     		ldr	r3, [r7, #12]
 9912 02c0 9B6B     		ldr	r3, [r3, #56]
 9913              		.loc 1 4241 78
 9914 02c2 164A     		ldr	r2, .L447+16
 9915 02c4 DA60     		str	r2, [r3, #12]
4242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_TRG]->dma_irq.half_finish_handle = NULL;
 9916              		.loc 1 4242 31
 9917 02c6 FB68     		ldr	r3, [r7, #12]
 9918 02c8 9B6B     		ldr	r3, [r3, #56]
 9919              		.loc 1 4242 78
 9920 02ca 0022     		movs	r2, #0
 9921 02cc 9A60     		str	r2, [r3, #8]
4243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->p_dma_timer[TIMER_DMA_ID_TRG]->dma_irq.error_handle = _timer_dma_error;
 9922              		.loc 1 4243 31
 9923 02ce FB68     		ldr	r3, [r7, #12]
 9924 02d0 9B6B     		ldr	r3, [r3, #56]
 9925              		.loc 1 4243 72
 9926 02d2 0F4A     		ldr	r2, .L447+4
 9927 02d4 5A60     		str	r2, [r3, #4]
4244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* start DMA interrupt mode transfer */
4246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_start_interrupt(timer_dev->p_dma_timer[TIMER_DMA_ID_TRG], TIMER_DMATB_ADDRESS(timer
 9928              		.loc 1 4246 9
 9929 02d6 FB68     		ldr	r3, [r7, #12]
 9930 02d8 986B     		ldr	r0, [r3, #56]
 9931              		.loc 1 4246 75
 9932 02da FB68     		ldr	r3, [r7, #12]
 9933 02dc 1B68     		ldr	r3, [r3]
 9934              		.loc 1 4246 9
 9935 02de 03F14C01 		add	r1, r3, #76
 9936              		.loc 1 4246 132
 9937 02e2 7B68     		ldr	r3, [r7, #4]
 9938 02e4 5B68     		ldr	r3, [r3, #4]
 9939              		.loc 1 4246 9
 9940 02e6 1C46     		mov	r4, r3
 9941 02e8 FB8A     		ldrh	r3, [r7, #22]
 9942 02ea 0022     		movs	r2, #0
 9943 02ec 0092     		str	r2, [sp]
 9944 02ee 2246     		mov	r2, r4
 9945 02f0 FFF7FEFF 		bl	hal_dma_start_interrupt
4247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_TRGD);
 9946              		.loc 1 4247 9
 9947 02f4 FB68     		ldr	r3, [r7, #12]
 9948 02f6 1B68     		ldr	r3, [r3]
 9949 02f8 4FF48041 		mov	r1, #16384
 9950 02fc 1846     		mov	r0, r3
 9951 02fe FFF7FEFF 		bl	hals_timer_dma_enable
4248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 9952              		.loc 1 4248 9
 9953 0302 0DE0     		b	.L446
 9954              	.L439:
4249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
4250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [dmareq] value is undefine");
4251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 9955              		.loc 1 4251 16
 9956 0304 6FF00503 		mvn	r3, #5
 9957 0308 18E0     		b	.L437
 9958              	.L448:
 9959 030a 00BF     		.align	2
 9960              	.L447:
 9961 030c 00000000 		.word	_update_dma_full_transfer_complete
 9962 0310 00000000 		.word	_timer_dma_error
 9963 0314 00000000 		.word	_channelx_capture_dma_full_transfer_complete
 9964 0318 00000000 		.word	_commutation_dma_full_transfer_complete
 9965 031c 00000000 		.word	_trigger_dma_full_transfer_complete
 9966              	.L446:
4252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure the TIMER DMA transfer */
4254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_transfer_config(timer_dev->periph, dmatcfg->start_addr, dmatcfg->length);
 9967              		.loc 1 4254 5
 9968 0320 FB68     		ldr	r3, [r7, #12]
 9969 0322 1868     		ldr	r0, [r3]
 9970 0324 7B68     		ldr	r3, [r7, #4]
 9971 0326 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 9972 0328 7B68     		ldr	r3, [r7, #4]
 9973 032a 1B89     		ldrh	r3, [r3, #8]
 9974 032c 1A46     		mov	r2, r3
 9975 032e FFF7FEFF 		bl	hals_timer_dma_transfer_config
4255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
4256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 9976              		.loc 1 4256 5
 9977 0332 FB68     		ldr	r3, [r7, #12]
 9978 0334 0022     		movs	r2, #0
 9979 0336 83F85620 		strb	r2, [r3, #86]
4257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 9980              		.loc 1 4258 12
 9981 033a 0023     		movs	r3, #0
 9982              	.L437:
4259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 9983              		.loc 1 4259 1
 9984 033c 1846     		mov	r0, r3
 9985 033e 1C37     		adds	r7, r7, #28
 9986              		.cfi_def_cfa_offset 12
 9987 0340 BD46     		mov	sp, r7
 9988              		.cfi_def_cfa_register 13
 9989              		@ sp needed
 9990 0342 90BD     		pop	{r4, r7, pc}
 9991              		.cfi_endproc
 9992              	.LFE180:
 9994              		.section	.text.hal_timer_dma_transfer_read_stop,"ax",%progbits
 9995              		.align	1
 9996              		.global	hal_timer_dma_transfer_read_stop
 9997              		.syntax unified
 9998              		.thumb
 9999              		.thumb_func
 10000              		.fpu softvfp
 10002              	hal_timer_dma_transfer_read_stop:
 10003              	.LFB181:
4260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      stop TIMER DMA transfer mode for read data from TIMER
4263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmareq: specify which DMA request
4267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 one or more parameters can be selected which are shown as below:
4268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_UPD: update DMA, TIMERx(x=0,2,14..16), TIMER1 just for GD32F330 and GD3
4269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request, TIMERx(x=0,2,14..16), TIMER1 just for GD32
4270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330
4271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
4272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
4273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request , TIMERx(x=0,14)
4274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330 a
4275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_LOCK, details refer
4277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_dma_transfer_read_stop(hal_timer_dev_struct *timer_dev, uint32_t dmareq)
4279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 10004              		.loc 1 4279 1
 10005              		.cfi_startproc
 10006              		@ args = 0, pretend = 0, frame = 8
 10007              		@ frame_needed = 1, uses_anonymous_args = 0
 10008 0000 80B5     		push	{r7, lr}
 10009              		.cfi_def_cfa_offset 8
 10010              		.cfi_offset 7, -8
 10011              		.cfi_offset 14, -4
 10012 0002 82B0     		sub	sp, sp, #8
 10013              		.cfi_def_cfa_offset 16
 10014 0004 00AF     		add	r7, sp, #0
 10015              		.cfi_def_cfa_register 7
 10016 0006 7860     		str	r0, [r7, #4]
 10017 0008 3960     		str	r1, [r7]
4280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
4287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* lock TIMER */
4289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_LOCK(timer_dev);
 10018              		.loc 1 4289 5
 10019 000a 7B68     		ldr	r3, [r7, #4]
 10020 000c 93F85630 		ldrb	r3, [r3, #86]	@ zero_extendqisi2
 10021 0010 012B     		cmp	r3, #1
 10022 0012 02D1     		bne	.L450
 10023              		.loc 1 4289 5 is_stmt 0 discriminator 1
 10024 0014 6FF00103 		mvn	r3, #1
 10025 0018 98E0     		b	.L451
 10026              	.L450:
 10027              		.loc 1 4289 5 discriminator 2
 10028 001a 7B68     		ldr	r3, [r7, #4]
 10029 001c 0122     		movs	r2, #1
 10030 001e 83F85620 		strb	r2, [r3, #86]
4290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(dmareq) {
 10031              		.loc 1 4290 5 is_stmt 1 discriminator 2
 10032 0022 3B68     		ldr	r3, [r7]
 10033 0024 B3F5804F 		cmp	r3, #16384
 10034 0028 7BD0     		beq	.L452
 10035              		.loc 1 4290 5 is_stmt 0
 10036 002a 3B68     		ldr	r3, [r7]
 10037 002c B3F5804F 		cmp	r3, #16384
 10038 0030 00F28480 		bhi	.L453
 10039 0034 3B68     		ldr	r3, [r7]
 10040 0036 B3F5005F 		cmp	r3, #8192
 10041 003a 65D0     		beq	.L454
 10042 003c 3B68     		ldr	r3, [r7]
 10043 003e B3F5005F 		cmp	r3, #8192
 10044 0042 7BD8     		bhi	.L453
 10045 0044 3B68     		ldr	r3, [r7]
 10046 0046 B3F5805F 		cmp	r3, #4096
 10047 004a 50D0     		beq	.L455
 10048 004c 3B68     		ldr	r3, [r7]
 10049 004e B3F5805F 		cmp	r3, #4096
 10050 0052 73D8     		bhi	.L453
 10051 0054 3B68     		ldr	r3, [r7]
 10052 0056 B3F5006F 		cmp	r3, #2048
 10053 005a 3BD0     		beq	.L456
 10054 005c 3B68     		ldr	r3, [r7]
 10055 005e B3F5006F 		cmp	r3, #2048
 10056 0062 6BD8     		bhi	.L453
 10057 0064 3B68     		ldr	r3, [r7]
 10058 0066 B3F5806F 		cmp	r3, #1024
 10059 006a 26D0     		beq	.L457
 10060 006c 3B68     		ldr	r3, [r7]
 10061 006e B3F5806F 		cmp	r3, #1024
 10062 0072 63D8     		bhi	.L453
 10063 0074 3B68     		ldr	r3, [r7]
 10064 0076 B3F5807F 		cmp	r3, #256
 10065 007a 04D0     		beq	.L458
 10066 007c 3B68     		ldr	r3, [r7]
 10067 007e B3F5007F 		cmp	r3, #512
 10068 0082 0DD0     		beq	.L459
 10069 0084 5AE0     		b	.L453
 10070              	.L458:
4291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_UPD:
4292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_UP]);
 10071              		.loc 1 4293 9 is_stmt 1
 10072 0086 7B68     		ldr	r3, [r7, #4]
 10073 0088 1B6A     		ldr	r3, [r3, #32]
 10074 008a 1846     		mov	r0, r3
 10075 008c FFF7FEFF 		bl	hal_dma_stop
4294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_UPD);
 10076              		.loc 1 4294 9
 10077 0090 7B68     		ldr	r3, [r7, #4]
 10078 0092 1B68     		ldr	r3, [r3]
 10079 0094 4FF48071 		mov	r1, #256
 10080 0098 1846     		mov	r0, r3
 10081 009a FFF7FEFF 		bl	hals_timer_dma_disable
4295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 10082              		.loc 1 4295 9
 10083 009e 50E0     		b	.L460
 10084              	.L459:
4296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH0D:
4297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]);
 10085              		.loc 1 4298 9
 10086 00a0 7B68     		ldr	r3, [r7, #4]
 10087 00a2 5B6A     		ldr	r3, [r3, #36]
 10088 00a4 1846     		mov	r0, r3
 10089 00a6 FFF7FEFF 		bl	hal_dma_stop
4299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH0D);
 10090              		.loc 1 4299 9
 10091 00aa 7B68     		ldr	r3, [r7, #4]
 10092 00ac 1B68     		ldr	r3, [r3]
 10093 00ae 4FF40071 		mov	r1, #512
 10094 00b2 1846     		mov	r0, r3
 10095 00b4 FFF7FEFF 		bl	hals_timer_dma_disable
4300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 10096              		.loc 1 4300 9
 10097 00b8 43E0     		b	.L460
 10098              	.L457:
4301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH1D:
4302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]);
 10099              		.loc 1 4303 9
 10100 00ba 7B68     		ldr	r3, [r7, #4]
 10101 00bc 9B6A     		ldr	r3, [r3, #40]
 10102 00be 1846     		mov	r0, r3
 10103 00c0 FFF7FEFF 		bl	hal_dma_stop
4304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH1D);
 10104              		.loc 1 4304 9
 10105 00c4 7B68     		ldr	r3, [r7, #4]
 10106 00c6 1B68     		ldr	r3, [r3]
 10107 00c8 4FF48061 		mov	r1, #1024
 10108 00cc 1846     		mov	r0, r3
 10109 00ce FFF7FEFF 		bl	hals_timer_dma_disable
4305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 10110              		.loc 1 4305 9
 10111 00d2 36E0     		b	.L460
 10112              	.L456:
4306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH2D:
4307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]);
 10113              		.loc 1 4308 9
 10114 00d4 7B68     		ldr	r3, [r7, #4]
 10115 00d6 DB6A     		ldr	r3, [r3, #44]
 10116 00d8 1846     		mov	r0, r3
 10117 00da FFF7FEFF 		bl	hal_dma_stop
4309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH2D);
 10118              		.loc 1 4309 9
 10119 00de 7B68     		ldr	r3, [r7, #4]
 10120 00e0 1B68     		ldr	r3, [r3]
 10121 00e2 4FF40061 		mov	r1, #2048
 10122 00e6 1846     		mov	r0, r3
 10123 00e8 FFF7FEFF 		bl	hals_timer_dma_disable
4310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 10124              		.loc 1 4310 9
 10125 00ec 29E0     		b	.L460
 10126              	.L455:
4311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CH3D:
4312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]);
 10127              		.loc 1 4313 9
 10128 00ee 7B68     		ldr	r3, [r7, #4]
 10129 00f0 1B6B     		ldr	r3, [r3, #48]
 10130 00f2 1846     		mov	r0, r3
 10131 00f4 FFF7FEFF 		bl	hal_dma_stop
4314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CH3D);
 10132              		.loc 1 4314 9
 10133 00f8 7B68     		ldr	r3, [r7, #4]
 10134 00fa 1B68     		ldr	r3, [r3]
 10135 00fc 4FF48051 		mov	r1, #4096
 10136 0100 1846     		mov	r0, r3
 10137 0102 FFF7FEFF 		bl	hals_timer_dma_disable
4315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 10138              		.loc 1 4315 9
 10139 0106 1CE0     		b	.L460
 10140              	.L454:
4316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_CMTD:
4317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]);
 10141              		.loc 1 4318 9
 10142 0108 7B68     		ldr	r3, [r7, #4]
 10143 010a 5B6B     		ldr	r3, [r3, #52]
 10144 010c 1846     		mov	r0, r3
 10145 010e FFF7FEFF 		bl	hal_dma_stop
4319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_CMTD);
 10146              		.loc 1 4319 9
 10147 0112 7B68     		ldr	r3, [r7, #4]
 10148 0114 1B68     		ldr	r3, [r3]
 10149 0116 4FF40051 		mov	r1, #8192
 10150 011a 1846     		mov	r0, r3
 10151 011c FFF7FEFF 		bl	hals_timer_dma_disable
4320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 10152              		.loc 1 4320 9
 10153 0120 0FE0     		b	.L460
 10154              	.L452:
4321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_DMA_TRGD:
4322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* stop DMA transfer */
4323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hal_dma_stop(timer_dev->p_dma_timer[TIMER_DMA_ID_TRG]);
 10155              		.loc 1 4323 9
 10156 0122 7B68     		ldr	r3, [r7, #4]
 10157 0124 9B6B     		ldr	r3, [r3, #56]
 10158 0126 1846     		mov	r0, r3
 10159 0128 FFF7FEFF 		bl	hal_dma_stop
4324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_dma_disable(timer_dev->periph, TIMER_DMA_TRGD);
 10160              		.loc 1 4324 9
 10161 012c 7B68     		ldr	r3, [r7, #4]
 10162 012e 1B68     		ldr	r3, [r3]
 10163 0130 4FF48041 		mov	r1, #16384
 10164 0134 1846     		mov	r0, r3
 10165 0136 FFF7FEFF 		bl	hals_timer_dma_disable
4325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 10166              		.loc 1 4325 9
 10167 013a 02E0     		b	.L460
 10168              	.L453:
4326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
4327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGW("parameter [dmareq] value is undefine");
4328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_VAL;
 10169              		.loc 1 4328 16
 10170 013c 6FF00503 		mvn	r3, #5
 10171 0140 04E0     		b	.L451
 10172              	.L460:
4329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* unlock TIMER */
4331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     HAL_UNLOCK(timer_dev);
 10173              		.loc 1 4331 5
 10174 0142 7B68     		ldr	r3, [r7, #4]
 10175 0144 0022     		movs	r2, #0
 10176 0146 83F85620 		strb	r2, [r3, #86]
4332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 10177              		.loc 1 4332 12
 10178 014a 0023     		movs	r3, #0
 10179              	.L451:
4333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 10180              		.loc 1 4333 1
 10181 014c 1846     		mov	r0, r3
 10182 014e 0837     		adds	r7, r7, #8
 10183              		.cfi_def_cfa_offset 8
 10184 0150 BD46     		mov	sp, r7
 10185              		.cfi_def_cfa_register 13
 10186              		@ sp needed
 10187 0152 80BD     		pop	{r7, pc}
 10188              		.cfi_endproc
 10189              	.LFE181:
 10191              		.section	.text.hal_timer_commutation_event_config,"ax",%progbits
 10192              		.align	1
 10193              		.global	hal_timer_commutation_event_config
 10194              		.syntax unified
 10195              		.thumb
 10196              		.thumb_func
 10197              		.fpu softvfp
 10199              	hal_timer_commutation_event_config:
 10200              	.LFB182:
4334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER commutation event
4337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  trigger_source:
4341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI0: trigger input source selection:ITI0
4342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI1: trigger input source selection:ITI1
4343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI2: trigger input source selection:ITI2
4344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI3: trigger input source selection:ITI3
4345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_DISABLE: trigger input source selection:none
4346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  com_source:
4347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
4348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_UPDATECTL_CCU: the shadow registers are updated when CMTG bit is set
4349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers are updated when CMTG bit is set or
4350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
4352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_commutation_event_config(hal_timer_dev_struct *timer_dev, uint32_t trigger_source
4354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 10201              		.loc 1 4354 1
 10202              		.cfi_startproc
 10203              		@ args = 0, pretend = 0, frame = 16
 10204              		@ frame_needed = 1, uses_anonymous_args = 0
 10205 0000 80B5     		push	{r7, lr}
 10206              		.cfi_def_cfa_offset 8
 10207              		.cfi_offset 7, -8
 10208              		.cfi_offset 14, -4
 10209 0002 84B0     		sub	sp, sp, #16
 10210              		.cfi_def_cfa_offset 24
 10211 0004 00AF     		add	r7, sp, #0
 10212              		.cfi_def_cfa_register 7
 10213 0006 F860     		str	r0, [r7, #12]
 10214 0008 B960     		str	r1, [r7, #8]
 10215 000a 7A60     		str	r2, [r7, #4]
4355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
4362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* trigger source config */
4364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER_TRIGGER_SOURCE_ITI0 == trigger_source) || (TIMER_TRIGGER_SOURCE_ITI1 == trigger_sourc
 10216              		.loc 1 4364 7
 10217 000c BB68     		ldr	r3, [r7, #8]
 10218 000e 002B     		cmp	r3, #0
 10219 0010 08D0     		beq	.L462
 10220              		.loc 1 4364 54 discriminator 1
 10221 0012 BB68     		ldr	r3, [r7, #8]
 10222 0014 102B     		cmp	r3, #16
 10223 0016 05D0     		beq	.L462
4365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             || (TIMER_TRIGGER_SOURCE_ITI2 == trigger_source) || (TIMER_TRIGGER_SOURCE_ITI3 == trigg
 10224              		.loc 1 4365 13
 10225 0018 BB68     		ldr	r3, [r7, #8]
 10226 001a 202B     		cmp	r3, #32
 10227 001c 02D0     		beq	.L462
 10228              		.loc 1 4365 62 discriminator 1
 10229 001e BB68     		ldr	r3, [r7, #8]
 10230 0020 302B     		cmp	r3, #48
 10231 0022 14D1     		bne	.L463
 10232              	.L462:
4366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~TIMER_SMCFG_TRGS;
 10233              		.loc 1 4366 9
 10234 0024 FB68     		ldr	r3, [r7, #12]
 10235 0026 1B68     		ldr	r3, [r3]
 10236              		.loc 1 4366 40
 10237 0028 0833     		adds	r3, r3, #8
 10238 002a 1B68     		ldr	r3, [r3]
 10239              		.loc 1 4366 9
 10240 002c FA68     		ldr	r2, [r7, #12]
 10241 002e 1268     		ldr	r2, [r2]
 10242              		.loc 1 4366 40
 10243 0030 0832     		adds	r2, r2, #8
 10244 0032 23F07003 		bic	r3, r3, #112
 10245 0036 1360     		str	r3, [r2]
4367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= trigger_source;
 10246              		.loc 1 4367 9
 10247 0038 FB68     		ldr	r3, [r7, #12]
 10248 003a 1B68     		ldr	r3, [r3]
 10249              		.loc 1 4367 40
 10250 003c 0833     		adds	r3, r3, #8
 10251 003e 1A68     		ldr	r2, [r3]
 10252              		.loc 1 4367 9
 10253 0040 FB68     		ldr	r3, [r7, #12]
 10254 0042 1B68     		ldr	r3, [r3]
 10255              		.loc 1 4367 40
 10256 0044 0833     		adds	r3, r3, #8
 10257 0046 1946     		mov	r1, r3
 10258 0048 BB68     		ldr	r3, [r7, #8]
 10259 004a 1343     		orrs	r3, r3, r2
 10260 004c 0B60     		str	r3, [r1]
 10261              	.L463:
4368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable channel capture/compare control shadow register */
4370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_control_shadow_config(timer_dev->periph, ENABLE);
 10262              		.loc 1 4370 5
 10263 004e FB68     		ldr	r3, [r7, #12]
 10264 0050 1B68     		ldr	r3, [r3]
 10265 0052 0121     		movs	r1, #1
 10266 0054 1846     		mov	r0, r3
 10267 0056 FFF7FEFF 		bl	hals_timer_channel_control_shadow_config
4371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel control shadow register update control */
4372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_control_shadow_update_config(timer_dev->periph, com_source);
 10268              		.loc 1 4372 5
 10269 005a FB68     		ldr	r3, [r7, #12]
 10270 005c 1B68     		ldr	r3, [r3]
 10271 005e 7A68     		ldr	r2, [r7, #4]
 10272 0060 D2B2     		uxtb	r2, r2
 10273 0062 1146     		mov	r1, r2
 10274 0064 1846     		mov	r0, r3
 10275 0066 FFF7FEFF 		bl	hals_timer_channel_control_shadow_update_config
4373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 10276              		.loc 1 4373 12
 10277 006a 0023     		movs	r3, #0
4374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 10278              		.loc 1 4374 1
 10279 006c 1846     		mov	r0, r3
 10280 006e 1037     		adds	r7, r7, #16
 10281              		.cfi_def_cfa_offset 8
 10282 0070 BD46     		mov	sp, r7
 10283              		.cfi_def_cfa_register 13
 10284              		@ sp needed
 10285 0072 80BD     		pop	{r7, pc}
 10286              		.cfi_endproc
 10287              	.LFE182:
 10289              		.section	.text.hal_timer_commutation_event_interrupt_config,"ax",%progbits
 10290              		.align	1
 10291              		.global	hal_timer_commutation_event_interrupt_config
 10292              		.syntax unified
 10293              		.thumb
 10294              		.thumb_func
 10295              		.fpu softvfp
 10297              	hal_timer_commutation_event_interrupt_config:
 10298              	.LFB183:
4375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER commutation event and enable CMT interrupt
4378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  trigger_source:
4382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI0: trigger input source selection:ITI0
4383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI1: trigger input source selection:ITI1
4384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI2: trigger input source selection:ITI2
4385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI3: trigger input source selection:ITI3
4386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_DISABLE: trigger input source selection:none
4387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  com_source:
4388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
4389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_UPDATECTL_CCU: the shadow registers are updated when CMTG bit is set
4390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers are updated when CMTG bit is set or
4391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: TIMER interrupt user callback function pointer structure
4392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
4394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_commutation_event_interrupt_config(hal_timer_dev_struct *timer_dev, uint32_t trig
4396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 10299              		.loc 1 4396 1
 10300              		.cfi_startproc
 10301              		@ args = 0, pretend = 0, frame = 16
 10302              		@ frame_needed = 1, uses_anonymous_args = 0
 10303 0000 80B5     		push	{r7, lr}
 10304              		.cfi_def_cfa_offset 8
 10305              		.cfi_offset 7, -8
 10306              		.cfi_offset 14, -4
 10307 0002 84B0     		sub	sp, sp, #16
 10308              		.cfi_def_cfa_offset 24
 10309 0004 00AF     		add	r7, sp, #0
 10310              		.cfi_def_cfa_register 7
 10311 0006 F860     		str	r0, [r7, #12]
 10312 0008 B960     		str	r1, [r7, #8]
 10313 000a 7A60     		str	r2, [r7, #4]
 10314 000c 3B60     		str	r3, [r7]
4397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
4404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER commutation interrupt handler set */
4406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.commutation_handle = p_irq->commutation_handle;
 10315              		.loc 1 4406 52
 10316 000e 3B68     		ldr	r3, [r7]
 10317 0010 DA68     		ldr	r2, [r3, #12]
 10318              		.loc 1 4406 45
 10319 0012 FB68     		ldr	r3, [r7, #12]
 10320 0014 5A61     		str	r2, [r3, #20]
4407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* trigger source config */
4409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER_TRIGGER_SOURCE_ITI0 == trigger_source) || (TIMER_TRIGGER_SOURCE_ITI1 == trigger_sourc
 10321              		.loc 1 4409 7
 10322 0016 BB68     		ldr	r3, [r7, #8]
 10323 0018 002B     		cmp	r3, #0
 10324 001a 08D0     		beq	.L466
 10325              		.loc 1 4409 54 discriminator 1
 10326 001c BB68     		ldr	r3, [r7, #8]
 10327 001e 102B     		cmp	r3, #16
 10328 0020 05D0     		beq	.L466
4410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             || (TIMER_TRIGGER_SOURCE_ITI2 == trigger_source) || (TIMER_TRIGGER_SOURCE_ITI3 == trigg
 10329              		.loc 1 4410 13
 10330 0022 BB68     		ldr	r3, [r7, #8]
 10331 0024 202B     		cmp	r3, #32
 10332 0026 02D0     		beq	.L466
 10333              		.loc 1 4410 62 discriminator 1
 10334 0028 BB68     		ldr	r3, [r7, #8]
 10335 002a 302B     		cmp	r3, #48
 10336 002c 14D1     		bne	.L467
 10337              	.L466:
4411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~TIMER_SMCFG_TRGS;
 10338              		.loc 1 4411 9
 10339 002e FB68     		ldr	r3, [r7, #12]
 10340 0030 1B68     		ldr	r3, [r3]
 10341              		.loc 1 4411 40
 10342 0032 0833     		adds	r3, r3, #8
 10343 0034 1B68     		ldr	r3, [r3]
 10344              		.loc 1 4411 9
 10345 0036 FA68     		ldr	r2, [r7, #12]
 10346 0038 1268     		ldr	r2, [r2]
 10347              		.loc 1 4411 40
 10348 003a 0832     		adds	r2, r2, #8
 10349 003c 23F07003 		bic	r3, r3, #112
 10350 0040 1360     		str	r3, [r2]
4412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= trigger_source;
 10351              		.loc 1 4412 9
 10352 0042 FB68     		ldr	r3, [r7, #12]
 10353 0044 1B68     		ldr	r3, [r3]
 10354              		.loc 1 4412 40
 10355 0046 0833     		adds	r3, r3, #8
 10356 0048 1A68     		ldr	r2, [r3]
 10357              		.loc 1 4412 9
 10358 004a FB68     		ldr	r3, [r7, #12]
 10359 004c 1B68     		ldr	r3, [r3]
 10360              		.loc 1 4412 40
 10361 004e 0833     		adds	r3, r3, #8
 10362 0050 1946     		mov	r1, r3
 10363 0052 BB68     		ldr	r3, [r7, #8]
 10364 0054 1343     		orrs	r3, r3, r2
 10365 0056 0B60     		str	r3, [r1]
 10366              	.L467:
4413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable channel capture/compare control shadow register */
4415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_control_shadow_config(timer_dev->periph, ENABLE);
 10367              		.loc 1 4415 5
 10368 0058 FB68     		ldr	r3, [r7, #12]
 10369 005a 1B68     		ldr	r3, [r3]
 10370 005c 0121     		movs	r1, #1
 10371 005e 1846     		mov	r0, r3
 10372 0060 FFF7FEFF 		bl	hals_timer_channel_control_shadow_config
4416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel control shadow register update control */
4417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_control_shadow_update_config(timer_dev->periph, com_source);
 10373              		.loc 1 4417 5
 10374 0064 FB68     		ldr	r3, [r7, #12]
 10375 0066 1B68     		ldr	r3, [r3]
 10376 0068 7A68     		ldr	r2, [r7, #4]
 10377 006a D2B2     		uxtb	r2, r2
 10378 006c 1146     		mov	r1, r2
 10379 006e 1846     		mov	r0, r3
 10380 0070 FFF7FEFF 		bl	hals_timer_channel_control_shadow_update_config
4418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the TIMER interrupt */
4420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CMT);
 10381              		.loc 1 4420 5
 10382 0074 FB68     		ldr	r3, [r7, #12]
 10383 0076 1B68     		ldr	r3, [r3]
 10384 0078 2021     		movs	r1, #32
 10385 007a 1846     		mov	r0, r3
 10386 007c FFF7FEFF 		bl	hals_timer_interrupt_enable
4421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 10387              		.loc 1 4422 12
 10388 0080 0023     		movs	r3, #0
4423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 10389              		.loc 1 4423 1
 10390 0082 1846     		mov	r0, r3
 10391 0084 1037     		adds	r7, r7, #16
 10392              		.cfi_def_cfa_offset 8
 10393 0086 BD46     		mov	sp, r7
 10394              		.cfi_def_cfa_register 13
 10395              		@ sp needed
 10396 0088 80BD     		pop	{r7, pc}
 10397              		.cfi_endproc
 10398              	.LFE183:
 10400              		.section	.text.hal_timer_commutation_event_dma_config,"ax",%progbits
 10401              		.align	1
 10402              		.global	hal_timer_commutation_event_dma_config
 10403              		.syntax unified
 10404              		.thumb
 10405              		.thumb_func
 10406              		.fpu softvfp
 10408              	hal_timer_commutation_event_dma_config:
 10409              	.LFB184:
4424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER commutation event and enable CMT DMA request
4427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  trigger_source:
4431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI0: trigger input source selection:ITI0
4432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI1: trigger input source selection:ITI1
4433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI2: trigger input source selection:ITI2
4434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_ITI3: trigger input source selection:ITI3
4435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_TRIGGER_SOURCE_DISABLE: trigger input source selection:none
4436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  com_source:
4437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
4438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_UPDATECTL_CCU: the shadow registers are updated when CMTG bit is set
4439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers are updated when CMTG bit is set or
4440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dmacb: TIMER DMA callback function pointer structure
4441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   update_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler fo
4442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_capture_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
4443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   channelx_compare_dma_full_transcom_handle: TIMER DMA transfer complete interrupt 
4444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   commutation_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handl
4445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   trigger_dma_full_transcom_handle: TIMER DMA transfer complete interrupt handler f
4446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   error_handle: TIMER DMA transfer error interrupt handler
4447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
4449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_commutation_event_dma_config(hal_timer_dev_struct *timer_dev, uint32_t trigger_so
4451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 10410              		.loc 1 4451 1
 10411              		.cfi_startproc
 10412              		@ args = 0, pretend = 0, frame = 16
 10413              		@ frame_needed = 1, uses_anonymous_args = 0
 10414 0000 80B5     		push	{r7, lr}
 10415              		.cfi_def_cfa_offset 8
 10416              		.cfi_offset 7, -8
 10417              		.cfi_offset 14, -4
 10418 0002 84B0     		sub	sp, sp, #16
 10419              		.cfi_def_cfa_offset 24
 10420 0004 00AF     		add	r7, sp, #0
 10421              		.cfi_def_cfa_register 7
 10422 0006 F860     		str	r0, [r7, #12]
 10423 0008 B960     		str	r1, [r7, #8]
 10424 000a 7A60     		str	r2, [r7, #4]
 10425 000c 3B60     		str	r3, [r7]
4452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
4459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* trigger source config */
4461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER_TRIGGER_SOURCE_ITI0 == trigger_source) || (TIMER_TRIGGER_SOURCE_ITI1 == trigger_sourc
 10426              		.loc 1 4461 7
 10427 000e BB68     		ldr	r3, [r7, #8]
 10428 0010 002B     		cmp	r3, #0
 10429 0012 08D0     		beq	.L470
 10430              		.loc 1 4461 54 discriminator 1
 10431 0014 BB68     		ldr	r3, [r7, #8]
 10432 0016 102B     		cmp	r3, #16
 10433 0018 05D0     		beq	.L470
4462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             || (TIMER_TRIGGER_SOURCE_ITI2 == trigger_source) || (TIMER_TRIGGER_SOURCE_ITI3 == trigg
 10434              		.loc 1 4462 13
 10435 001a BB68     		ldr	r3, [r7, #8]
 10436 001c 202B     		cmp	r3, #32
 10437 001e 02D0     		beq	.L470
 10438              		.loc 1 4462 62 discriminator 1
 10439 0020 BB68     		ldr	r3, [r7, #8]
 10440 0022 302B     		cmp	r3, #48
 10441 0024 14D1     		bne	.L471
 10442              	.L470:
4463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) &= ~TIMER_SMCFG_TRGS;
 10443              		.loc 1 4463 9
 10444 0026 FB68     		ldr	r3, [r7, #12]
 10445 0028 1B68     		ldr	r3, [r3]
 10446              		.loc 1 4463 40
 10447 002a 0833     		adds	r3, r3, #8
 10448 002c 1B68     		ldr	r3, [r3]
 10449              		.loc 1 4463 9
 10450 002e FA68     		ldr	r2, [r7, #12]
 10451 0030 1268     		ldr	r2, [r2]
 10452              		.loc 1 4463 40
 10453 0032 0832     		adds	r2, r2, #8
 10454 0034 23F07003 		bic	r3, r3, #112
 10455 0038 1360     		str	r3, [r2]
4464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_dev->periph) |= trigger_source;
 10456              		.loc 1 4464 9
 10457 003a FB68     		ldr	r3, [r7, #12]
 10458 003c 1B68     		ldr	r3, [r3]
 10459              		.loc 1 4464 40
 10460 003e 0833     		adds	r3, r3, #8
 10461 0040 1A68     		ldr	r2, [r3]
 10462              		.loc 1 4464 9
 10463 0042 FB68     		ldr	r3, [r7, #12]
 10464 0044 1B68     		ldr	r3, [r3]
 10465              		.loc 1 4464 40
 10466 0046 0833     		adds	r3, r3, #8
 10467 0048 1946     		mov	r1, r3
 10468 004a BB68     		ldr	r3, [r7, #8]
 10469 004c 1343     		orrs	r3, r3, r2
 10470 004e 0B60     		str	r3, [r1]
 10471              	.L471:
4465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable channel capture/compare control shadow register */
4467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_control_shadow_config(timer_dev->periph, ENABLE);
 10472              		.loc 1 4467 5
 10473 0050 FB68     		ldr	r3, [r7, #12]
 10474 0052 1B68     		ldr	r3, [r3]
 10475 0054 0121     		movs	r1, #1
 10476 0056 1846     		mov	r0, r3
 10477 0058 FFF7FEFF 		bl	hals_timer_channel_control_shadow_config
4468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel control shadow register update control */
4469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_control_shadow_update_config(timer_dev->periph, com_source);
 10478              		.loc 1 4469 5
 10479 005c FB68     		ldr	r3, [r7, #12]
 10480 005e 1B68     		ldr	r3, [r3]
 10481 0060 7A68     		ldr	r2, [r7, #4]
 10482 0062 D2B2     		uxtb	r2, r2
 10483 0064 1146     		mov	r1, r2
 10484 0066 1846     		mov	r0, r3
 10485 0068 FFF7FEFF 		bl	hals_timer_channel_control_shadow_update_config
4470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* DMA config for CMT DMA request */
4472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.commutation_dma_full_transcom_handle = dmacb->commutation_dma_full_transco
 10486              		.loc 1 4472 70
 10487 006c 3B68     		ldr	r3, [r7]
 10488 006e DA68     		ldr	r2, [r3, #12]
 10489              		.loc 1 4472 63
 10490 0070 FB68     		ldr	r3, [r7, #12]
 10491 0072 9A64     		str	r2, [r3, #72]
4473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_dma.error_handle = dmacb->error_handle;
 10492              		.loc 1 4473 46
 10493 0074 3B68     		ldr	r3, [r7]
 10494 0076 5A69     		ldr	r2, [r3, #20]
 10495              		.loc 1 4473 39
 10496 0078 FB68     		ldr	r3, [r7, #12]
 10497 007a 1A65     		str	r2, [r3, #80]
4474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.full_finish_handle = _commutation_dma_full_tr
 10498              		.loc 1 4475 27
 10499 007c FB68     		ldr	r3, [r7, #12]
 10500 007e 5B6B     		ldr	r3, [r3, #52]
 10501              		.loc 1 4475 74
 10502 0080 0A4A     		ldr	r2, .L473
 10503 0082 DA60     		str	r2, [r3, #12]
4476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.half_finish_handle = NULL;
 10504              		.loc 1 4476 27
 10505 0084 FB68     		ldr	r3, [r7, #12]
 10506 0086 5B6B     		ldr	r3, [r3, #52]
 10507              		.loc 1 4476 74
 10508 0088 0022     		movs	r2, #0
 10509 008a 9A60     		str	r2, [r3, #8]
4477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->p_dma_timer[TIMER_DMA_ID_CMT]->dma_irq.error_handle = _timer_dma_error;
 10510              		.loc 1 4477 27
 10511 008c FB68     		ldr	r3, [r7, #12]
 10512 008e 5B6B     		ldr	r3, [r3, #52]
 10513              		.loc 1 4477 68
 10514 0090 074A     		ldr	r2, .L473+4
 10515 0092 5A60     		str	r2, [r3, #4]
4478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* enable the TIMER DMA update request */
4480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_dma_enable(timer_dev->periph, TIMER_DMA_CMTD);
 10516              		.loc 1 4480 5
 10517 0094 FB68     		ldr	r3, [r7, #12]
 10518 0096 1B68     		ldr	r3, [r3]
 10519 0098 4FF40051 		mov	r1, #8192
 10520 009c 1846     		mov	r0, r3
 10521 009e FFF7FEFF 		bl	hals_timer_dma_enable
4481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 10522              		.loc 1 4482 12
 10523 00a2 0023     		movs	r3, #0
4483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 10524              		.loc 1 4483 1
 10525 00a4 1846     		mov	r0, r3
 10526 00a6 1037     		adds	r7, r7, #16
 10527              		.cfi_def_cfa_offset 8
 10528 00a8 BD46     		mov	sp, r7
 10529              		.cfi_def_cfa_register 13
 10530              		@ sp needed
 10531 00aa 80BD     		pop	{r7, pc}
 10532              	.L474:
 10533              		.align	2
 10534              	.L473:
 10535 00ac 00000000 		.word	_commutation_dma_full_transfer_complete
 10536 00b0 00000000 		.word	_timer_dma_error
 10537              		.cfi_endproc
 10538              	.LFE184:
 10540              		.section	.text.hal_timer_irq_handle_set,"ax",%progbits
 10541              		.align	1
 10542              		.global	hal_timer_irq_handle_set
 10543              		.syntax unified
 10544              		.thumb
 10545              		.thumb_func
 10546              		.fpu softvfp
 10548              	hal_timer_irq_handle_set:
 10549              	.LFB185:
4484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      set user-defined interrupt callback function
4487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 which will be registered and called when corresponding interrupt be triggered
4488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  p_irq: point to TIMER interrupt callback functions structure
4492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   please refer to hal_timer_irq_struct
4493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
4495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_irq_handle_set(hal_timer_dev_struct *timer_dev, hal_timer_irq_struct *p_irq)
4497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 10550              		.loc 1 4497 1
 10551              		.cfi_startproc
 10552              		@ args = 0, pretend = 0, frame = 8
 10553              		@ frame_needed = 1, uses_anonymous_args = 0
 10554 0000 80B5     		push	{r7, lr}
 10555              		.cfi_def_cfa_offset 8
 10556              		.cfi_offset 7, -8
 10557              		.cfi_offset 14, -4
 10558 0002 82B0     		sub	sp, sp, #8
 10559              		.cfi_def_cfa_offset 16
 10560 0004 00AF     		add	r7, sp, #0
 10561              		.cfi_def_cfa_register 7
 10562 0006 7860     		str	r0, [r7, #4]
 10563 0008 3960     		str	r1, [r7]
4498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == p_irq) {
4505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [p_irq] address is invalid");
4506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
4509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER update interrupt call */
4511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != p_irq->update_handle) {
 10564              		.loc 1 4511 21
 10565 000a 3B68     		ldr	r3, [r7]
 10566 000c 1B68     		ldr	r3, [r3]
 10567              		.loc 1 4511 7
 10568 000e 002B     		cmp	r3, #0
 10569 0010 0AD0     		beq	.L476
4512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.update_handle = p_irq->update_handle;
 10570              		.loc 1 4512 51
 10571 0012 3B68     		ldr	r3, [r7]
 10572 0014 1A68     		ldr	r2, [r3]
 10573              		.loc 1 4512 44
 10574 0016 7B68     		ldr	r3, [r7, #4]
 10575 0018 9A60     		str	r2, [r3, #8]
4513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
4514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_UP);
 10576              		.loc 1 4514 9
 10577 001a 7B68     		ldr	r3, [r7, #4]
 10578 001c 1B68     		ldr	r3, [r3]
 10579 001e 0121     		movs	r1, #1
 10580 0020 1846     		mov	r0, r3
 10581 0022 FFF7FEFF 		bl	hals_timer_interrupt_enable
 10582 0026 08E0     		b	.L477
 10583              	.L476:
4515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.update_handle = NULL;
 10584              		.loc 1 4516 44
 10585 0028 7B68     		ldr	r3, [r7, #4]
 10586 002a 0022     		movs	r2, #0
 10587 002c 9A60     		str	r2, [r3, #8]
4517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
4518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_UP);
 10588              		.loc 1 4518 9
 10589 002e 7B68     		ldr	r3, [r7, #4]
 10590 0030 1B68     		ldr	r3, [r3]
 10591 0032 0121     		movs	r1, #1
 10592 0034 1846     		mov	r0, r3
 10593 0036 FFF7FEFF 		bl	hals_timer_interrupt_disable
 10594              	.L477:
4519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* channel interrupt for input capture */
4522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != p_irq->channelx_capture_handle) {
 10595              		.loc 1 4522 21
 10596 003a 3B68     		ldr	r3, [r7]
 10597 003c 5B68     		ldr	r3, [r3, #4]
 10598              		.loc 1 4522 7
 10599 003e 002B     		cmp	r3, #0
 10600 0040 1CD0     		beq	.L478
4523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.channelx_capture_handle = p_irq->channelx_capture_handle;
 10601              		.loc 1 4523 61
 10602 0042 3B68     		ldr	r3, [r7]
 10603 0044 5A68     		ldr	r2, [r3, #4]
 10604              		.loc 1 4523 54
 10605 0046 7B68     		ldr	r3, [r7, #4]
 10606 0048 DA60     		str	r2, [r3, #12]
4524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
4525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 10607              		.loc 1 4525 9
 10608 004a 7B68     		ldr	r3, [r7, #4]
 10609 004c 1B68     		ldr	r3, [r3]
 10610 004e 0221     		movs	r1, #2
 10611 0050 1846     		mov	r0, r3
 10612 0052 FFF7FEFF 		bl	hals_timer_interrupt_enable
4526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 10613              		.loc 1 4526 9
 10614 0056 7B68     		ldr	r3, [r7, #4]
 10615 0058 1B68     		ldr	r3, [r3]
 10616 005a 0421     		movs	r1, #4
 10617 005c 1846     		mov	r0, r3
 10618 005e FFF7FEFF 		bl	hals_timer_interrupt_enable
4527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH2);
 10619              		.loc 1 4527 9
 10620 0062 7B68     		ldr	r3, [r7, #4]
 10621 0064 1B68     		ldr	r3, [r3]
 10622 0066 0821     		movs	r1, #8
 10623 0068 1846     		mov	r0, r3
 10624 006a FFF7FEFF 		bl	hals_timer_interrupt_enable
4528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH3);
 10625              		.loc 1 4528 9
 10626 006e 7B68     		ldr	r3, [r7, #4]
 10627 0070 1B68     		ldr	r3, [r3]
 10628 0072 1021     		movs	r1, #16
 10629 0074 1846     		mov	r0, r3
 10630 0076 FFF7FEFF 		bl	hals_timer_interrupt_enable
 10631 007a 1AE0     		b	.L479
 10632              	.L478:
4529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.channelx_capture_handle = NULL;
 10633              		.loc 1 4530 54
 10634 007c 7B68     		ldr	r3, [r7, #4]
 10635 007e 0022     		movs	r2, #0
 10636 0080 DA60     		str	r2, [r3, #12]
4531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
4532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 10637              		.loc 1 4532 9
 10638 0082 7B68     		ldr	r3, [r7, #4]
 10639 0084 1B68     		ldr	r3, [r3]
 10640 0086 0221     		movs	r1, #2
 10641 0088 1846     		mov	r0, r3
 10642 008a FFF7FEFF 		bl	hals_timer_interrupt_disable
4533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 10643              		.loc 1 4533 9
 10644 008e 7B68     		ldr	r3, [r7, #4]
 10645 0090 1B68     		ldr	r3, [r3]
 10646 0092 0421     		movs	r1, #4
 10647 0094 1846     		mov	r0, r3
 10648 0096 FFF7FEFF 		bl	hals_timer_interrupt_disable
4534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH2);
 10649              		.loc 1 4534 9
 10650 009a 7B68     		ldr	r3, [r7, #4]
 10651 009c 1B68     		ldr	r3, [r3]
 10652 009e 0821     		movs	r1, #8
 10653 00a0 1846     		mov	r0, r3
 10654 00a2 FFF7FEFF 		bl	hals_timer_interrupt_disable
4535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH3);
 10655              		.loc 1 4535 9
 10656 00a6 7B68     		ldr	r3, [r7, #4]
 10657 00a8 1B68     		ldr	r3, [r3]
 10658 00aa 1021     		movs	r1, #16
 10659 00ac 1846     		mov	r0, r3
 10660 00ae FFF7FEFF 		bl	hals_timer_interrupt_disable
 10661              	.L479:
4536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* channel interrupt for compare output */
4539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != p_irq->channelx_compare_handle) {
 10662              		.loc 1 4539 21
 10663 00b2 3B68     		ldr	r3, [r7]
 10664 00b4 9B68     		ldr	r3, [r3, #8]
 10665              		.loc 1 4539 7
 10666 00b6 002B     		cmp	r3, #0
 10667 00b8 1CD0     		beq	.L480
4540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.channelx_compare_handle = p_irq->channelx_compare_handle;
 10668              		.loc 1 4540 61
 10669 00ba 3B68     		ldr	r3, [r7]
 10670 00bc 9A68     		ldr	r2, [r3, #8]
 10671              		.loc 1 4540 54
 10672 00be 7B68     		ldr	r3, [r7, #4]
 10673 00c0 1A61     		str	r2, [r3, #16]
4541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
4542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH0);
 10674              		.loc 1 4542 9
 10675 00c2 7B68     		ldr	r3, [r7, #4]
 10676 00c4 1B68     		ldr	r3, [r3]
 10677 00c6 0221     		movs	r1, #2
 10678 00c8 1846     		mov	r0, r3
 10679 00ca FFF7FEFF 		bl	hals_timer_interrupt_enable
4543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH1);
 10680              		.loc 1 4543 9
 10681 00ce 7B68     		ldr	r3, [r7, #4]
 10682 00d0 1B68     		ldr	r3, [r3]
 10683 00d2 0421     		movs	r1, #4
 10684 00d4 1846     		mov	r0, r3
 10685 00d6 FFF7FEFF 		bl	hals_timer_interrupt_enable
4544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH2);
 10686              		.loc 1 4544 9
 10687 00da 7B68     		ldr	r3, [r7, #4]
 10688 00dc 1B68     		ldr	r3, [r3]
 10689 00de 0821     		movs	r1, #8
 10690 00e0 1846     		mov	r0, r3
 10691 00e2 FFF7FEFF 		bl	hals_timer_interrupt_enable
4545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CH3);
 10692              		.loc 1 4545 9
 10693 00e6 7B68     		ldr	r3, [r7, #4]
 10694 00e8 1B68     		ldr	r3, [r3]
 10695 00ea 1021     		movs	r1, #16
 10696 00ec 1846     		mov	r0, r3
 10697 00ee FFF7FEFF 		bl	hals_timer_interrupt_enable
 10698 00f2 1AE0     		b	.L481
 10699              	.L480:
4546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.channelx_compare_handle = NULL;
 10700              		.loc 1 4547 54
 10701 00f4 7B68     		ldr	r3, [r7, #4]
 10702 00f6 0022     		movs	r2, #0
 10703 00f8 1A61     		str	r2, [r3, #16]
4548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
4549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH0);
 10704              		.loc 1 4549 9
 10705 00fa 7B68     		ldr	r3, [r7, #4]
 10706 00fc 1B68     		ldr	r3, [r3]
 10707 00fe 0221     		movs	r1, #2
 10708 0100 1846     		mov	r0, r3
 10709 0102 FFF7FEFF 		bl	hals_timer_interrupt_disable
4550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH1);
 10710              		.loc 1 4550 9
 10711 0106 7B68     		ldr	r3, [r7, #4]
 10712 0108 1B68     		ldr	r3, [r3]
 10713 010a 0421     		movs	r1, #4
 10714 010c 1846     		mov	r0, r3
 10715 010e FFF7FEFF 		bl	hals_timer_interrupt_disable
4551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH2);
 10716              		.loc 1 4551 9
 10717 0112 7B68     		ldr	r3, [r7, #4]
 10718 0114 1B68     		ldr	r3, [r3]
 10719 0116 0821     		movs	r1, #8
 10720 0118 1846     		mov	r0, r3
 10721 011a FFF7FEFF 		bl	hals_timer_interrupt_disable
4552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CH3);
 10722              		.loc 1 4552 9
 10723 011e 7B68     		ldr	r3, [r7, #4]
 10724 0120 1B68     		ldr	r3, [r3]
 10725 0122 1021     		movs	r1, #16
 10726 0124 1846     		mov	r0, r3
 10727 0126 FFF7FEFF 		bl	hals_timer_interrupt_disable
 10728              	.L481:
4553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER commutation interrupt call */
4556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != p_irq->commutation_handle) {
 10729              		.loc 1 4556 21
 10730 012a 3B68     		ldr	r3, [r7]
 10731 012c DB68     		ldr	r3, [r3, #12]
 10732              		.loc 1 4556 7
 10733 012e 002B     		cmp	r3, #0
 10734 0130 0AD0     		beq	.L482
4557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.commutation_handle = p_irq->commutation_handle;
 10735              		.loc 1 4557 56
 10736 0132 3B68     		ldr	r3, [r7]
 10737 0134 DA68     		ldr	r2, [r3, #12]
 10738              		.loc 1 4557 49
 10739 0136 7B68     		ldr	r3, [r7, #4]
 10740 0138 5A61     		str	r2, [r3, #20]
4558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
4559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_CMT);
 10741              		.loc 1 4559 9
 10742 013a 7B68     		ldr	r3, [r7, #4]
 10743 013c 1B68     		ldr	r3, [r3]
 10744 013e 2021     		movs	r1, #32
 10745 0140 1846     		mov	r0, r3
 10746 0142 FFF7FEFF 		bl	hals_timer_interrupt_enable
 10747 0146 08E0     		b	.L483
 10748              	.L482:
4560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.commutation_handle = NULL;
 10749              		.loc 1 4561 49
 10750 0148 7B68     		ldr	r3, [r7, #4]
 10751 014a 0022     		movs	r2, #0
 10752 014c 5A61     		str	r2, [r3, #20]
4562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
4563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_CMT);
 10753              		.loc 1 4563 9
 10754 014e 7B68     		ldr	r3, [r7, #4]
 10755 0150 1B68     		ldr	r3, [r3]
 10756 0152 2021     		movs	r1, #32
 10757 0154 1846     		mov	r0, r3
 10758 0156 FFF7FEFF 		bl	hals_timer_interrupt_disable
 10759              	.L483:
4564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER trigger interrupt call */
4567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != p_irq->trigger_handle) {
 10760              		.loc 1 4567 21
 10761 015a 3B68     		ldr	r3, [r7]
 10762 015c 1B69     		ldr	r3, [r3, #16]
 10763              		.loc 1 4567 7
 10764 015e 002B     		cmp	r3, #0
 10765 0160 0AD0     		beq	.L484
4568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.trigger_handle = p_irq->trigger_handle;
 10766              		.loc 1 4568 52
 10767 0162 3B68     		ldr	r3, [r7]
 10768 0164 1A69     		ldr	r2, [r3, #16]
 10769              		.loc 1 4568 45
 10770 0166 7B68     		ldr	r3, [r7, #4]
 10771 0168 9A61     		str	r2, [r3, #24]
4569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
4570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_TRG);
 10772              		.loc 1 4570 9
 10773 016a 7B68     		ldr	r3, [r7, #4]
 10774 016c 1B68     		ldr	r3, [r3]
 10775 016e 4021     		movs	r1, #64
 10776 0170 1846     		mov	r0, r3
 10777 0172 FFF7FEFF 		bl	hals_timer_interrupt_enable
 10778 0176 08E0     		b	.L485
 10779              	.L484:
4571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.trigger_handle = NULL;
 10780              		.loc 1 4572 45
 10781 0178 7B68     		ldr	r3, [r7, #4]
 10782 017a 0022     		movs	r2, #0
 10783 017c 9A61     		str	r2, [r3, #24]
4573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
4574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_TRG);
 10784              		.loc 1 4574 9
 10785 017e 7B68     		ldr	r3, [r7, #4]
 10786 0180 1B68     		ldr	r3, [r3]
 10787 0182 4021     		movs	r1, #64
 10788 0184 1846     		mov	r0, r3
 10789 0186 FFF7FEFF 		bl	hals_timer_interrupt_disable
 10790              	.L485:
4575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER break interrupt handler set */
4578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != p_irq->break_handle) {
 10791              		.loc 1 4578 21
 10792 018a 3B68     		ldr	r3, [r7]
 10793 018c 5B69     		ldr	r3, [r3, #20]
 10794              		.loc 1 4578 7
 10795 018e 002B     		cmp	r3, #0
 10796 0190 0AD0     		beq	.L486
4579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.break_handle = p_irq->break_handle;
 10797              		.loc 1 4579 50
 10798 0192 3B68     		ldr	r3, [r7]
 10799 0194 5A69     		ldr	r2, [r3, #20]
 10800              		.loc 1 4579 43
 10801 0196 7B68     		ldr	r3, [r7, #4]
 10802 0198 DA61     		str	r2, [r3, #28]
4580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable the TIMER interrupt */
4581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_enable(timer_dev->periph, TIMER_INT_BRK);
 10803              		.loc 1 4581 9
 10804 019a 7B68     		ldr	r3, [r7, #4]
 10805 019c 1B68     		ldr	r3, [r3]
 10806 019e 8021     		movs	r1, #128
 10807 01a0 1846     		mov	r0, r3
 10808 01a2 FFF7FEFF 		bl	hals_timer_interrupt_enable
 10809 01a6 08E0     		b	.L487
 10810              	.L486:
4582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_irq.break_handle = NULL;
 10811              		.loc 1 4583 43
 10812 01a8 7B68     		ldr	r3, [r7, #4]
 10813 01aa 0022     		movs	r2, #0
 10814 01ac DA61     		str	r2, [r3, #28]
4584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* disable the TIMER interrupt */
4585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_disable(timer_dev->periph, TIMER_INT_BRK);
 10815              		.loc 1 4585 9
 10816 01ae 7B68     		ldr	r3, [r7, #4]
 10817 01b0 1B68     		ldr	r3, [r3]
 10818 01b2 8021     		movs	r1, #128
 10819 01b4 1846     		mov	r0, r3
 10820 01b6 FFF7FEFF 		bl	hals_timer_interrupt_disable
 10821              	.L487:
4586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 10822              		.loc 1 4588 12
 10823 01ba 0023     		movs	r3, #0
4589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 10824              		.loc 1 4589 1
 10825 01bc 1846     		mov	r0, r3
 10826 01be 0837     		adds	r7, r7, #8
 10827              		.cfi_def_cfa_offset 8
 10828 01c0 BD46     		mov	sp, r7
 10829              		.cfi_def_cfa_register 13
 10830              		@ sp needed
 10831 01c2 80BD     		pop	{r7, pc}
 10832              		.cfi_endproc
 10833              	.LFE185:
 10835              		.section	.text.hal_timer_irq_handle_all_reset,"ax",%progbits
 10836              		.align	1
 10837              		.global	hal_timer_irq_handle_all_reset
 10838              		.syntax unified
 10839              		.thumb
 10840              		.thumb_func
 10841              		.fpu softvfp
 10843              	hal_timer_irq_handle_all_reset:
 10844              	.LFB186:
4590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      reset all user-defined interrupt callback function
4593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 which will be registered and called when corresponding interrupt be triggered
4594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
4599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** int32_t hal_timer_irq_handle_all_reset(hal_timer_dev_struct *timer_dev)
4601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 10845              		.loc 1 4601 1
 10846              		.cfi_startproc
 10847              		@ args = 0, pretend = 0, frame = 8
 10848              		@ frame_needed = 1, uses_anonymous_args = 0
 10849              		@ link register save eliminated.
 10850 0000 80B4     		push	{r7}
 10851              		.cfi_def_cfa_offset 4
 10852              		.cfi_offset 7, -4
 10853 0002 83B0     		sub	sp, sp, #12
 10854              		.cfi_def_cfa_offset 16
 10855 0004 00AF     		add	r7, sp, #0
 10856              		.cfi_def_cfa_register 7
 10857 0006 7860     		str	r0, [r7, #4]
4602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_ADDRESS;
4607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
4609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER interrupt handler reset */
4611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.update_handle = NULL;
 10858              		.loc 1 4611 40
 10859 0008 7B68     		ldr	r3, [r7, #4]
 10860 000a 0022     		movs	r2, #0
 10861 000c 9A60     		str	r2, [r3, #8]
4612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_capture_handle = NULL;
 10862              		.loc 1 4612 50
 10863 000e 7B68     		ldr	r3, [r7, #4]
 10864 0010 0022     		movs	r2, #0
 10865 0012 DA60     		str	r2, [r3, #12]
4613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.channelx_compare_handle = NULL;
 10866              		.loc 1 4613 50
 10867 0014 7B68     		ldr	r3, [r7, #4]
 10868 0016 0022     		movs	r2, #0
 10869 0018 1A61     		str	r2, [r3, #16]
4614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.commutation_handle = NULL;
 10870              		.loc 1 4614 45
 10871 001a 7B68     		ldr	r3, [r7, #4]
 10872 001c 0022     		movs	r2, #0
 10873 001e 5A61     		str	r2, [r3, #20]
4615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.trigger_handle = NULL;
 10874              		.loc 1 4615 41
 10875 0020 7B68     		ldr	r3, [r7, #4]
 10876 0022 0022     		movs	r2, #0
 10877 0024 9A61     		str	r2, [r3, #24]
4616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->timer_irq.break_handle = NULL;
 10878              		.loc 1 4616 39
 10879 0026 7B68     		ldr	r3, [r7, #4]
 10880 0028 0022     		movs	r2, #0
 10881 002a DA61     		str	r2, [r3, #28]
4617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return HAL_ERR_NONE;
 10882              		.loc 1 4618 12
 10883 002c 0023     		movs	r3, #0
4619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 10884              		.loc 1 4619 1
 10885 002e 1846     		mov	r0, r3
 10886 0030 0C37     		adds	r7, r7, #12
 10887              		.cfi_def_cfa_offset 4
 10888 0032 BD46     		mov	sp, r7
 10889              		.cfi_def_cfa_register 13
 10890              		@ sp needed
 10891 0034 80BC     		pop	{r7}
 10892              		.cfi_restore 7
 10893              		.cfi_def_cfa_offset 0
 10894 0036 7047     		bx	lr
 10895              		.cfi_endproc
 10896              	.LFE186:
 10898              		.section	.text.hal_timer_irq,"ax",%progbits
 10899              		.align	1
 10900              		.global	hal_timer_irq
 10901              		.syntax unified
 10902              		.thumb
 10903              		.thumb_func
 10904              		.fpu softvfp
 10906              	hal_timer_irq:
 10907              	.LFB187:
4620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      TIMER interrupt handler content function,which is merely used in timer_handler
4623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
4624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
4625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
4626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hal_timer_irq(hal_timer_dev_struct *timer_dev)
4630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 10908              		.loc 1 4630 1
 10909              		.cfi_startproc
 10910              		@ args = 0, pretend = 0, frame = 8
 10911              		@ frame_needed = 1, uses_anonymous_args = 0
 10912 0000 80B5     		push	{r7, lr}
 10913              		.cfi_def_cfa_offset 8
 10914              		.cfi_offset 7, -8
 10915              		.cfi_offset 14, -4
 10916 0002 82B0     		sub	sp, sp, #8
 10917              		.cfi_def_cfa_offset 16
 10918 0004 00AF     		add	r7, sp, #0
 10919              		.cfi_def_cfa_register 7
 10920 0006 7860     		str	r0, [r7, #4]
4631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (1 == HAL_PARAMETER_CHECK)
4632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
4633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL == timer_dev) {
4634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         HAL_DEBUGE("pointer [timer_dev] address is invalid");
4635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
4637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check whether the update interrupt is set or not */
4639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(SET == (hals_timer_interrupt_flag_get(timer_dev->periph, TIMER_INT_FLAG_UP))) {
 10921              		.loc 1 4639 16
 10922 0008 7B68     		ldr	r3, [r7, #4]
 10923 000a 1B68     		ldr	r3, [r3]
 10924 000c 0121     		movs	r1, #1
 10925 000e 1846     		mov	r0, r3
 10926 0010 FFF7FEFF 		bl	hals_timer_interrupt_flag_get
 10927 0014 0346     		mov	r3, r0
 10928              		.loc 1 4639 7
 10929 0016 012B     		cmp	r3, #1
 10930 0018 0DD1     		bne	.L492
4640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_UP);
 10931              		.loc 1 4640 9
 10932 001a 7B68     		ldr	r3, [r7, #4]
 10933 001c 1B68     		ldr	r3, [r3]
 10934 001e 0121     		movs	r1, #1
 10935 0020 1846     		mov	r0, r3
 10936 0022 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
4641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* update interrupt handle */
4642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(NULL != (timer_dev->timer_irq.update_handle)) {
 10937              		.loc 1 4642 41
 10938 0026 7B68     		ldr	r3, [r7, #4]
 10939 0028 9B68     		ldr	r3, [r3, #8]
 10940              		.loc 1 4642 11
 10941 002a 002B     		cmp	r3, #0
 10942 002c 03D0     		beq	.L492
4643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             timer_dev->timer_irq.update_handle(timer_dev);
 10943              		.loc 1 4643 33
 10944 002e 7B68     		ldr	r3, [r7, #4]
 10945 0030 9B68     		ldr	r3, [r3, #8]
 10946              		.loc 1 4643 13
 10947 0032 7868     		ldr	r0, [r7, #4]
 10948 0034 9847     		blx	r3
 10949              	.LVL0:
 10950              	.L492:
4644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
4645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check whether the channel 0 capture/compare interrupt is set or not */
4648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(SET == (hals_timer_interrupt_flag_get(timer_dev->periph, TIMER_INT_FLAG_CH0))) {
 10951              		.loc 1 4648 16
 10952 0036 7B68     		ldr	r3, [r7, #4]
 10953 0038 1B68     		ldr	r3, [r3]
 10954 003a 0221     		movs	r1, #2
 10955 003c 1846     		mov	r0, r3
 10956 003e FFF7FEFF 		bl	hals_timer_interrupt_flag_get
 10957 0042 0346     		mov	r3, r0
 10958              		.loc 1 4648 7
 10959 0044 012B     		cmp	r3, #1
 10960 0046 24D1     		bne	.L493
4649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH0);
 10961              		.loc 1 4649 9
 10962 0048 7B68     		ldr	r3, [r7, #4]
 10963 004a 1B68     		ldr	r3, [r3]
 10964 004c 0221     		movs	r1, #2
 10965 004e 1846     		mov	r0, r3
 10966 0050 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
4650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_0;
 10967              		.loc 1 4650 36
 10968 0054 7B68     		ldr	r3, [r7, #4]
 10969 0056 0122     		movs	r2, #1
 10970 0058 1A71     		strb	r2, [r3, #4]
4651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel 0 capture interrupt handle */
4652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(0 != (TIMER_CHCTL0(timer_dev->periph) & TIMER_CHCTL0_CH0MS)) {
 10971              		.loc 1 4652 18
 10972 005a 7B68     		ldr	r3, [r7, #4]
 10973 005c 1B68     		ldr	r3, [r3]
 10974 005e 1833     		adds	r3, r3, #24
 10975 0060 1B68     		ldr	r3, [r3]
 10976              		.loc 1 4652 50
 10977 0062 03F00303 		and	r3, r3, #3
 10978              		.loc 1 4652 11
 10979 0066 002B     		cmp	r3, #0
 10980 0068 08D0     		beq	.L494
4653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(NULL != (timer_dev->timer_irq.channelx_capture_handle)) {
 10981              		.loc 1 4653 45
 10982 006a 7B68     		ldr	r3, [r7, #4]
 10983 006c DB68     		ldr	r3, [r3, #12]
 10984              		.loc 1 4653 15
 10985 006e 002B     		cmp	r3, #0
 10986 0070 0CD0     		beq	.L495
4654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 timer_dev->timer_irq.channelx_capture_handle(timer_dev);
 10987              		.loc 1 4654 37
 10988 0072 7B68     		ldr	r3, [r7, #4]
 10989 0074 DB68     		ldr	r3, [r3, #12]
 10990              		.loc 1 4654 17
 10991 0076 7868     		ldr	r0, [r7, #4]
 10992 0078 9847     		blx	r3
 10993              	.LVL1:
 10994 007a 07E0     		b	.L495
 10995              	.L494:
4655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
4656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         } else {
4657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* channel 0 compare interrupt handle */
4658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(NULL != (timer_dev->timer_irq.channelx_compare_handle)) {
 10996              		.loc 1 4658 45
 10997 007c 7B68     		ldr	r3, [r7, #4]
 10998 007e 1B69     		ldr	r3, [r3, #16]
 10999              		.loc 1 4658 15
 11000 0080 002B     		cmp	r3, #0
 11001 0082 03D0     		beq	.L495
4659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 timer_dev->timer_irq.channelx_compare_handle(timer_dev);
 11002              		.loc 1 4659 37
 11003 0084 7B68     		ldr	r3, [r7, #4]
 11004 0086 1B69     		ldr	r3, [r3, #16]
 11005              		.loc 1 4659 17
 11006 0088 7868     		ldr	r0, [r7, #4]
 11007 008a 9847     		blx	r3
 11008              	.LVL2:
 11009              	.L495:
4660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
4661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
4662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear service channel */
4663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_NONE;
 11010              		.loc 1 4663 36
 11011 008c 7B68     		ldr	r3, [r7, #4]
 11012 008e 0022     		movs	r2, #0
 11013 0090 1A71     		strb	r2, [r3, #4]
 11014              	.L493:
4664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check whether the channel 1 capture/compare interrupt is set or not */
4666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(SET == (hals_timer_interrupt_flag_get(timer_dev->periph, TIMER_INT_FLAG_CH1))) {
 11015              		.loc 1 4666 16
 11016 0092 7B68     		ldr	r3, [r7, #4]
 11017 0094 1B68     		ldr	r3, [r3]
 11018 0096 0421     		movs	r1, #4
 11019 0098 1846     		mov	r0, r3
 11020 009a FFF7FEFF 		bl	hals_timer_interrupt_flag_get
 11021 009e 0346     		mov	r3, r0
 11022              		.loc 1 4666 7
 11023 00a0 012B     		cmp	r3, #1
 11024 00a2 24D1     		bne	.L496
4667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH1);
 11025              		.loc 1 4667 9
 11026 00a4 7B68     		ldr	r3, [r7, #4]
 11027 00a6 1B68     		ldr	r3, [r3]
 11028 00a8 0421     		movs	r1, #4
 11029 00aa 1846     		mov	r0, r3
 11030 00ac FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
4668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_1;
 11031              		.loc 1 4668 36
 11032 00b0 7B68     		ldr	r3, [r7, #4]
 11033 00b2 0222     		movs	r2, #2
 11034 00b4 1A71     		strb	r2, [r3, #4]
4669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel 1 capture interrupt handle */
4670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(0 != (TIMER_CHCTL0(timer_dev->periph) & TIMER_CHCTL0_CH1MS)) {
 11035              		.loc 1 4670 18
 11036 00b6 7B68     		ldr	r3, [r7, #4]
 11037 00b8 1B68     		ldr	r3, [r3]
 11038 00ba 1833     		adds	r3, r3, #24
 11039 00bc 1B68     		ldr	r3, [r3]
 11040              		.loc 1 4670 50
 11041 00be 03F44073 		and	r3, r3, #768
 11042              		.loc 1 4670 11
 11043 00c2 002B     		cmp	r3, #0
 11044 00c4 08D0     		beq	.L497
4671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(NULL != (timer_dev->timer_irq.channelx_capture_handle)) {
 11045              		.loc 1 4671 45
 11046 00c6 7B68     		ldr	r3, [r7, #4]
 11047 00c8 DB68     		ldr	r3, [r3, #12]
 11048              		.loc 1 4671 15
 11049 00ca 002B     		cmp	r3, #0
 11050 00cc 0CD0     		beq	.L498
4672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 timer_dev->timer_irq.channelx_capture_handle(timer_dev);
 11051              		.loc 1 4672 37
 11052 00ce 7B68     		ldr	r3, [r7, #4]
 11053 00d0 DB68     		ldr	r3, [r3, #12]
 11054              		.loc 1 4672 17
 11055 00d2 7868     		ldr	r0, [r7, #4]
 11056 00d4 9847     		blx	r3
 11057              	.LVL3:
 11058 00d6 07E0     		b	.L498
 11059              	.L497:
4673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
4674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         } else {
4675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* channel 1 compare interrupt handle */
4676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(NULL != (timer_dev->timer_irq.channelx_compare_handle)) {
 11060              		.loc 1 4676 45
 11061 00d8 7B68     		ldr	r3, [r7, #4]
 11062 00da 1B69     		ldr	r3, [r3, #16]
 11063              		.loc 1 4676 15
 11064 00dc 002B     		cmp	r3, #0
 11065 00de 03D0     		beq	.L498
4677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 timer_dev->timer_irq.channelx_compare_handle(timer_dev);
 11066              		.loc 1 4677 37
 11067 00e0 7B68     		ldr	r3, [r7, #4]
 11068 00e2 1B69     		ldr	r3, [r3, #16]
 11069              		.loc 1 4677 17
 11070 00e4 7868     		ldr	r0, [r7, #4]
 11071 00e6 9847     		blx	r3
 11072              	.LVL4:
 11073              	.L498:
4678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
4679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
4680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear service channel */
4681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_NONE;
 11074              		.loc 1 4681 36
 11075 00e8 7B68     		ldr	r3, [r7, #4]
 11076 00ea 0022     		movs	r2, #0
 11077 00ec 1A71     		strb	r2, [r3, #4]
 11078              	.L496:
4682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check whether the channel 2 capture/compare interrupt is set or not */
4685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(SET == (hals_timer_interrupt_flag_get(timer_dev->periph, TIMER_INT_FLAG_CH2))) {
 11079              		.loc 1 4685 16
 11080 00ee 7B68     		ldr	r3, [r7, #4]
 11081 00f0 1B68     		ldr	r3, [r3]
 11082 00f2 0821     		movs	r1, #8
 11083 00f4 1846     		mov	r0, r3
 11084 00f6 FFF7FEFF 		bl	hals_timer_interrupt_flag_get
 11085 00fa 0346     		mov	r3, r0
 11086              		.loc 1 4685 7
 11087 00fc 012B     		cmp	r3, #1
 11088 00fe 24D1     		bne	.L499
4686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH2);
 11089              		.loc 1 4686 9
 11090 0100 7B68     		ldr	r3, [r7, #4]
 11091 0102 1B68     		ldr	r3, [r3]
 11092 0104 0821     		movs	r1, #8
 11093 0106 1846     		mov	r0, r3
 11094 0108 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
4687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_2;
 11095              		.loc 1 4687 36
 11096 010c 7B68     		ldr	r3, [r7, #4]
 11097 010e 0322     		movs	r2, #3
 11098 0110 1A71     		strb	r2, [r3, #4]
4688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel 2 capture interrupt handle */
4689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(0 != (TIMER_CHCTL1(timer_dev->periph) & TIMER_CHCTL1_CH2MS)) {
 11099              		.loc 1 4689 18
 11100 0112 7B68     		ldr	r3, [r7, #4]
 11101 0114 1B68     		ldr	r3, [r3]
 11102 0116 1C33     		adds	r3, r3, #28
 11103 0118 1B68     		ldr	r3, [r3]
 11104              		.loc 1 4689 50
 11105 011a 03F00303 		and	r3, r3, #3
 11106              		.loc 1 4689 11
 11107 011e 002B     		cmp	r3, #0
 11108 0120 08D0     		beq	.L500
4690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(NULL != (timer_dev->timer_irq.channelx_capture_handle)) {
 11109              		.loc 1 4690 45
 11110 0122 7B68     		ldr	r3, [r7, #4]
 11111 0124 DB68     		ldr	r3, [r3, #12]
 11112              		.loc 1 4690 15
 11113 0126 002B     		cmp	r3, #0
 11114 0128 0CD0     		beq	.L501
4691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 timer_dev->timer_irq.channelx_capture_handle(timer_dev);
 11115              		.loc 1 4691 37
 11116 012a 7B68     		ldr	r3, [r7, #4]
 11117 012c DB68     		ldr	r3, [r3, #12]
 11118              		.loc 1 4691 17
 11119 012e 7868     		ldr	r0, [r7, #4]
 11120 0130 9847     		blx	r3
 11121              	.LVL5:
 11122 0132 07E0     		b	.L501
 11123              	.L500:
4692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
4693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         } else {
4694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* channel 2 compare interrupt handle */
4695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(NULL != (timer_dev->timer_irq.channelx_compare_handle)) {
 11124              		.loc 1 4695 45
 11125 0134 7B68     		ldr	r3, [r7, #4]
 11126 0136 1B69     		ldr	r3, [r3, #16]
 11127              		.loc 1 4695 15
 11128 0138 002B     		cmp	r3, #0
 11129 013a 03D0     		beq	.L501
4696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 timer_dev->timer_irq.channelx_compare_handle(timer_dev);
 11130              		.loc 1 4696 37
 11131 013c 7B68     		ldr	r3, [r7, #4]
 11132 013e 1B69     		ldr	r3, [r3, #16]
 11133              		.loc 1 4696 17
 11134 0140 7868     		ldr	r0, [r7, #4]
 11135 0142 9847     		blx	r3
 11136              	.LVL6:
 11137              	.L501:
4697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
4698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
4699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear service channel */
4700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_NONE;
 11138              		.loc 1 4700 36
 11139 0144 7B68     		ldr	r3, [r7, #4]
 11140 0146 0022     		movs	r2, #0
 11141 0148 1A71     		strb	r2, [r3, #4]
 11142              	.L499:
4701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check whether the channel 3 capture/compare interrupt is set or not */
4704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(SET == (hals_timer_interrupt_flag_get(timer_dev->periph, TIMER_INT_FLAG_CH3))) {
 11143              		.loc 1 4704 16
 11144 014a 7B68     		ldr	r3, [r7, #4]
 11145 014c 1B68     		ldr	r3, [r3]
 11146 014e 1021     		movs	r1, #16
 11147 0150 1846     		mov	r0, r3
 11148 0152 FFF7FEFF 		bl	hals_timer_interrupt_flag_get
 11149 0156 0346     		mov	r3, r0
 11150              		.loc 1 4704 7
 11151 0158 012B     		cmp	r3, #1
 11152 015a 24D1     		bne	.L502
4705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CH3);
 11153              		.loc 1 4705 9
 11154 015c 7B68     		ldr	r3, [r7, #4]
 11155 015e 1B68     		ldr	r3, [r3]
 11156 0160 1021     		movs	r1, #16
 11157 0162 1846     		mov	r0, r3
 11158 0164 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
4706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_3;
 11159              		.loc 1 4706 36
 11160 0168 7B68     		ldr	r3, [r7, #4]
 11161 016a 0422     		movs	r2, #4
 11162 016c 1A71     		strb	r2, [r3, #4]
4707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel 3 capture interrupt handle */
4708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(0 != (TIMER_CHCTL1(timer_dev->periph) & TIMER_CHCTL1_CH3MS)) {
 11163              		.loc 1 4708 18
 11164 016e 7B68     		ldr	r3, [r7, #4]
 11165 0170 1B68     		ldr	r3, [r3]
 11166 0172 1C33     		adds	r3, r3, #28
 11167 0174 1B68     		ldr	r3, [r3]
 11168              		.loc 1 4708 50
 11169 0176 03F44073 		and	r3, r3, #768
 11170              		.loc 1 4708 11
 11171 017a 002B     		cmp	r3, #0
 11172 017c 08D0     		beq	.L503
4709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(NULL != (timer_dev->timer_irq.channelx_capture_handle)) {
 11173              		.loc 1 4709 45
 11174 017e 7B68     		ldr	r3, [r7, #4]
 11175 0180 DB68     		ldr	r3, [r3, #12]
 11176              		.loc 1 4709 15
 11177 0182 002B     		cmp	r3, #0
 11178 0184 0CD0     		beq	.L504
4710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 timer_dev->timer_irq.channelx_capture_handle(timer_dev);
 11179              		.loc 1 4710 37
 11180 0186 7B68     		ldr	r3, [r7, #4]
 11181 0188 DB68     		ldr	r3, [r3, #12]
 11182              		.loc 1 4710 17
 11183 018a 7868     		ldr	r0, [r7, #4]
 11184 018c 9847     		blx	r3
 11185              	.LVL7:
 11186 018e 07E0     		b	.L504
 11187              	.L503:
4711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
4712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         } else {
4713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* channel 3 compare interrupt handle */
4714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(NULL != (timer_dev->timer_irq.channelx_compare_handle)) {
 11188              		.loc 1 4714 45
 11189 0190 7B68     		ldr	r3, [r7, #4]
 11190 0192 1B69     		ldr	r3, [r3, #16]
 11191              		.loc 1 4714 15
 11192 0194 002B     		cmp	r3, #0
 11193 0196 03D0     		beq	.L504
4715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 timer_dev->timer_irq.channelx_compare_handle(timer_dev);
 11194              		.loc 1 4715 37
 11195 0198 7B68     		ldr	r3, [r7, #4]
 11196 019a 1B69     		ldr	r3, [r3, #16]
 11197              		.loc 1 4715 17
 11198 019c 7868     		ldr	r0, [r7, #4]
 11199 019e 9847     		blx	r3
 11200              	.LVL8:
 11201              	.L504:
4716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
4717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
4718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* clear service channel */
4719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_NONE;
 11202              		.loc 1 4719 36
 11203 01a0 7B68     		ldr	r3, [r7, #4]
 11204 01a2 0022     		movs	r2, #0
 11205 01a4 1A71     		strb	r2, [r3, #4]
 11206              	.L502:
4720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check whether the commutation interrupt is set or not */
4722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(SET == (hals_timer_interrupt_flag_get(timer_dev->periph, TIMER_INT_FLAG_CMT))) {
 11207              		.loc 1 4722 16
 11208 01a6 7B68     		ldr	r3, [r7, #4]
 11209 01a8 1B68     		ldr	r3, [r3]
 11210 01aa 2021     		movs	r1, #32
 11211 01ac 1846     		mov	r0, r3
 11212 01ae FFF7FEFF 		bl	hals_timer_interrupt_flag_get
 11213 01b2 0346     		mov	r3, r0
 11214              		.loc 1 4722 7
 11215 01b4 012B     		cmp	r3, #1
 11216 01b6 0DD1     		bne	.L505
4723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_CMT);
 11217              		.loc 1 4723 9
 11218 01b8 7B68     		ldr	r3, [r7, #4]
 11219 01ba 1B68     		ldr	r3, [r3]
 11220 01bc 2021     		movs	r1, #32
 11221 01be 1846     		mov	r0, r3
 11222 01c0 FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
4724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* commutation interrupt handle */
4725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(NULL != (timer_dev->timer_irq.commutation_handle)) {
 11223              		.loc 1 4725 41
 11224 01c4 7B68     		ldr	r3, [r7, #4]
 11225 01c6 5B69     		ldr	r3, [r3, #20]
 11226              		.loc 1 4725 11
 11227 01c8 002B     		cmp	r3, #0
 11228 01ca 03D0     		beq	.L505
4726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             timer_dev->timer_irq.commutation_handle(timer_dev);
 11229              		.loc 1 4726 33
 11230 01cc 7B68     		ldr	r3, [r7, #4]
 11231 01ce 5B69     		ldr	r3, [r3, #20]
 11232              		.loc 1 4726 13
 11233 01d0 7868     		ldr	r0, [r7, #4]
 11234 01d2 9847     		blx	r3
 11235              	.LVL9:
 11236              	.L505:
4727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
4728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check whether the trigger interrupt is set or not */
4730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(SET == (hals_timer_interrupt_flag_get(timer_dev->periph, TIMER_INT_FLAG_TRG))) {
 11237              		.loc 1 4730 16
 11238 01d4 7B68     		ldr	r3, [r7, #4]
 11239 01d6 1B68     		ldr	r3, [r3]
 11240 01d8 4021     		movs	r1, #64
 11241 01da 1846     		mov	r0, r3
 11242 01dc FFF7FEFF 		bl	hals_timer_interrupt_flag_get
 11243 01e0 0346     		mov	r3, r0
 11244              		.loc 1 4730 7
 11245 01e2 012B     		cmp	r3, #1
 11246 01e4 0DD1     		bne	.L506
4731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_TRG);
 11247              		.loc 1 4731 9
 11248 01e6 7B68     		ldr	r3, [r7, #4]
 11249 01e8 1B68     		ldr	r3, [r3]
 11250 01ea 4021     		movs	r1, #64
 11251 01ec 1846     		mov	r0, r3
 11252 01ee FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
4732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* trigger interrupt handle */
4733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(NULL != (timer_dev->timer_irq.trigger_handle)) {
 11253              		.loc 1 4733 41
 11254 01f2 7B68     		ldr	r3, [r7, #4]
 11255 01f4 9B69     		ldr	r3, [r3, #24]
 11256              		.loc 1 4733 11
 11257 01f6 002B     		cmp	r3, #0
 11258 01f8 03D0     		beq	.L506
4734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             timer_dev->timer_irq.trigger_handle(timer_dev);
 11259              		.loc 1 4734 33
 11260 01fa 7B68     		ldr	r3, [r7, #4]
 11261 01fc 9B69     		ldr	r3, [r3, #24]
 11262              		.loc 1 4734 13
 11263 01fe 7868     		ldr	r0, [r7, #4]
 11264 0200 9847     		blx	r3
 11265              	.LVL10:
 11266              	.L506:
4735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
4736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check whether the break interrupt is set or not */
4738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(SET == (hals_timer_interrupt_flag_get(timer_dev->periph, TIMER_INT_FLAG_BRK))) {
 11267              		.loc 1 4738 16
 11268 0202 7B68     		ldr	r3, [r7, #4]
 11269 0204 1B68     		ldr	r3, [r3]
 11270 0206 8021     		movs	r1, #128
 11271 0208 1846     		mov	r0, r3
 11272 020a FFF7FEFF 		bl	hals_timer_interrupt_flag_get
 11273 020e 0346     		mov	r3, r0
 11274              		.loc 1 4738 7
 11275 0210 012B     		cmp	r3, #1
 11276 0212 0DD1     		bne	.L508
4739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_interrupt_flag_clear(timer_dev->periph, TIMER_INT_FLAG_BRK);
 11277              		.loc 1 4739 9
 11278 0214 7B68     		ldr	r3, [r7, #4]
 11279 0216 1B68     		ldr	r3, [r3]
 11280 0218 8021     		movs	r1, #128
 11281 021a 1846     		mov	r0, r3
 11282 021c FFF7FEFF 		bl	hals_timer_interrupt_flag_clear
4740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* break interrupt handle */
4741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(NULL != (timer_dev->timer_irq.break_handle)) {
 11283              		.loc 1 4741 41
 11284 0220 7B68     		ldr	r3, [r7, #4]
 11285 0222 DB69     		ldr	r3, [r3, #28]
 11286              		.loc 1 4741 11
 11287 0224 002B     		cmp	r3, #0
 11288 0226 03D0     		beq	.L508
4742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             timer_dev->timer_irq.break_handle(timer_dev);
 11289              		.loc 1 4742 33
 11290 0228 7B68     		ldr	r3, [r7, #4]
 11291 022a DB69     		ldr	r3, [r3, #28]
 11292              		.loc 1 4742 13
 11293 022c 7868     		ldr	r0, [r7, #4]
 11294 022e 9847     		blx	r3
 11295              	.LVL11:
 11296              	.L508:
4743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
4744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11297              		.loc 1 4745 1
 11298 0230 00BF     		nop
 11299 0232 0837     		adds	r7, r7, #8
 11300              		.cfi_def_cfa_offset 8
 11301 0234 BD46     		mov	sp, r7
 11302              		.cfi_def_cfa_register 13
 11303              		@ sp needed
 11304 0236 80BD     		pop	{r7, pc}
 11305              		.cfi_endproc
 11306              	.LFE187:
 11308              		.section	.text.hals_timer_enable,"ax",%progbits
 11309              		.align	1
 11310              		.global	hals_timer_enable
 11311              		.syntax unified
 11312              		.thumb
 11313              		.thumb_func
 11314              		.fpu softvfp
 11316              	hals_timer_enable:
 11317              	.LFB188:
4746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable a TIMER
4749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_enable(uint32_t timer_periph)
4754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11318              		.loc 1 4754 1
 11319              		.cfi_startproc
 11320              		@ args = 0, pretend = 0, frame = 8
 11321              		@ frame_needed = 1, uses_anonymous_args = 0
 11322              		@ link register save eliminated.
 11323 0000 80B4     		push	{r7}
 11324              		.cfi_def_cfa_offset 4
 11325              		.cfi_offset 7, -4
 11326 0002 83B0     		sub	sp, sp, #12
 11327              		.cfi_def_cfa_offset 16
 11328 0004 00AF     		add	r7, sp, #0
 11329              		.cfi_def_cfa_register 7
 11330 0006 7860     		str	r0, [r7, #4]
4755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 11331              		.loc 1 4755 30
 11332 0008 7B68     		ldr	r3, [r7, #4]
 11333 000a 1A68     		ldr	r2, [r3]
 11334 000c 7B68     		ldr	r3, [r7, #4]
 11335 000e 42F00102 		orr	r2, r2, #1
 11336 0012 1A60     		str	r2, [r3]
4756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11337              		.loc 1 4756 1
 11338 0014 00BF     		nop
 11339 0016 0C37     		adds	r7, r7, #12
 11340              		.cfi_def_cfa_offset 4
 11341 0018 BD46     		mov	sp, r7
 11342              		.cfi_def_cfa_register 13
 11343              		@ sp needed
 11344 001a 80BC     		pop	{r7}
 11345              		.cfi_restore 7
 11346              		.cfi_def_cfa_offset 0
 11347 001c 7047     		bx	lr
 11348              		.cfi_endproc
 11349              	.LFE188:
 11351              		.section	.text.hals_timer_disable,"ax",%progbits
 11352              		.align	1
 11353              		.global	hals_timer_disable
 11354              		.syntax unified
 11355              		.thumb
 11356              		.thumb_func
 11357              		.fpu softvfp
 11359              	hals_timer_disable:
 11360              	.LFB189:
4757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      disable a TIMER
4760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_disable(uint32_t timer_periph)
4765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11361              		.loc 1 4765 1
 11362              		.cfi_startproc
 11363              		@ args = 0, pretend = 0, frame = 8
 11364              		@ frame_needed = 1, uses_anonymous_args = 0
 11365              		@ link register save eliminated.
 11366 0000 80B4     		push	{r7}
 11367              		.cfi_def_cfa_offset 4
 11368              		.cfi_offset 7, -4
 11369 0002 83B0     		sub	sp, sp, #12
 11370              		.cfi_def_cfa_offset 16
 11371 0004 00AF     		add	r7, sp, #0
 11372              		.cfi_def_cfa_register 7
 11373 0006 7860     		str	r0, [r7, #4]
4766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 11374              		.loc 1 4766 30
 11375 0008 7B68     		ldr	r3, [r7, #4]
 11376 000a 1A68     		ldr	r2, [r3]
 11377 000c 7B68     		ldr	r3, [r7, #4]
 11378 000e 22F00102 		bic	r2, r2, #1
 11379 0012 1A60     		str	r2, [r3]
4767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11380              		.loc 1 4767 1
 11381 0014 00BF     		nop
 11382 0016 0C37     		adds	r7, r7, #12
 11383              		.cfi_def_cfa_offset 4
 11384 0018 BD46     		mov	sp, r7
 11385              		.cfi_def_cfa_register 13
 11386              		@ sp needed
 11387 001a 80BC     		pop	{r7}
 11388              		.cfi_restore 7
 11389              		.cfi_def_cfa_offset 0
 11390 001c 7047     		bx	lr
 11391              		.cfi_endproc
 11392              	.LFE189:
 11394              		.section	.text.hals_timer_update_event_enable,"ax",%progbits
 11395              		.align	1
 11396              		.global	hals_timer_update_event_enable
 11397              		.syntax unified
 11398              		.thumb
 11399              		.thumb_func
 11400              		.fpu softvfp
 11402              	hals_timer_update_event_enable:
 11403              	.LFB190:
4768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable the update event
4771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_update_event_enable(uint32_t timer_periph)
4776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11404              		.loc 1 4776 1
 11405              		.cfi_startproc
 11406              		@ args = 0, pretend = 0, frame = 8
 11407              		@ frame_needed = 1, uses_anonymous_args = 0
 11408              		@ link register save eliminated.
 11409 0000 80B4     		push	{r7}
 11410              		.cfi_def_cfa_offset 4
 11411              		.cfi_offset 7, -4
 11412 0002 83B0     		sub	sp, sp, #12
 11413              		.cfi_def_cfa_offset 16
 11414 0004 00AF     		add	r7, sp, #0
 11415              		.cfi_def_cfa_register 7
 11416 0006 7860     		str	r0, [r7, #4]
4777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 11417              		.loc 1 4777 30
 11418 0008 7B68     		ldr	r3, [r7, #4]
 11419 000a 1A68     		ldr	r2, [r3]
 11420 000c 7B68     		ldr	r3, [r7, #4]
 11421 000e 22F00202 		bic	r2, r2, #2
 11422 0012 1A60     		str	r2, [r3]
4778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11423              		.loc 1 4778 1
 11424 0014 00BF     		nop
 11425 0016 0C37     		adds	r7, r7, #12
 11426              		.cfi_def_cfa_offset 4
 11427 0018 BD46     		mov	sp, r7
 11428              		.cfi_def_cfa_register 13
 11429              		@ sp needed
 11430 001a 80BC     		pop	{r7}
 11431              		.cfi_restore 7
 11432              		.cfi_def_cfa_offset 0
 11433 001c 7047     		bx	lr
 11434              		.cfi_endproc
 11435              	.LFE190:
 11437              		.section	.text.hals_timer_update_event_disable,"ax",%progbits
 11438              		.align	1
 11439              		.global	hals_timer_update_event_disable
 11440              		.syntax unified
 11441              		.thumb
 11442              		.thumb_func
 11443              		.fpu softvfp
 11445              	hals_timer_update_event_disable:
 11446              	.LFB191:
4779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      disable the update event
4782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_update_event_disable(uint32_t timer_periph)
4787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11447              		.loc 1 4787 1
 11448              		.cfi_startproc
 11449              		@ args = 0, pretend = 0, frame = 8
 11450              		@ frame_needed = 1, uses_anonymous_args = 0
 11451              		@ link register save eliminated.
 11452 0000 80B4     		push	{r7}
 11453              		.cfi_def_cfa_offset 4
 11454              		.cfi_offset 7, -4
 11455 0002 83B0     		sub	sp, sp, #12
 11456              		.cfi_def_cfa_offset 16
 11457 0004 00AF     		add	r7, sp, #0
 11458              		.cfi_def_cfa_register 7
 11459 0006 7860     		str	r0, [r7, #4]
4788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 11460              		.loc 1 4788 30
 11461 0008 7B68     		ldr	r3, [r7, #4]
 11462 000a 1A68     		ldr	r2, [r3]
 11463 000c 7B68     		ldr	r3, [r7, #4]
 11464 000e 42F00202 		orr	r2, r2, #2
 11465 0012 1A60     		str	r2, [r3]
4789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11466              		.loc 1 4789 1
 11467 0014 00BF     		nop
 11468 0016 0C37     		adds	r7, r7, #12
 11469              		.cfi_def_cfa_offset 4
 11470 0018 BD46     		mov	sp, r7
 11471              		.cfi_def_cfa_register 13
 11472              		@ sp needed
 11473 001a 80BC     		pop	{r7}
 11474              		.cfi_restore 7
 11475              		.cfi_def_cfa_offset 0
 11476 001c 7047     		bx	lr
 11477              		.cfi_endproc
 11478              	.LFE191:
 11480              		.section	.text.hals_timer_update_source_config,"ax",%progbits
 11481              		.align	1
 11482              		.global	hals_timer_update_source_config
 11483              		.syntax unified
 11484              		.thumb
 11485              		.thumb_func
 11486              		.fpu softvfp
 11488              	hals_timer_update_source_config:
 11489              	.LFB192:
4790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER update source
4793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  update:
4795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
4796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
4797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
4798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_update_source_config(uint32_t timer_periph, uint8_t update)
4802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11490              		.loc 1 4802 1
 11491              		.cfi_startproc
 11492              		@ args = 0, pretend = 0, frame = 8
 11493              		@ frame_needed = 1, uses_anonymous_args = 0
 11494              		@ link register save eliminated.
 11495 0000 80B4     		push	{r7}
 11496              		.cfi_def_cfa_offset 4
 11497              		.cfi_offset 7, -4
 11498 0002 83B0     		sub	sp, sp, #12
 11499              		.cfi_def_cfa_offset 16
 11500 0004 00AF     		add	r7, sp, #0
 11501              		.cfi_def_cfa_register 7
 11502 0006 7860     		str	r0, [r7, #4]
 11503 0008 0B46     		mov	r3, r1
 11504 000a FB70     		strb	r3, [r7, #3]
4803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update) {
 11505              		.loc 1 4803 7
 11506 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 11507 000e 042B     		cmp	r3, #4
 11508 0010 06D1     		bne	.L514
4804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 11509              		.loc 1 4804 34
 11510 0012 7B68     		ldr	r3, [r7, #4]
 11511 0014 1A68     		ldr	r2, [r3]
 11512 0016 7B68     		ldr	r3, [r7, #4]
 11513 0018 42F00402 		orr	r2, r2, #4
 11514 001c 1A60     		str	r2, [r3]
4805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
4806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
4807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
4809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11515              		.loc 1 4810 1
 11516 001e 08E0     		b	.L516
 11517              	.L514:
4805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
 11518              		.loc 1 4805 14
 11519 0020 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 11520 0022 002B     		cmp	r3, #0
 11521 0024 05D1     		bne	.L516
4806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 11522              		.loc 1 4806 34
 11523 0026 7B68     		ldr	r3, [r7, #4]
 11524 0028 1A68     		ldr	r2, [r3]
 11525 002a 7B68     		ldr	r3, [r7, #4]
 11526 002c 22F00402 		bic	r2, r2, #4
 11527 0030 1A60     		str	r2, [r3]
 11528              	.L516:
 11529              		.loc 1 4810 1
 11530 0032 00BF     		nop
 11531 0034 0C37     		adds	r7, r7, #12
 11532              		.cfi_def_cfa_offset 4
 11533 0036 BD46     		mov	sp, r7
 11534              		.cfi_def_cfa_register 13
 11535              		@ sp needed
 11536 0038 80BC     		pop	{r7}
 11537              		.cfi_restore 7
 11538              		.cfi_def_cfa_offset 0
 11539 003a 7047     		bx	lr
 11540              		.cfi_endproc
 11541              	.LFE192:
 11543              		.section	.text.hals_timer_counter_up_direction,"ax",%progbits
 11544              		.align	1
 11545              		.global	hals_timer_counter_up_direction
 11546              		.syntax unified
 11547              		.thumb
 11548              		.thumb_func
 11549              		.fpu softvfp
 11551              	hals_timer_counter_up_direction:
 11552              	.LFB193:
4811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      set TIMER counter up direction
4814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2), TIMER1 just for GD32F330 and GD32F350
4815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_counter_up_direction(uint32_t timer_periph)
4819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11553              		.loc 1 4819 1
 11554              		.cfi_startproc
 11555              		@ args = 0, pretend = 0, frame = 8
 11556              		@ frame_needed = 1, uses_anonymous_args = 0
 11557              		@ link register save eliminated.
 11558 0000 80B4     		push	{r7}
 11559              		.cfi_def_cfa_offset 4
 11560              		.cfi_offset 7, -4
 11561 0002 83B0     		sub	sp, sp, #12
 11562              		.cfi_def_cfa_offset 16
 11563 0004 00AF     		add	r7, sp, #0
 11564              		.cfi_def_cfa_register 7
 11565 0006 7860     		str	r0, [r7, #4]
4820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 11566              		.loc 1 4820 30
 11567 0008 7B68     		ldr	r3, [r7, #4]
 11568 000a 1A68     		ldr	r2, [r3]
 11569 000c 7B68     		ldr	r3, [r7, #4]
 11570 000e 22F01002 		bic	r2, r2, #16
 11571 0012 1A60     		str	r2, [r3]
4821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11572              		.loc 1 4821 1
 11573 0014 00BF     		nop
 11574 0016 0C37     		adds	r7, r7, #12
 11575              		.cfi_def_cfa_offset 4
 11576 0018 BD46     		mov	sp, r7
 11577              		.cfi_def_cfa_register 13
 11578              		@ sp needed
 11579 001a 80BC     		pop	{r7}
 11580              		.cfi_restore 7
 11581              		.cfi_def_cfa_offset 0
 11582 001c 7047     		bx	lr
 11583              		.cfi_endproc
 11584              	.LFE193:
 11586              		.section	.text.hals_timer_counter_down_direction,"ax",%progbits
 11587              		.align	1
 11588              		.global	hals_timer_counter_down_direction
 11589              		.syntax unified
 11590              		.thumb
 11591              		.thumb_func
 11592              		.fpu softvfp
 11594              	hals_timer_counter_down_direction:
 11595              	.LFB194:
4822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      set TIMER counter down direction
4825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2), TIMER1 just for GD32F330 and GD32F350
4826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_counter_down_direction(uint32_t timer_periph)
4830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11596              		.loc 1 4830 1
 11597              		.cfi_startproc
 11598              		@ args = 0, pretend = 0, frame = 8
 11599              		@ frame_needed = 1, uses_anonymous_args = 0
 11600              		@ link register save eliminated.
 11601 0000 80B4     		push	{r7}
 11602              		.cfi_def_cfa_offset 4
 11603              		.cfi_offset 7, -4
 11604 0002 83B0     		sub	sp, sp, #12
 11605              		.cfi_def_cfa_offset 16
 11606 0004 00AF     		add	r7, sp, #0
 11607              		.cfi_def_cfa_register 7
 11608 0006 7860     		str	r0, [r7, #4]
4831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 11609              		.loc 1 4831 30
 11610 0008 7B68     		ldr	r3, [r7, #4]
 11611 000a 1A68     		ldr	r2, [r3]
 11612 000c 7B68     		ldr	r3, [r7, #4]
 11613 000e 42F01002 		orr	r2, r2, #16
 11614 0012 1A60     		str	r2, [r3]
4832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11615              		.loc 1 4832 1
 11616 0014 00BF     		nop
 11617 0016 0C37     		adds	r7, r7, #12
 11618              		.cfi_def_cfa_offset 4
 11619 0018 BD46     		mov	sp, r7
 11620              		.cfi_def_cfa_register 13
 11621              		@ sp needed
 11622 001a 80BC     		pop	{r7}
 11623              		.cfi_restore 7
 11624              		.cfi_def_cfa_offset 0
 11625 001c 7047     		bx	lr
 11626              		.cfi_endproc
 11627              	.LFE194:
 11629              		.section	.text.hals_timer_counter_alignment,"ax",%progbits
 11630              		.align	1
 11631              		.global	hals_timer_counter_alignment
 11632              		.syntax unified
 11633              		.thumb
 11634              		.thumb_func
 11635              		.fpu softvfp
 11637              	hals_timer_counter_alignment:
 11638              	.LFB195:
4833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      set TIMER counter alignment mode
4836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2), TIMER1 just for GD32F330 and GD32F350
4837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  aligned:
4838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
4839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
4840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
4841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
4842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
4843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
4847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11639              		.loc 1 4847 1
 11640              		.cfi_startproc
 11641              		@ args = 0, pretend = 0, frame = 8
 11642              		@ frame_needed = 1, uses_anonymous_args = 0
 11643              		@ link register save eliminated.
 11644 0000 80B4     		push	{r7}
 11645              		.cfi_def_cfa_offset 4
 11646              		.cfi_offset 7, -4
 11647 0002 83B0     		sub	sp, sp, #12
 11648              		.cfi_def_cfa_offset 16
 11649 0004 00AF     		add	r7, sp, #0
 11650              		.cfi_def_cfa_register 7
 11651 0006 7860     		str	r0, [r7, #4]
 11652 0008 0B46     		mov	r3, r1
 11653 000a 7B80     		strh	r3, [r7, #2]	@ movhi
4848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 11654              		.loc 1 4848 30
 11655 000c 7B68     		ldr	r3, [r7, #4]
 11656 000e 1A68     		ldr	r2, [r3]
 11657 0010 7B68     		ldr	r3, [r7, #4]
 11658 0012 22F06002 		bic	r2, r2, #96
 11659 0016 1A60     		str	r2, [r3]
4849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 11660              		.loc 1 4849 30
 11661 0018 7B68     		ldr	r3, [r7, #4]
 11662 001a 1968     		ldr	r1, [r3]
 11663              		.loc 1 4849 33
 11664 001c 7A88     		ldrh	r2, [r7, #2]
 11665              		.loc 1 4849 30
 11666 001e 7B68     		ldr	r3, [r7, #4]
 11667 0020 0A43     		orrs	r2, r2, r1
 11668 0022 1A60     		str	r2, [r3]
4850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11669              		.loc 1 4850 1
 11670 0024 00BF     		nop
 11671 0026 0C37     		adds	r7, r7, #12
 11672              		.cfi_def_cfa_offset 4
 11673 0028 BD46     		mov	sp, r7
 11674              		.cfi_def_cfa_register 13
 11675              		@ sp needed
 11676 002a 80BC     		pop	{r7}
 11677              		.cfi_restore 7
 11678              		.cfi_def_cfa_offset 0
 11679 002c 7047     		bx	lr
 11680              		.cfi_endproc
 11681              	.LFE195:
 11683              		.section	.text.hals_timer_auto_reload_shadow_enable,"ax",%progbits
 11684              		.align	1
 11685              		.global	hals_timer_auto_reload_shadow_enable
 11686              		.syntax unified
 11687              		.thumb
 11688              		.thumb_func
 11689              		.fpu softvfp
 11691              	hals_timer_auto_reload_shadow_enable:
 11692              	.LFB196:
4851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable the auto reload shadow function
4854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_auto_reload_shadow_enable(uint32_t timer_periph)
4859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11693              		.loc 1 4859 1
 11694              		.cfi_startproc
 11695              		@ args = 0, pretend = 0, frame = 8
 11696              		@ frame_needed = 1, uses_anonymous_args = 0
 11697              		@ link register save eliminated.
 11698 0000 80B4     		push	{r7}
 11699              		.cfi_def_cfa_offset 4
 11700              		.cfi_offset 7, -4
 11701 0002 83B0     		sub	sp, sp, #12
 11702              		.cfi_def_cfa_offset 16
 11703 0004 00AF     		add	r7, sp, #0
 11704              		.cfi_def_cfa_register 7
 11705 0006 7860     		str	r0, [r7, #4]
4860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 11706              		.loc 1 4860 30
 11707 0008 7B68     		ldr	r3, [r7, #4]
 11708 000a 1A68     		ldr	r2, [r3]
 11709 000c 7B68     		ldr	r3, [r7, #4]
 11710 000e 42F08002 		orr	r2, r2, #128
 11711 0012 1A60     		str	r2, [r3]
4861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11712              		.loc 1 4861 1
 11713 0014 00BF     		nop
 11714 0016 0C37     		adds	r7, r7, #12
 11715              		.cfi_def_cfa_offset 4
 11716 0018 BD46     		mov	sp, r7
 11717              		.cfi_def_cfa_register 13
 11718              		@ sp needed
 11719 001a 80BC     		pop	{r7}
 11720              		.cfi_restore 7
 11721              		.cfi_def_cfa_offset 0
 11722 001c 7047     		bx	lr
 11723              		.cfi_endproc
 11724              	.LFE196:
 11726              		.section	.text.hals_timer_auto_reload_shadow_disable,"ax",%progbits
 11727              		.align	1
 11728              		.global	hals_timer_auto_reload_shadow_disable
 11729              		.syntax unified
 11730              		.thumb
 11731              		.thumb_func
 11732              		.fpu softvfp
 11734              	hals_timer_auto_reload_shadow_disable:
 11735              	.LFB197:
4862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      disable the auto reload shadow function
4865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_auto_reload_shadow_disable(uint32_t timer_periph)
4870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11736              		.loc 1 4870 1
 11737              		.cfi_startproc
 11738              		@ args = 0, pretend = 0, frame = 8
 11739              		@ frame_needed = 1, uses_anonymous_args = 0
 11740              		@ link register save eliminated.
 11741 0000 80B4     		push	{r7}
 11742              		.cfi_def_cfa_offset 4
 11743              		.cfi_offset 7, -4
 11744 0002 83B0     		sub	sp, sp, #12
 11745              		.cfi_def_cfa_offset 16
 11746 0004 00AF     		add	r7, sp, #0
 11747              		.cfi_def_cfa_register 7
 11748 0006 7860     		str	r0, [r7, #4]
4871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 11749              		.loc 1 4871 30
 11750 0008 7B68     		ldr	r3, [r7, #4]
 11751 000a 1A68     		ldr	r2, [r3]
 11752 000c 7B68     		ldr	r3, [r7, #4]
 11753 000e 22F08002 		bic	r2, r2, #128
 11754 0012 1A60     		str	r2, [r3]
4872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11755              		.loc 1 4872 1
 11756 0014 00BF     		nop
 11757 0016 0C37     		adds	r7, r7, #12
 11758              		.cfi_def_cfa_offset 4
 11759 0018 BD46     		mov	sp, r7
 11760              		.cfi_def_cfa_register 13
 11761              		@ sp needed
 11762 001a 80BC     		pop	{r7}
 11763              		.cfi_restore 7
 11764              		.cfi_def_cfa_offset 0
 11765 001c 7047     		bx	lr
 11766              		.cfi_endproc
 11767              	.LFE197:
 11769              		.section	.text.hals_timer_counter_value_config,"ax",%progbits
 11770              		.align	1
 11771              		.global	hals_timer_counter_value_config
 11772              		.syntax unified
 11773              		.thumb
 11774              		.thumb_func
 11775              		.fpu softvfp
 11777              	hals_timer_counter_value_config:
 11778              	.LFB198:
4873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER counter register value
4876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  counter: the counter value
4878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_counter_value_config(uint32_t timer_periph, uint32_t counter)
4882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11779              		.loc 1 4882 1
 11780              		.cfi_startproc
 11781              		@ args = 0, pretend = 0, frame = 8
 11782              		@ frame_needed = 1, uses_anonymous_args = 0
 11783              		@ link register save eliminated.
 11784 0000 80B4     		push	{r7}
 11785              		.cfi_def_cfa_offset 4
 11786              		.cfi_offset 7, -4
 11787 0002 83B0     		sub	sp, sp, #12
 11788              		.cfi_def_cfa_offset 16
 11789 0004 00AF     		add	r7, sp, #0
 11790              		.cfi_def_cfa_register 7
 11791 0006 7860     		str	r0, [r7, #4]
 11792 0008 3960     		str	r1, [r7]
4883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 11793              		.loc 1 4883 5
 11794 000a 7B68     		ldr	r3, [r7, #4]
 11795 000c 2433     		adds	r3, r3, #36
 11796 000e 1A46     		mov	r2, r3
 11797              		.loc 1 4883 29
 11798 0010 3B68     		ldr	r3, [r7]
 11799 0012 1360     		str	r3, [r2]
4884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11800              		.loc 1 4884 1
 11801 0014 00BF     		nop
 11802 0016 0C37     		adds	r7, r7, #12
 11803              		.cfi_def_cfa_offset 4
 11804 0018 BD46     		mov	sp, r7
 11805              		.cfi_def_cfa_register 13
 11806              		@ sp needed
 11807 001a 80BC     		pop	{r7}
 11808              		.cfi_restore 7
 11809              		.cfi_def_cfa_offset 0
 11810 001c 7047     		bx	lr
 11811              		.cfi_endproc
 11812              	.LFE198:
 11814              		.section	.text.hals_timer_counter_read,"ax",%progbits
 11815              		.align	1
 11816              		.global	hals_timer_counter_read
 11817              		.syntax unified
 11818              		.thumb
 11819              		.thumb_func
 11820              		.fpu softvfp
 11822              	hals_timer_counter_read:
 11823              	.LFB199:
4885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      read TIMER counter value
4888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     counter value
4891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** uint32_t hals_timer_counter_read(uint32_t timer_periph)
4893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11824              		.loc 1 4893 1
 11825              		.cfi_startproc
 11826              		@ args = 0, pretend = 0, frame = 16
 11827              		@ frame_needed = 1, uses_anonymous_args = 0
 11828              		@ link register save eliminated.
 11829 0000 80B4     		push	{r7}
 11830              		.cfi_def_cfa_offset 4
 11831              		.cfi_offset 7, -4
 11832 0002 85B0     		sub	sp, sp, #20
 11833              		.cfi_def_cfa_offset 24
 11834 0004 00AF     		add	r7, sp, #0
 11835              		.cfi_def_cfa_register 7
 11836 0006 7860     		str	r0, [r7, #4]
4894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint32_t count_value = 0U;
 11837              		.loc 1 4894 14
 11838 0008 0023     		movs	r3, #0
 11839 000a FB60     		str	r3, [r7, #12]
4895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     count_value = TIMER_CNT(timer_periph);
 11840              		.loc 1 4895 19
 11841 000c 7B68     		ldr	r3, [r7, #4]
 11842 000e 2433     		adds	r3, r3, #36
 11843              		.loc 1 4895 17
 11844 0010 1B68     		ldr	r3, [r3]
 11845 0012 FB60     		str	r3, [r7, #12]
4896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return (count_value);
 11846              		.loc 1 4896 12
 11847 0014 FB68     		ldr	r3, [r7, #12]
4897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11848              		.loc 1 4897 1
 11849 0016 1846     		mov	r0, r3
 11850 0018 1437     		adds	r7, r7, #20
 11851              		.cfi_def_cfa_offset 4
 11852 001a BD46     		mov	sp, r7
 11853              		.cfi_def_cfa_register 13
 11854              		@ sp needed
 11855 001c 80BC     		pop	{r7}
 11856              		.cfi_restore 7
 11857              		.cfi_def_cfa_offset 0
 11858 001e 7047     		bx	lr
 11859              		.cfi_endproc
 11860              	.LFE199:
 11862              		.section	.text.hals_timer_prescaler_config,"ax",%progbits
 11863              		.align	1
 11864              		.global	hals_timer_prescaler_config
 11865              		.syntax unified
 11866              		.thumb
 11867              		.thumb_func
 11868              		.fpu softvfp
 11870              	hals_timer_prescaler_config:
 11871              	.LFB200:
4898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER prescaler
4901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  prescaler: prescaler value
4903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  pscreload: prescaler reload mode
4904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
4905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
4906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
4907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
4911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11872              		.loc 1 4911 1
 11873              		.cfi_startproc
 11874              		@ args = 0, pretend = 0, frame = 8
 11875              		@ frame_needed = 1, uses_anonymous_args = 0
 11876              		@ link register save eliminated.
 11877 0000 80B4     		push	{r7}
 11878              		.cfi_def_cfa_offset 4
 11879              		.cfi_offset 7, -4
 11880 0002 83B0     		sub	sp, sp, #12
 11881              		.cfi_def_cfa_offset 16
 11882 0004 00AF     		add	r7, sp, #0
 11883              		.cfi_def_cfa_register 7
 11884 0006 7860     		str	r0, [r7, #4]
 11885 0008 0B46     		mov	r3, r1
 11886 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 11887 000c 1346     		mov	r3, r2
 11888 000e 7B70     		strb	r3, [r7, #1]
4912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 11889              		.loc 1 4912 5
 11890 0010 7B68     		ldr	r3, [r7, #4]
 11891 0012 2833     		adds	r3, r3, #40
 11892 0014 1A46     		mov	r2, r3
 11893              		.loc 1 4912 31
 11894 0016 7B88     		ldrh	r3, [r7, #2]
 11895              		.loc 1 4912 29
 11896 0018 1360     		str	r3, [r2]
4913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload) {
 11897              		.loc 1 4914 7
 11898 001a 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 11899 001c 012B     		cmp	r3, #1
 11900 001e 07D1     		bne	.L527
4915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 11901              		.loc 1 4915 35
 11902 0020 7B68     		ldr	r3, [r7, #4]
 11903 0022 1433     		adds	r3, r3, #20
 11904 0024 1B68     		ldr	r3, [r3]
 11905 0026 7A68     		ldr	r2, [r7, #4]
 11906 0028 1432     		adds	r2, r2, #20
 11907 002a 43F00103 		orr	r3, r3, #1
 11908 002e 1360     		str	r3, [r2]
 11909              	.L527:
4916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11910              		.loc 1 4917 1
 11911 0030 00BF     		nop
 11912 0032 0C37     		adds	r7, r7, #12
 11913              		.cfi_def_cfa_offset 4
 11914 0034 BD46     		mov	sp, r7
 11915              		.cfi_def_cfa_register 13
 11916              		@ sp needed
 11917 0036 80BC     		pop	{r7}
 11918              		.cfi_restore 7
 11919              		.cfi_def_cfa_offset 0
 11920 0038 7047     		bx	lr
 11921              		.cfi_endproc
 11922              	.LFE200:
 11924              		.section	.text.hals_timer_prescaler_read,"ax",%progbits
 11925              		.align	1
 11926              		.global	hals_timer_prescaler_read
 11927              		.syntax unified
 11928              		.thumb
 11929              		.thumb_func
 11930              		.fpu softvfp
 11932              	hals_timer_prescaler_read:
 11933              	.LFB201:
4918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      read TIMER prescaler value
4921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     prescaler register value
4924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** uint16_t hals_timer_prescaler_read(uint32_t timer_periph)
4926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11934              		.loc 1 4926 1
 11935              		.cfi_startproc
 11936              		@ args = 0, pretend = 0, frame = 16
 11937              		@ frame_needed = 1, uses_anonymous_args = 0
 11938              		@ link register save eliminated.
 11939 0000 80B4     		push	{r7}
 11940              		.cfi_def_cfa_offset 4
 11941              		.cfi_offset 7, -4
 11942 0002 85B0     		sub	sp, sp, #20
 11943              		.cfi_def_cfa_offset 24
 11944 0004 00AF     		add	r7, sp, #0
 11945              		.cfi_def_cfa_register 7
 11946 0006 7860     		str	r0, [r7, #4]
4927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint16_t prescaler_value = 0U;
 11947              		.loc 1 4927 14
 11948 0008 0023     		movs	r3, #0
 11949 000a FB81     		strh	r3, [r7, #14]	@ movhi
4928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 11950              		.loc 1 4928 34
 11951 000c 7B68     		ldr	r3, [r7, #4]
 11952 000e 2833     		adds	r3, r3, #40
 11953 0010 1B68     		ldr	r3, [r3]
 11954              		.loc 1 4928 21
 11955 0012 FB81     		strh	r3, [r7, #14]	@ movhi
4929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return (prescaler_value);
 11956              		.loc 1 4929 12
 11957 0014 FB89     		ldrh	r3, [r7, #14]
4930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 11958              		.loc 1 4930 1
 11959 0016 1846     		mov	r0, r3
 11960 0018 1437     		adds	r7, r7, #20
 11961              		.cfi_def_cfa_offset 4
 11962 001a BD46     		mov	sp, r7
 11963              		.cfi_def_cfa_register 13
 11964              		@ sp needed
 11965 001c 80BC     		pop	{r7}
 11966              		.cfi_restore 7
 11967              		.cfi_def_cfa_offset 0
 11968 001e 7047     		bx	lr
 11969              		.cfi_endproc
 11970              	.LFE201:
 11972              		.section	.text.hals_timer_autoreload_value_config,"ax",%progbits
 11973              		.align	1
 11974              		.global	hals_timer_autoreload_value_config
 11975              		.syntax unified
 11976              		.thumb
 11977              		.thumb_func
 11978              		.fpu softvfp
 11980              	hals_timer_autoreload_value_config:
 11981              	.LFB202:
4931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER autoreload register value
4934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 ju
4935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  autoreload: the counter auto-reload value
4936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)
4940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 11982              		.loc 1 4940 1
 11983              		.cfi_startproc
 11984              		@ args = 0, pretend = 0, frame = 8
 11985              		@ frame_needed = 1, uses_anonymous_args = 0
 11986              		@ link register save eliminated.
 11987 0000 80B4     		push	{r7}
 11988              		.cfi_def_cfa_offset 4
 11989              		.cfi_offset 7, -4
 11990 0002 83B0     		sub	sp, sp, #12
 11991              		.cfi_def_cfa_offset 16
 11992 0004 00AF     		add	r7, sp, #0
 11993              		.cfi_def_cfa_register 7
 11994 0006 7860     		str	r0, [r7, #4]
 11995 0008 3960     		str	r1, [r7]
4941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 11996              		.loc 1 4941 5
 11997 000a 7B68     		ldr	r3, [r7, #4]
 11998 000c 2C33     		adds	r3, r3, #44
 11999 000e 1A46     		mov	r2, r3
 12000              		.loc 1 4941 29
 12001 0010 3B68     		ldr	r3, [r7]
 12002 0012 1360     		str	r3, [r2]
4942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12003              		.loc 1 4942 1
 12004 0014 00BF     		nop
 12005 0016 0C37     		adds	r7, r7, #12
 12006              		.cfi_def_cfa_offset 4
 12007 0018 BD46     		mov	sp, r7
 12008              		.cfi_def_cfa_register 13
 12009              		@ sp needed
 12010 001a 80BC     		pop	{r7}
 12011              		.cfi_restore 7
 12012              		.cfi_def_cfa_offset 0
 12013 001c 7047     		bx	lr
 12014              		.cfi_endproc
 12015              	.LFE202:
 12017              		.section	.text.hals_timer_repetition_value_config,"ax",%progbits
 12018              		.align	1
 12019              		.global	hals_timer_repetition_value_config
 12020              		.syntax unified
 12021              		.thumb
 12022              		.thumb_func
 12023              		.fpu softvfp
 12025              	hals_timer_repetition_value_config:
 12026              	.LFB203:
4943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER repetition register value
4946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
4947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
4948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
4952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12027              		.loc 1 4952 1
 12028              		.cfi_startproc
 12029              		@ args = 0, pretend = 0, frame = 8
 12030              		@ frame_needed = 1, uses_anonymous_args = 0
 12031              		@ link register save eliminated.
 12032 0000 80B4     		push	{r7}
 12033              		.cfi_def_cfa_offset 4
 12034              		.cfi_offset 7, -4
 12035 0002 83B0     		sub	sp, sp, #12
 12036              		.cfi_def_cfa_offset 16
 12037 0004 00AF     		add	r7, sp, #0
 12038              		.cfi_def_cfa_register 7
 12039 0006 7860     		str	r0, [r7, #4]
 12040 0008 0B46     		mov	r3, r1
 12041 000a 7B80     		strh	r3, [r7, #2]	@ movhi
4953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 12042              		.loc 1 4953 5
 12043 000c 7B68     		ldr	r3, [r7, #4]
 12044 000e 3033     		adds	r3, r3, #48
 12045 0010 1A46     		mov	r2, r3
 12046              		.loc 1 4953 32
 12047 0012 7B88     		ldrh	r3, [r7, #2]
 12048              		.loc 1 4953 30
 12049 0014 1360     		str	r3, [r2]
4954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12050              		.loc 1 4954 1
 12051 0016 00BF     		nop
 12052 0018 0C37     		adds	r7, r7, #12
 12053              		.cfi_def_cfa_offset 4
 12054 001a BD46     		mov	sp, r7
 12055              		.cfi_def_cfa_register 13
 12056              		@ sp needed
 12057 001c 80BC     		pop	{r7}
 12058              		.cfi_restore 7
 12059              		.cfi_def_cfa_offset 0
 12060 001e 7047     		bx	lr
 12061              		.cfi_endproc
 12062              	.LFE203:
 12064              		.section	.text.hals_timer_channel_control_shadow_config,"ax",%progbits
 12065              		.align	1
 12066              		.global	hals_timer_channel_control_shadow_config
 12067              		.syntax unified
 12068              		.thumb
 12069              		.thumb_func
 12070              		.fpu softvfp
 12072              	hals_timer_channel_control_shadow_config:
 12073              	.LFB204:
4955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
4958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
4959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
4960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
4964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12074              		.loc 1 4964 1
 12075              		.cfi_startproc
 12076              		@ args = 0, pretend = 0, frame = 8
 12077              		@ frame_needed = 1, uses_anonymous_args = 0
 12078              		@ link register save eliminated.
 12079 0000 80B4     		push	{r7}
 12080              		.cfi_def_cfa_offset 4
 12081              		.cfi_offset 7, -4
 12082 0002 83B0     		sub	sp, sp, #12
 12083              		.cfi_def_cfa_offset 16
 12084 0004 00AF     		add	r7, sp, #0
 12085              		.cfi_def_cfa_register 7
 12086 0006 7860     		str	r0, [r7, #4]
 12087 0008 0B46     		mov	r3, r1
 12088 000a FB70     		strb	r3, [r7, #3]
4965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(ENABLE == newvalue) {
 12089              		.loc 1 4965 7
 12090 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 12091 000e 012B     		cmp	r3, #1
 12092 0010 08D1     		bne	.L533
4966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 12093              		.loc 1 4966 34
 12094 0012 7B68     		ldr	r3, [r7, #4]
 12095 0014 0433     		adds	r3, r3, #4
 12096 0016 1B68     		ldr	r3, [r3]
 12097 0018 7A68     		ldr	r2, [r7, #4]
 12098 001a 0432     		adds	r2, r2, #4
 12099 001c 43F00103 		orr	r3, r3, #1
 12100 0020 1360     		str	r3, [r2]
4967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
4969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12101              		.loc 1 4970 1
 12102 0022 07E0     		b	.L535
 12103              	.L533:
4968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
 12104              		.loc 1 4968 34
 12105 0024 7B68     		ldr	r3, [r7, #4]
 12106 0026 0433     		adds	r3, r3, #4
 12107 0028 1B68     		ldr	r3, [r3]
 12108 002a 7A68     		ldr	r2, [r7, #4]
 12109 002c 0432     		adds	r2, r2, #4
 12110 002e 23F00103 		bic	r3, r3, #1
 12111 0032 1360     		str	r3, [r2]
 12112              	.L535:
 12113              		.loc 1 4970 1
 12114 0034 00BF     		nop
 12115 0036 0C37     		adds	r7, r7, #12
 12116              		.cfi_def_cfa_offset 4
 12117 0038 BD46     		mov	sp, r7
 12118              		.cfi_def_cfa_register 13
 12119              		@ sp needed
 12120 003a 80BC     		pop	{r7}
 12121              		.cfi_restore 7
 12122              		.cfi_def_cfa_offset 0
 12123 003c 7047     		bx	lr
 12124              		.cfi_endproc
 12125              	.LFE204:
 12127              		.section	.text.hals_timer_channel_control_shadow_update_config,"ax",%progbits
 12128              		.align	1
 12129              		.global	hals_timer_channel_control_shadow_update_config
 12130              		.syntax unified
 12131              		.thumb
 12132              		.thumb_func
 12133              		.fpu softvfp
 12135              	hals_timer_channel_control_shadow_update_config:
 12136              	.LFB205:
4971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel control shadow register update control
4974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
4975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
4976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
4977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
4978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
4979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
4980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
4981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
4982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
4983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12137              		.loc 1 4983 1
 12138              		.cfi_startproc
 12139              		@ args = 0, pretend = 0, frame = 8
 12140              		@ frame_needed = 1, uses_anonymous_args = 0
 12141              		@ link register save eliminated.
 12142 0000 80B4     		push	{r7}
 12143              		.cfi_def_cfa_offset 4
 12144              		.cfi_offset 7, -4
 12145 0002 83B0     		sub	sp, sp, #12
 12146              		.cfi_def_cfa_offset 16
 12147 0004 00AF     		add	r7, sp, #0
 12148              		.cfi_def_cfa_register 7
 12149 0006 7860     		str	r0, [r7, #4]
 12150 0008 0B46     		mov	r3, r1
 12151 000a FB70     		strb	r3, [r7, #3]
4984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl) {
 12152              		.loc 1 4984 7
 12153 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 12154 000e 002B     		cmp	r3, #0
 12155 0010 08D1     		bne	.L537
4985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 12156              		.loc 1 4985 34
 12157 0012 7B68     		ldr	r3, [r7, #4]
 12158 0014 0433     		adds	r3, r3, #4
 12159 0016 1B68     		ldr	r3, [r3]
 12160 0018 7A68     		ldr	r2, [r7, #4]
 12161 001a 0432     		adds	r2, r2, #4
 12162 001c 23F00403 		bic	r3, r3, #4
 12163 0020 1360     		str	r3, [r2]
4986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
4987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
4988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
4989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
4990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
4991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12164              		.loc 1 4991 1
 12165 0022 0AE0     		b	.L539
 12166              	.L537:
4986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
 12167              		.loc 1 4986 14
 12168 0024 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 12169 0026 042B     		cmp	r3, #4
 12170 0028 07D1     		bne	.L539
4987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 12171              		.loc 1 4987 34
 12172 002a 7B68     		ldr	r3, [r7, #4]
 12173 002c 0433     		adds	r3, r3, #4
 12174 002e 1B68     		ldr	r3, [r3]
 12175 0030 7A68     		ldr	r2, [r7, #4]
 12176 0032 0432     		adds	r2, r2, #4
 12177 0034 43F00403 		orr	r3, r3, #4
 12178 0038 1360     		str	r3, [r2]
 12179              	.L539:
 12180              		.loc 1 4991 1
 12181 003a 00BF     		nop
 12182 003c 0C37     		adds	r7, r7, #12
 12183              		.cfi_def_cfa_offset 4
 12184 003e BD46     		mov	sp, r7
 12185              		.cfi_def_cfa_register 13
 12186              		@ sp needed
 12187 0040 80BC     		pop	{r7}
 12188              		.cfi_restore 7
 12189              		.cfi_def_cfa_offset 0
 12190 0042 7047     		bx	lr
 12191              		.cfi_endproc
 12192              	.LFE205:
 12194              		.section	.text.hals_timer_master_output_trigger_source_select,"ax",%progbits
 12195              		.align	1
 12196              		.global	hals_timer_master_output_trigger_source_select
 12197              		.syntax unified
 12198              		.thumb
 12199              		.thumb_func
 12200              		.fpu softvfp
 12202              	hals_timer_master_output_trigger_source_select:
 12203              	.LFB206:
4992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
4993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
4994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      select TIMER master mode output trigger source
4995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,14), TIMER1 just for GD32F330 and GD32F350, TIMER5 just 
4996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  outrigger: the argument could be selected from enumeration <hal_timer_trgo_selectio
4997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
4998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0,2,14), TIMER1 j
4999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
5000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0,2,14),, TIMER
5001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
5002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0,2,14)), TIMER1 just
5003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0,2,14)), TIMER1 just
5004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0,2,14)), TIMER1 just
5005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0,2,14)), TIMER1 just
5006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_master_output_trigger_source_select(uint32_t timer_periph, hal_timer_trgo_selection
5010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12204              		.loc 1 5010 1
 12205              		.cfi_startproc
 12206              		@ args = 0, pretend = 0, frame = 8
 12207              		@ frame_needed = 1, uses_anonymous_args = 0
 12208              		@ link register save eliminated.
 12209 0000 80B4     		push	{r7}
 12210              		.cfi_def_cfa_offset 4
 12211              		.cfi_offset 7, -4
 12212 0002 83B0     		sub	sp, sp, #12
 12213              		.cfi_def_cfa_offset 16
 12214 0004 00AF     		add	r7, sp, #0
 12215              		.cfi_def_cfa_register 7
 12216 0006 7860     		str	r0, [r7, #4]
 12217 0008 0B46     		mov	r3, r1
 12218 000a FB70     		strb	r3, [r7, #3]
5011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 12219              		.loc 1 5011 30
 12220 000c 7B68     		ldr	r3, [r7, #4]
 12221 000e 0433     		adds	r3, r3, #4
 12222 0010 1B68     		ldr	r3, [r3]
 12223 0012 7A68     		ldr	r2, [r7, #4]
 12224 0014 0432     		adds	r2, r2, #4
 12225 0016 23F07003 		bic	r3, r3, #112
 12226 001a 1360     		str	r3, [r2]
5012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 12227              		.loc 1 5012 30
 12228 001c 7B68     		ldr	r3, [r7, #4]
 12229 001e 0433     		adds	r3, r3, #4
 12230 0020 1A68     		ldr	r2, [r3]
 12231              		.loc 1 5012 33
 12232 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 12233              		.loc 1 5012 30
 12234 0024 7968     		ldr	r1, [r7, #4]
 12235 0026 0431     		adds	r1, r1, #4
 12236 0028 1343     		orrs	r3, r3, r2
 12237 002a 0B60     		str	r3, [r1]
5013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12238              		.loc 1 5013 1
 12239 002c 00BF     		nop
 12240 002e 0C37     		adds	r7, r7, #12
 12241              		.cfi_def_cfa_offset 4
 12242 0030 BD46     		mov	sp, r7
 12243              		.cfi_def_cfa_register 13
 12244              		@ sp needed
 12245 0032 80BC     		pop	{r7}
 12246              		.cfi_restore 7
 12247              		.cfi_def_cfa_offset 0
 12248 0034 7047     		bx	lr
 12249              		.cfi_endproc
 12250              	.LFE206:
 12252              		.section	.text.hals_timer_master_slave_mode_config,"ax",%progbits
 12253              		.align	1
 12254              		.global	hals_timer_master_slave_mode_config
 12255              		.syntax unified
 12256              		.thumb
 12257              		.thumb_func
 12258              		.fpu softvfp
 12260              	hals_timer_master_slave_mode_config:
 12261              	.LFB207:
5014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER master slave mode
5017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,14), TIMER1 just for GD32F330 and GD32F350
5018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  master_slave:
5019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        ENABLE: master slave mode enable
5021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        DISABLE: master slave mode disable
5022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_master_slave_mode_config(uint32_t timer_periph, uint32_t master_slave)
5026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12262              		.loc 1 5026 1
 12263              		.cfi_startproc
 12264              		@ args = 0, pretend = 0, frame = 8
 12265              		@ frame_needed = 1, uses_anonymous_args = 0
 12266              		@ link register save eliminated.
 12267 0000 80B4     		push	{r7}
 12268              		.cfi_def_cfa_offset 4
 12269              		.cfi_offset 7, -4
 12270 0002 83B0     		sub	sp, sp, #12
 12271              		.cfi_def_cfa_offset 16
 12272 0004 00AF     		add	r7, sp, #0
 12273              		.cfi_def_cfa_register 7
 12274 0006 7860     		str	r0, [r7, #4]
 12275 0008 3960     		str	r1, [r7]
5027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(ENABLE == master_slave) {
 12276              		.loc 1 5027 7
 12277 000a 3B68     		ldr	r3, [r7]
 12278 000c 012B     		cmp	r3, #1
 12279 000e 08D1     		bne	.L542
5028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 12280              		.loc 1 5028 35
 12281 0010 7B68     		ldr	r3, [r7, #4]
 12282 0012 0833     		adds	r3, r3, #8
 12283 0014 1B68     		ldr	r3, [r3]
 12284 0016 7A68     		ldr	r2, [r7, #4]
 12285 0018 0832     		adds	r2, r2, #8
 12286 001a 43F08003 		orr	r3, r3, #128
 12287 001e 1360     		str	r3, [r2]
5029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(DISABLE == master_slave) {
5030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
5031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
5032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
5033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12288              		.loc 1 5034 1
 12289 0020 0AE0     		b	.L544
 12290              	.L542:
5029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(DISABLE == master_slave) {
 12291              		.loc 1 5029 14
 12292 0022 3B68     		ldr	r3, [r7]
 12293 0024 002B     		cmp	r3, #0
 12294 0026 07D1     		bne	.L544
5030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 12295              		.loc 1 5030 35
 12296 0028 7B68     		ldr	r3, [r7, #4]
 12297 002a 0833     		adds	r3, r3, #8
 12298 002c 1B68     		ldr	r3, [r3]
 12299 002e 7A68     		ldr	r2, [r7, #4]
 12300 0030 0832     		adds	r2, r2, #8
 12301 0032 23F08003 		bic	r3, r3, #128
 12302 0036 1360     		str	r3, [r2]
 12303              	.L544:
 12304              		.loc 1 5034 1
 12305 0038 00BF     		nop
 12306 003a 0C37     		adds	r7, r7, #12
 12307              		.cfi_def_cfa_offset 4
 12308 003c BD46     		mov	sp, r7
 12309              		.cfi_def_cfa_register 13
 12310              		@ sp needed
 12311 003e 80BC     		pop	{r7}
 12312              		.cfi_restore 7
 12313              		.cfi_def_cfa_offset 0
 12314 0040 7047     		bx	lr
 12315              		.cfi_endproc
 12316              	.LFE207:
 12318              		.section	.text.hals_timer_input_trigger_source_select,"ax",%progbits
 12319              		.align	1
 12320              		.global	hals_timer_input_trigger_source_select
 12321              		.syntax unified
 12322              		.thumb
 12323              		.thumb_func
 12324              		.fpu softvfp
 12326              	hals_timer_input_trigger_source_select:
 12327              	.LFB208:
5035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      select TIMER input trigger source
5038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,14), TIMER1 just for GD32F330 and GD32F350
5039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  intrigger:
5040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0,2,14)), TIMER1 just for GD
5042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0,2,14)), TIMER1 just for GD
5043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0,2)), TIMER1 just for GD32F
5044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0,2,14)), TIMER1 just for 
5045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0,2,14)), TIMER1 just 
5046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0,2,14)), TIMER1 just 
5047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(TIMERx(x=0,2)), TIMER1 just for GD32F3
5048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
5052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12328              		.loc 1 5052 1
 12329              		.cfi_startproc
 12330              		@ args = 0, pretend = 0, frame = 8
 12331              		@ frame_needed = 1, uses_anonymous_args = 0
 12332              		@ link register save eliminated.
 12333 0000 80B4     		push	{r7}
 12334              		.cfi_def_cfa_offset 4
 12335              		.cfi_offset 7, -4
 12336 0002 83B0     		sub	sp, sp, #12
 12337              		.cfi_def_cfa_offset 16
 12338 0004 00AF     		add	r7, sp, #0
 12339              		.cfi_def_cfa_register 7
 12340 0006 7860     		str	r0, [r7, #4]
 12341 0008 3960     		str	r1, [r7]
5053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 12342              		.loc 1 5053 31
 12343 000a 7B68     		ldr	r3, [r7, #4]
 12344 000c 0833     		adds	r3, r3, #8
 12345 000e 1B68     		ldr	r3, [r3]
 12346 0010 7A68     		ldr	r2, [r7, #4]
 12347 0012 0832     		adds	r2, r2, #8
 12348 0014 23F07003 		bic	r3, r3, #112
 12349 0018 1360     		str	r3, [r2]
5054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 12350              		.loc 1 5054 31
 12351 001a 7B68     		ldr	r3, [r7, #4]
 12352 001c 0833     		adds	r3, r3, #8
 12353 001e 1A68     		ldr	r2, [r3]
 12354 0020 7B68     		ldr	r3, [r7, #4]
 12355 0022 0833     		adds	r3, r3, #8
 12356 0024 1946     		mov	r1, r3
 12357 0026 3B68     		ldr	r3, [r7]
 12358 0028 1343     		orrs	r3, r3, r2
 12359 002a 0B60     		str	r3, [r1]
5055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12360              		.loc 1 5055 1
 12361 002c 00BF     		nop
 12362 002e 0C37     		adds	r7, r7, #12
 12363              		.cfi_def_cfa_offset 4
 12364 0030 BD46     		mov	sp, r7
 12365              		.cfi_def_cfa_register 13
 12366              		@ sp needed
 12367 0032 80BC     		pop	{r7}
 12368              		.cfi_restore 7
 12369              		.cfi_def_cfa_offset 0
 12370 0034 7047     		bx	lr
 12371              		.cfi_endproc
 12372              	.LFE208:
 12374              		.section	.text.hals_timer_slave_mode_select,"ax",%progbits
 12375              		.align	1
 12376              		.global	hals_timer_slave_mode_select
 12377              		.syntax unified
 12378              		.thumb
 12379              		.thumb_func
 12380              		.fpu softvfp
 12382              	hals_timer_slave_mode_select:
 12383              	.LFB209:
5056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      select TIMER slave mode
5059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,14), TIMER1 just for GD32F330 and GD32F350
5060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  slavemode:
5061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable(TIMERx(x=0,2,14)), TIMER1 just for G
5063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE0: encoder mode 0(TIMERx(x=0,2)), TIMER1 just for GD32F330
5064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE1: encoder mode 1(TIMERx(x=0,2)), TIMER1 just for GD32F330
5065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE2: encoder mode 2(TIMERx(x=0,2)), TIMER1 just for GD32F330
5066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode(TIMERx(x=0,2,14)), TIMER1 just for GD32F33
5067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 an
5068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 an
5069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0(TIMERx(x=0,2,14)), TIMER1 just 
5070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
5074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12384              		.loc 1 5074 1
 12385              		.cfi_startproc
 12386              		@ args = 0, pretend = 0, frame = 8
 12387              		@ frame_needed = 1, uses_anonymous_args = 0
 12388              		@ link register save eliminated.
 12389 0000 80B4     		push	{r7}
 12390              		.cfi_def_cfa_offset 4
 12391              		.cfi_offset 7, -4
 12392 0002 83B0     		sub	sp, sp, #12
 12393              		.cfi_def_cfa_offset 16
 12394 0004 00AF     		add	r7, sp, #0
 12395              		.cfi_def_cfa_register 7
 12396 0006 7860     		str	r0, [r7, #4]
 12397 0008 3960     		str	r1, [r7]
5075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 12398              		.loc 1 5075 31
 12399 000a 7B68     		ldr	r3, [r7, #4]
 12400 000c 0833     		adds	r3, r3, #8
 12401 000e 1B68     		ldr	r3, [r3]
 12402 0010 7A68     		ldr	r2, [r7, #4]
 12403 0012 0832     		adds	r2, r2, #8
 12404 0014 23F00703 		bic	r3, r3, #7
 12405 0018 1360     		str	r3, [r2]
5076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 12406              		.loc 1 5076 31
 12407 001a 7B68     		ldr	r3, [r7, #4]
 12408 001c 0833     		adds	r3, r3, #8
 12409 001e 1A68     		ldr	r2, [r3]
 12410 0020 7B68     		ldr	r3, [r7, #4]
 12411 0022 0833     		adds	r3, r3, #8
 12412 0024 1946     		mov	r1, r3
 12413 0026 3B68     		ldr	r3, [r7]
 12414 0028 1343     		orrs	r3, r3, r2
 12415 002a 0B60     		str	r3, [r1]
5077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12416              		.loc 1 5077 1
 12417 002c 00BF     		nop
 12418 002e 0C37     		adds	r7, r7, #12
 12419              		.cfi_def_cfa_offset 4
 12420 0030 BD46     		mov	sp, r7
 12421              		.cfi_def_cfa_register 13
 12422              		@ sp needed
 12423 0032 80BC     		pop	{r7}
 12424              		.cfi_restore 7
 12425              		.cfi_def_cfa_offset 0
 12426 0034 7047     		bx	lr
 12427              		.cfi_endproc
 12428              	.LFE209:
 12430              		.section	.text.hals_timer_external_trigger_config,"ax",%progbits
 12431              		.align	1
 12432              		.global	hals_timer_external_trigger_config
 12433              		.syntax unified
 12434              		.thumb
 12435              		.thumb_func
 12436              		.fpu softvfp
 12438              	hals_timer_external_trigger_config:
 12439              	.LFB210:
5078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER external trigger input
5081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2), TIMER1 just for GD32F330 and GD32F350
5082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  extprescaler:
5083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_OFF : no divided
5085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV2 : divided by 2
5086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV4 : divided by 4
5087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_PRESCALER_DIV8 : divided by 8
5088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  extpolarity:
5089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_POLARITY_RISING : active high or rising edge active
5091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_EXT_TRI_POLARITY_FALLING : active low or falling edge active
5092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  extfilter: a value between 0 and 15
5093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extp
5097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12440              		.loc 1 5097 1
 12441              		.cfi_startproc
 12442              		@ args = 0, pretend = 0, frame = 16
 12443              		@ frame_needed = 1, uses_anonymous_args = 0
 12444              		@ link register save eliminated.
 12445 0000 80B4     		push	{r7}
 12446              		.cfi_def_cfa_offset 4
 12447              		.cfi_offset 7, -4
 12448 0002 85B0     		sub	sp, sp, #20
 12449              		.cfi_def_cfa_offset 24
 12450 0004 00AF     		add	r7, sp, #0
 12451              		.cfi_def_cfa_register 7
 12452 0006 F860     		str	r0, [r7, #12]
 12453 0008 B960     		str	r1, [r7, #8]
 12454 000a 7A60     		str	r2, [r7, #4]
 12455 000c 3B60     		str	r3, [r7]
5098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 12456              		.loc 1 5098 31
 12457 000e FB68     		ldr	r3, [r7, #12]
 12458 0010 0833     		adds	r3, r3, #8
 12459 0012 1B68     		ldr	r3, [r3]
 12460 0014 FA68     		ldr	r2, [r7, #12]
 12461 0016 0832     		adds	r2, r2, #8
 12462 0018 23F47F43 		bic	r3, r3, #65280
 12463 001c 1360     		str	r3, [r2]
5099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 12464              		.loc 1 5099 31
 12465 001e FB68     		ldr	r3, [r7, #12]
 12466 0020 0833     		adds	r3, r3, #8
 12467 0022 1A68     		ldr	r2, [r3]
 12468              		.loc 1 5099 58
 12469 0024 B968     		ldr	r1, [r7, #8]
 12470 0026 7B68     		ldr	r3, [r7, #4]
 12471 0028 0B43     		orrs	r3, r3, r1
 12472              		.loc 1 5099 31
 12473 002a F968     		ldr	r1, [r7, #12]
 12474 002c 0831     		adds	r1, r1, #8
 12475 002e 1343     		orrs	r3, r3, r2
 12476 0030 0B60     		str	r3, [r1]
5100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 12477              		.loc 1 5100 31
 12478 0032 FB68     		ldr	r3, [r7, #12]
 12479 0034 0833     		adds	r3, r3, #8
 12480 0036 1A68     		ldr	r2, [r3]
 12481              		.loc 1 5100 55
 12482 0038 3B68     		ldr	r3, [r7]
 12483 003a 1B02     		lsls	r3, r3, #8
 12484              		.loc 1 5100 31
 12485 003c F968     		ldr	r1, [r7, #12]
 12486 003e 0831     		adds	r1, r1, #8
 12487 0040 1343     		orrs	r3, r3, r2
 12488 0042 0B60     		str	r3, [r1]
5101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12489              		.loc 1 5101 1
 12490 0044 00BF     		nop
 12491 0046 1437     		adds	r7, r7, #20
 12492              		.cfi_def_cfa_offset 4
 12493 0048 BD46     		mov	sp, r7
 12494              		.cfi_def_cfa_register 13
 12495              		@ sp needed
 12496 004a 80BC     		pop	{r7}
 12497              		.cfi_restore 7
 12498              		.cfi_def_cfa_offset 0
 12499 004c 7047     		bx	lr
 12500              		.cfi_endproc
 12501              	.LFE210:
 12503              		.section	.text.hals_timer_flag_get,"ax",%progbits
 12504              		.align	1
 12505              		.global	hals_timer_flag_get
 12506              		.syntax unified
 12507              		.thumb
 12508              		.thumb_func
 12509              		.fpu softvfp
 12511              	hals_timer_flag_get:
 12512              	.LFB211:
5102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      get TIMER flags
5105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  flag: the timer interrupt flags
5107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_UP: update flag, TIMERx(x=0,2,5,13..16), TIMER1 just for GD32F330 and 
5109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag, TIMERx(x=0,2,13..16), TIMER1 just for GD32F330 an
5110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag, TIMERx(x=0,2,14), TIMER1 just for GD32F330 and GD
5111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag, TIMERx(x=0,2), TIMER1 just for GD32F330 and GD32F
5112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag, TIMERx(x=0,2), TIMER1 just for GD32F330 and GD32F
5113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag, TIMERx(x=0,14..16)
5114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag, TIMERx(x=0,2,14), TIMER1 just for GD32F330 and GD32
5115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,14..16)
5116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag, TIMERx(x=0,2,13..16), TIMER1 just fo
5117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag, TIMERx(x=0,2,14), TIMER1 just for GD
5118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag, TIMERx(x=0,2), TIMER1 just for GD32F
5119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag, TIMERx(x=0,2), TIMER1 just for GD32F
5120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     FlagStatus: SET or RESET
5122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** FlagStatus hals_timer_flag_get(uint32_t timer_periph, uint32_t flag)
5124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12513              		.loc 1 5124 1
 12514              		.cfi_startproc
 12515              		@ args = 0, pretend = 0, frame = 8
 12516              		@ frame_needed = 1, uses_anonymous_args = 0
 12517              		@ link register save eliminated.
 12518 0000 80B4     		push	{r7}
 12519              		.cfi_def_cfa_offset 4
 12520              		.cfi_offset 7, -4
 12521 0002 83B0     		sub	sp, sp, #12
 12522              		.cfi_def_cfa_offset 16
 12523 0004 00AF     		add	r7, sp, #0
 12524              		.cfi_def_cfa_register 7
 12525 0006 7860     		str	r0, [r7, #4]
 12526 0008 3960     		str	r1, [r7]
5125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)) {
 12527              		.loc 1 5125 18
 12528 000a 7B68     		ldr	r3, [r7, #4]
 12529 000c 1033     		adds	r3, r3, #16
 12530 000e 1A68     		ldr	r2, [r3]
 12531              		.loc 1 5125 43
 12532 0010 3B68     		ldr	r3, [r7]
 12533 0012 1340     		ands	r3, r3, r2
 12534              		.loc 1 5125 7
 12535 0014 002B     		cmp	r3, #0
 12536 0016 01D0     		beq	.L549
5126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return SET;
 12537              		.loc 1 5126 16
 12538 0018 0123     		movs	r3, #1
 12539 001a 00E0     		b	.L550
 12540              	.L549:
5127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
5128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return RESET;
 12541              		.loc 1 5128 16
 12542 001c 0023     		movs	r3, #0
 12543              	.L550:
5129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12544              		.loc 1 5130 1
 12545 001e 1846     		mov	r0, r3
 12546 0020 0C37     		adds	r7, r7, #12
 12547              		.cfi_def_cfa_offset 4
 12548 0022 BD46     		mov	sp, r7
 12549              		.cfi_def_cfa_register 13
 12550              		@ sp needed
 12551 0024 80BC     		pop	{r7}
 12552              		.cfi_restore 7
 12553              		.cfi_def_cfa_offset 0
 12554 0026 7047     		bx	lr
 12555              		.cfi_endproc
 12556              	.LFE211:
 12558              		.section	.text.hals_timer_flag_clear,"ax",%progbits
 12559              		.align	1
 12560              		.global	hals_timer_flag_clear
 12561              		.syntax unified
 12562              		.thumb
 12563              		.thumb_func
 12564              		.fpu softvfp
 12566              	hals_timer_flag_clear:
 12567              	.LFB212:
5131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      clear TIMER flags
5134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  flag: the timer interrupt flags
5136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_UP: update flag, TIMERx(x=0,2,13..16), TIMER1 just for GD32F330 and GD
5138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag, TIMERx(x=0,2,13..16), TIMER1 just for GD32F330 an
5139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag, TIMERx(x=0,2,14), TIMER1 just for GD32F330 and GD
5140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag, TIMERx(x=0,2), TIMER1 just for GD32F330 and GD32F
5141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag, TIMERx(x=0,2), TIMER1 just for GD32F330 and GD32F
5142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag, TIMERx(x=0,14..16)
5143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag, TIMERx(x=0,2,14), TIMER1 just for GD32F330 and GD32
5144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,14..16)
5145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag, TIMERx(x=0,2,13..16), TIMER1 just fo
5146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag, TIMERx(x=0,2,14), TIMER1 just for GD
5147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag, TIMERx(x=0,2), TIMER1 just for GD32F
5148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag, TIMERx(x=0,2), TIMER1 just for GD32F
5149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_flag_clear(uint32_t timer_periph, uint32_t flag)
5153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12568              		.loc 1 5153 1
 12569              		.cfi_startproc
 12570              		@ args = 0, pretend = 0, frame = 8
 12571              		@ frame_needed = 1, uses_anonymous_args = 0
 12572              		@ link register save eliminated.
 12573 0000 80B4     		push	{r7}
 12574              		.cfi_def_cfa_offset 4
 12575              		.cfi_offset 7, -4
 12576 0002 83B0     		sub	sp, sp, #12
 12577              		.cfi_def_cfa_offset 16
 12578 0004 00AF     		add	r7, sp, #0
 12579              		.cfi_def_cfa_register 7
 12580 0006 7860     		str	r0, [r7, #4]
 12581 0008 3960     		str	r1, [r7]
5154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 12582              		.loc 1 5154 5
 12583 000a 7B68     		ldr	r3, [r7, #4]
 12584 000c 1033     		adds	r3, r3, #16
 12585 000e 1A46     		mov	r2, r3
 12586              		.loc 1 5154 33
 12587 0010 3B68     		ldr	r3, [r7]
 12588 0012 DB43     		mvns	r3, r3
 12589              		.loc 1 5154 30
 12590 0014 1360     		str	r3, [r2]
5155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12591              		.loc 1 5155 1
 12592 0016 00BF     		nop
 12593 0018 0C37     		adds	r7, r7, #12
 12594              		.cfi_def_cfa_offset 4
 12595 001a BD46     		mov	sp, r7
 12596              		.cfi_def_cfa_register 13
 12597              		@ sp needed
 12598 001c 80BC     		pop	{r7}
 12599              		.cfi_restore 7
 12600              		.cfi_def_cfa_offset 0
 12601 001e 7047     		bx	lr
 12602              		.cfi_endproc
 12603              	.LFE212:
 12605              		.section	.text.hals_timer_interrupt_enable,"ax",%progbits
 12606              		.align	1
 12607              		.global	hals_timer_interrupt_enable
 12608              		.syntax unified
 12609              		.thumb
 12610              		.thumb_func
 12611              		.fpu softvfp
 12613              	hals_timer_interrupt_enable:
 12614              	.LFB213:
5156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable the TIMER interrupt
5159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  interrupt: timer interrupt enable source
5161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0,2,13..16), TIMER1 just for GD3
5163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0,2,13..16), TIMER1 just for
5164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0,2,14), TIMER1 just for GD3
5165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0,2), TIMER1 just for GD32F3
5166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0,2), TIMER1 just for GD32F
5167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,14..16)
5168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0,2,14), TIMER1 just for GD32F
5169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,14..16)
5170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
5174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12615              		.loc 1 5174 1
 12616              		.cfi_startproc
 12617              		@ args = 0, pretend = 0, frame = 8
 12618              		@ frame_needed = 1, uses_anonymous_args = 0
 12619              		@ link register save eliminated.
 12620 0000 80B4     		push	{r7}
 12621              		.cfi_def_cfa_offset 4
 12622              		.cfi_offset 7, -4
 12623 0002 83B0     		sub	sp, sp, #12
 12624              		.cfi_def_cfa_offset 16
 12625 0004 00AF     		add	r7, sp, #0
 12626              		.cfi_def_cfa_register 7
 12627 0006 7860     		str	r0, [r7, #4]
 12628 0008 3960     		str	r1, [r7]
5175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt;
 12629              		.loc 1 5175 34
 12630 000a 7B68     		ldr	r3, [r7, #4]
 12631 000c 0C33     		adds	r3, r3, #12
 12632 000e 1A68     		ldr	r2, [r3]
 12633 0010 7B68     		ldr	r3, [r7, #4]
 12634 0012 0C33     		adds	r3, r3, #12
 12635 0014 1946     		mov	r1, r3
 12636 0016 3B68     		ldr	r3, [r7]
 12637 0018 1343     		orrs	r3, r3, r2
 12638 001a 0B60     		str	r3, [r1]
5176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12639              		.loc 1 5176 1
 12640 001c 00BF     		nop
 12641 001e 0C37     		adds	r7, r7, #12
 12642              		.cfi_def_cfa_offset 4
 12643 0020 BD46     		mov	sp, r7
 12644              		.cfi_def_cfa_register 13
 12645              		@ sp needed
 12646 0022 80BC     		pop	{r7}
 12647              		.cfi_restore 7
 12648              		.cfi_def_cfa_offset 0
 12649 0024 7047     		bx	lr
 12650              		.cfi_endproc
 12651              	.LFE213:
 12653              		.section	.text.hals_timer_interrupt_disable,"ax",%progbits
 12654              		.align	1
 12655              		.global	hals_timer_interrupt_disable
 12656              		.syntax unified
 12657              		.thumb
 12658              		.thumb_func
 12659              		.fpu softvfp
 12661              	hals_timer_interrupt_disable:
 12662              	.LFB214:
5177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      disable the TIMER interrupt
5180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  interrupt: timer interrupt source disable
5182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0,2,13..16), TIMER1 just for GD3
5184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0,2,13..16), TIMER1 just for
5185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0,2,14), TIMER1 just for GD3
5186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0,2), TIMER1 just for GD32F3
5187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0,2), TIMER1 just for GD32F
5188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,14..16)
5189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0,2,14), TIMER1 just for GD32F
5190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,14..16)
5191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
5195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12663              		.loc 1 5195 1
 12664              		.cfi_startproc
 12665              		@ args = 0, pretend = 0, frame = 8
 12666              		@ frame_needed = 1, uses_anonymous_args = 0
 12667              		@ link register save eliminated.
 12668 0000 80B4     		push	{r7}
 12669              		.cfi_def_cfa_offset 4
 12670              		.cfi_offset 7, -4
 12671 0002 83B0     		sub	sp, sp, #12
 12672              		.cfi_def_cfa_offset 16
 12673 0004 00AF     		add	r7, sp, #0
 12674              		.cfi_def_cfa_register 7
 12675 0006 7860     		str	r0, [r7, #4]
 12676 0008 3960     		str	r1, [r7]
5196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt);
 12677              		.loc 1 5196 34
 12678 000a 7B68     		ldr	r3, [r7, #4]
 12679 000c 0C33     		adds	r3, r3, #12
 12680 000e 1A68     		ldr	r2, [r3]
 12681              		.loc 1 5196 38
 12682 0010 3B68     		ldr	r3, [r7]
 12683 0012 DB43     		mvns	r3, r3
 12684              		.loc 1 5196 34
 12685 0014 7968     		ldr	r1, [r7, #4]
 12686 0016 0C31     		adds	r1, r1, #12
 12687 0018 1340     		ands	r3, r3, r2
 12688 001a 0B60     		str	r3, [r1]
5197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12689              		.loc 1 5197 1
 12690 001c 00BF     		nop
 12691 001e 0C37     		adds	r7, r7, #12
 12692              		.cfi_def_cfa_offset 4
 12693 0020 BD46     		mov	sp, r7
 12694              		.cfi_def_cfa_register 13
 12695              		@ sp needed
 12696 0022 80BC     		pop	{r7}
 12697              		.cfi_restore 7
 12698              		.cfi_def_cfa_offset 0
 12699 0024 7047     		bx	lr
 12700              		.cfi_endproc
 12701              	.LFE214:
 12703              		.section	.text.hals_timer_interrupt_flag_get,"ax",%progbits
 12704              		.align	1
 12705              		.global	hals_timer_interrupt_flag_get
 12706              		.syntax unified
 12707              		.thumb
 12708              		.thumb_func
 12709              		.fpu softvfp
 12711              	hals_timer_interrupt_flag_get:
 12712              	.LFB215:
5198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      get timer interrupt flag
5201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  interrupt: the timer interrupt bits
5203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0,2,13..16), TIMER1 just for G
5205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0,2,13..16), TIMER1 just f
5206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0,2,14), TIMER1 just for G
5207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0,2), TIMER1 just for GD32
5208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0,2), TIMER1 just for GD32
5209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0,14..16)
5210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0,2,14), TIMER1 just for GD3
5211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag, TIMERx(x=0,14..16)
5212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     FlagStatus: SET or RESET
5214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** FlagStatus hals_timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
5216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12713              		.loc 1 5216 1
 12714              		.cfi_startproc
 12715              		@ args = 0, pretend = 0, frame = 16
 12716              		@ frame_needed = 1, uses_anonymous_args = 0
 12717              		@ link register save eliminated.
 12718 0000 80B4     		push	{r7}
 12719              		.cfi_def_cfa_offset 4
 12720              		.cfi_offset 7, -4
 12721 0002 85B0     		sub	sp, sp, #20
 12722              		.cfi_def_cfa_offset 24
 12723 0004 00AF     		add	r7, sp, #0
 12724              		.cfi_def_cfa_register 7
 12725 0006 7860     		str	r0, [r7, #4]
 12726 0008 3960     		str	r1, [r7]
5217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint32_t val;
5218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 12727              		.loc 1 5218 12
 12728 000a 7B68     		ldr	r3, [r7, #4]
 12729 000c 0C33     		adds	r3, r3, #12
 12730 000e 1B68     		ldr	r3, [r3]
 12731              		.loc 1 5218 9
 12732 0010 3A68     		ldr	r2, [r7]
 12733 0012 1340     		ands	r3, r3, r2
 12734 0014 FB60     		str	r3, [r7, #12]
5219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)) {
 12735              		.loc 1 5219 19
 12736 0016 7B68     		ldr	r3, [r7, #4]
 12737 0018 1033     		adds	r3, r3, #16
 12738 001a 1A68     		ldr	r2, [r3]
 12739              		.loc 1 5219 44
 12740 001c 3B68     		ldr	r3, [r7]
 12741 001e 1340     		ands	r3, r3, r2
 12742              		.loc 1 5219 7
 12743 0020 002B     		cmp	r3, #0
 12744 0022 04D0     		beq	.L555
 12745              		.loc 1 5219 58 discriminator 1
 12746 0024 FB68     		ldr	r3, [r7, #12]
 12747 0026 002B     		cmp	r3, #0
 12748 0028 01D0     		beq	.L555
5220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return SET;
 12749              		.loc 1 5220 16
 12750 002a 0123     		movs	r3, #1
 12751 002c 00E0     		b	.L556
 12752              	.L555:
5221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
5222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return RESET;
 12753              		.loc 1 5222 16
 12754 002e 0023     		movs	r3, #0
 12755              	.L556:
5223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12756              		.loc 1 5224 1
 12757 0030 1846     		mov	r0, r3
 12758 0032 1437     		adds	r7, r7, #20
 12759              		.cfi_def_cfa_offset 4
 12760 0034 BD46     		mov	sp, r7
 12761              		.cfi_def_cfa_register 13
 12762              		@ sp needed
 12763 0036 80BC     		pop	{r7}
 12764              		.cfi_restore 7
 12765              		.cfi_def_cfa_offset 0
 12766 0038 7047     		bx	lr
 12767              		.cfi_endproc
 12768              	.LFE215:
 12770              		.section	.text.hals_timer_interrupt_flag_clear,"ax",%progbits
 12771              		.align	1
 12772              		.global	hals_timer_interrupt_flag_clear
 12773              		.syntax unified
 12774              		.thumb
 12775              		.thumb_func
 12776              		.fpu softvfp
 12778              	hals_timer_interrupt_flag_clear:
 12779              	.LFB216:
5225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      clear TIMER interrupt flag
5228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  interrupt: the timer interrupt bits
5230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0,2,13..16), TIMER1 just for G
5232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0,2,13..16), TIMER1 just f
5233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0,2,14), TIMER1 just for G
5234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0,2), TIMER1 just for GD32
5235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0,2), TIMER1 just for GD32
5236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0,14..16)
5237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0,2,14), TIMER1 just for GD3
5238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag, TIMERx(x=0,14..16)
5239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
5243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12780              		.loc 1 5243 1
 12781              		.cfi_startproc
 12782              		@ args = 0, pretend = 0, frame = 8
 12783              		@ frame_needed = 1, uses_anonymous_args = 0
 12784              		@ link register save eliminated.
 12785 0000 80B4     		push	{r7}
 12786              		.cfi_def_cfa_offset 4
 12787              		.cfi_offset 7, -4
 12788 0002 83B0     		sub	sp, sp, #12
 12789              		.cfi_def_cfa_offset 16
 12790 0004 00AF     		add	r7, sp, #0
 12791              		.cfi_def_cfa_register 7
 12792 0006 7860     		str	r0, [r7, #4]
 12793 0008 3960     		str	r1, [r7]
5244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 12794              		.loc 1 5244 5
 12795 000a 7B68     		ldr	r3, [r7, #4]
 12796 000c 1033     		adds	r3, r3, #16
 12797 000e 1A46     		mov	r2, r3
 12798              		.loc 1 5244 33
 12799 0010 3B68     		ldr	r3, [r7]
 12800 0012 DB43     		mvns	r3, r3
 12801              		.loc 1 5244 30
 12802 0014 1360     		str	r3, [r2]
5245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12803              		.loc 1 5245 1
 12804 0016 00BF     		nop
 12805 0018 0C37     		adds	r7, r7, #12
 12806              		.cfi_def_cfa_offset 4
 12807 001a BD46     		mov	sp, r7
 12808              		.cfi_def_cfa_register 13
 12809              		@ sp needed
 12810 001c 80BC     		pop	{r7}
 12811              		.cfi_restore 7
 12812              		.cfi_def_cfa_offset 0
 12813 001e 7047     		bx	lr
 12814              		.cfi_endproc
 12815              	.LFE216:
 12817              		.section	.text.hals_timer_dma_enable,"ax",%progbits
 12818              		.align	1
 12819              		.global	hals_timer_dma_enable
 12820              		.syntax unified
 12821              		.thumb
 12822              		.thumb_func
 12823              		.fpu softvfp
 12825              	hals_timer_dma_enable:
 12826              	.LFB217:
5246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable the TIMER DMA
5249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma: specify which DMA to enable
5251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 one or more parameters can be selected which is shown as below:
5252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_UPD: update DMA, TIMERx(x=0,2,14..16), TIMER1 just for GD32F330 and GD3
5253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request, TIMERx(x=0,2,14..16), TIMER1 just for GD32
5254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330
5255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
5256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
5257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request , TIMERx(x=0,14)
5258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330 a
5259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_dma_enable(uint32_t timer_periph, uint16_t dma)
5263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12827              		.loc 1 5263 1
 12828              		.cfi_startproc
 12829              		@ args = 0, pretend = 0, frame = 8
 12830              		@ frame_needed = 1, uses_anonymous_args = 0
 12831              		@ link register save eliminated.
 12832 0000 80B4     		push	{r7}
 12833              		.cfi_def_cfa_offset 4
 12834              		.cfi_offset 7, -4
 12835 0002 83B0     		sub	sp, sp, #12
 12836              		.cfi_def_cfa_offset 16
 12837 0004 00AF     		add	r7, sp, #0
 12838              		.cfi_def_cfa_register 7
 12839 0006 7860     		str	r0, [r7, #4]
 12840 0008 0B46     		mov	r3, r1
 12841 000a 7B80     		strh	r3, [r7, #2]	@ movhi
5264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma;
 12842              		.loc 1 5264 34
 12843 000c 7B68     		ldr	r3, [r7, #4]
 12844 000e 0C33     		adds	r3, r3, #12
 12845 0010 1A68     		ldr	r2, [r3]
 12846              		.loc 1 5264 37
 12847 0012 7B88     		ldrh	r3, [r7, #2]
 12848              		.loc 1 5264 34
 12849 0014 7968     		ldr	r1, [r7, #4]
 12850 0016 0C31     		adds	r1, r1, #12
 12851 0018 1343     		orrs	r3, r3, r2
 12852 001a 0B60     		str	r3, [r1]
5265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12853              		.loc 1 5265 1
 12854 001c 00BF     		nop
 12855 001e 0C37     		adds	r7, r7, #12
 12856              		.cfi_def_cfa_offset 4
 12857 0020 BD46     		mov	sp, r7
 12858              		.cfi_def_cfa_register 13
 12859              		@ sp needed
 12860 0022 80BC     		pop	{r7}
 12861              		.cfi_restore 7
 12862              		.cfi_def_cfa_offset 0
 12863 0024 7047     		bx	lr
 12864              		.cfi_endproc
 12865              	.LFE217:
 12867              		.section	.text.hals_timer_dma_disable,"ax",%progbits
 12868              		.align	1
 12869              		.global	hals_timer_dma_disable
 12870              		.syntax unified
 12871              		.thumb
 12872              		.thumb_func
 12873              		.fpu softvfp
 12875              	hals_timer_dma_disable:
 12876              	.LFB218:
5266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      disable the TIMER DMA
5269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma: specify which DMA to disable
5271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 one or more parameters can be selected which are shown as below:
5272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_UPD: update DMA, TIMERx(x=0,2,14..16), TIMER1 just for GD32F330 and GD3
5273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request, TIMERx(x=0,2,14..16), TIMER1 just for GD32
5274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330
5275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
5276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request, TIMERx(x=0,2), TIMER1 just for GD32F330 an
5277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request , TIMERx(x=0,14)
5278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request, TIMERx(x=0,2,14), TIMER1 just for GD32F330 a
5279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_dma_disable(uint32_t timer_periph, uint16_t dma)
5283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12877              		.loc 1 5283 1
 12878              		.cfi_startproc
 12879              		@ args = 0, pretend = 0, frame = 8
 12880              		@ frame_needed = 1, uses_anonymous_args = 0
 12881              		@ link register save eliminated.
 12882 0000 80B4     		push	{r7}
 12883              		.cfi_def_cfa_offset 4
 12884              		.cfi_offset 7, -4
 12885 0002 83B0     		sub	sp, sp, #12
 12886              		.cfi_def_cfa_offset 16
 12887 0004 00AF     		add	r7, sp, #0
 12888              		.cfi_def_cfa_register 7
 12889 0006 7860     		str	r0, [r7, #4]
 12890 0008 0B46     		mov	r3, r1
 12891 000a 7B80     		strh	r3, [r7, #2]	@ movhi
5284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma));
 12892              		.loc 1 5284 34
 12893 000c 7B68     		ldr	r3, [r7, #4]
 12894 000e 0C33     		adds	r3, r3, #12
 12895 0010 1A68     		ldr	r2, [r3]
 12896              		.loc 1 5284 39
 12897 0012 7B88     		ldrh	r3, [r7, #2]
 12898              		.loc 1 5284 38
 12899 0014 DB43     		mvns	r3, r3
 12900              		.loc 1 5284 34
 12901 0016 7968     		ldr	r1, [r7, #4]
 12902 0018 0C31     		adds	r1, r1, #12
 12903 001a 1340     		ands	r3, r3, r2
 12904 001c 0B60     		str	r3, [r1]
5285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12905              		.loc 1 5285 1
 12906 001e 00BF     		nop
 12907 0020 0C37     		adds	r7, r7, #12
 12908              		.cfi_def_cfa_offset 4
 12909 0022 BD46     		mov	sp, r7
 12910              		.cfi_def_cfa_register 13
 12911              		@ sp needed
 12912 0024 80BC     		pop	{r7}
 12913              		.cfi_restore 7
 12914              		.cfi_def_cfa_offset 0
 12915 0026 7047     		bx	lr
 12916              		.cfi_endproc
 12917              	.LFE218:
 12919              		.section	.text.hals_timer_channel_dma_request_source_select,"ax",%progbits
 12920              		.align	1
 12921              		.global	hals_timer_channel_dma_request_source_select
 12922              		.syntax unified
 12923              		.thumb
 12924              		.thumb_func
 12925              		.fpu softvfp
 12927              	hals_timer_channel_dma_request_source_select:
 12928              	.LFB219:
5286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      channel DMA request source selection
5289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,14..16), TIMER1 just for GD32F330 and GD32F350
5290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma_request: channel DMA request source selection
5291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
5293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
5294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
5298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12929              		.loc 1 5298 1
 12930              		.cfi_startproc
 12931              		@ args = 0, pretend = 0, frame = 8
 12932              		@ frame_needed = 1, uses_anonymous_args = 0
 12933              		@ link register save eliminated.
 12934 0000 80B4     		push	{r7}
 12935              		.cfi_def_cfa_offset 4
 12936              		.cfi_offset 7, -4
 12937 0002 83B0     		sub	sp, sp, #12
 12938              		.cfi_def_cfa_offset 16
 12939 0004 00AF     		add	r7, sp, #0
 12940              		.cfi_def_cfa_register 7
 12941 0006 7860     		str	r0, [r7, #4]
 12942 0008 0B46     		mov	r3, r1
 12943 000a FB70     		strb	r3, [r7, #3]
5299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request) {
 12944              		.loc 1 5299 7
 12945 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 12946 000e 082B     		cmp	r3, #8
 12947 0010 08D1     		bne	.L561
5300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 12948              		.loc 1 5300 34
 12949 0012 7B68     		ldr	r3, [r7, #4]
 12950 0014 0433     		adds	r3, r3, #4
 12951 0016 1B68     		ldr	r3, [r3]
 12952 0018 7A68     		ldr	r2, [r7, #4]
 12953 001a 0432     		adds	r2, r2, #4
 12954 001c 43F00803 		orr	r3, r3, #8
 12955 0020 1360     		str	r3, [r2]
5301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
5302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
5303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
5304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
5305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 12956              		.loc 1 5306 1
 12957 0022 0AE0     		b	.L563
 12958              	.L561:
5301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
 12959              		.loc 1 5301 14
 12960 0024 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 12961 0026 002B     		cmp	r3, #0
 12962 0028 07D1     		bne	.L563
5302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 12963              		.loc 1 5302 34
 12964 002a 7B68     		ldr	r3, [r7, #4]
 12965 002c 0433     		adds	r3, r3, #4
 12966 002e 1B68     		ldr	r3, [r3]
 12967 0030 7A68     		ldr	r2, [r7, #4]
 12968 0032 0432     		adds	r2, r2, #4
 12969 0034 23F00803 		bic	r3, r3, #8
 12970 0038 1360     		str	r3, [r2]
 12971              	.L563:
 12972              		.loc 1 5306 1
 12973 003a 00BF     		nop
 12974 003c 0C37     		adds	r7, r7, #12
 12975              		.cfi_def_cfa_offset 4
 12976 003e BD46     		mov	sp, r7
 12977              		.cfi_def_cfa_register 13
 12978              		@ sp needed
 12979 0040 80BC     		pop	{r7}
 12980              		.cfi_restore 7
 12981              		.cfi_def_cfa_offset 0
 12982 0042 7047     		bx	lr
 12983              		.cfi_endproc
 12984              	.LFE219:
 12986              		.section	.text.hals_timer_dma_transfer_config,"ax",%progbits
 12987              		.align	1
 12988              		.global	hals_timer_dma_transfer_config
 12989              		.syntax unified
 12990              		.thumb
 12991              		.thumb_func
 12992              		.fpu softvfp
 12994              	hals_timer_dma_transfer_config:
 12995              	.LFB220:
5307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure the TIMER DMA transfer
5310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14..16)
5311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma_startaddr: the argument could be selected from enumeration <hal_timer_dma_trans
5312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma_lenth: the argument could be selected from enumeration <hal_timer_dma_transfer_
5313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_dma_transfer_config(uint32_t timer_periph, hal_timer_dma_transfer_start_address_enu
5317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 12996              		.loc 1 5317 1
 12997              		.cfi_startproc
 12998              		@ args = 0, pretend = 0, frame = 8
 12999              		@ frame_needed = 1, uses_anonymous_args = 0
 13000              		@ link register save eliminated.
 13001 0000 80B4     		push	{r7}
 13002              		.cfi_def_cfa_offset 4
 13003              		.cfi_offset 7, -4
 13004 0002 83B0     		sub	sp, sp, #12
 13005              		.cfi_def_cfa_offset 16
 13006 0004 00AF     		add	r7, sp, #0
 13007              		.cfi_def_cfa_register 7
 13008 0006 7860     		str	r0, [r7, #4]
 13009 0008 0B46     		mov	r3, r1
 13010 000a FB70     		strb	r3, [r7, #3]
 13011 000c 1346     		mov	r3, r2	@ movhi
 13012 000e 3B80     		strh	r3, [r7]	@ movhi
5318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 13013              		.loc 1 5318 32
 13014 0010 7B68     		ldr	r3, [r7, #4]
 13015 0012 4833     		adds	r3, r3, #72
 13016 0014 1B68     		ldr	r3, [r3]
 13017 0016 7A68     		ldr	r2, [r7, #4]
 13018 0018 4832     		adds	r2, r2, #72
 13019 001a 23F4F853 		bic	r3, r3, #7936
 13020 001e 23F01F03 		bic	r3, r3, #31
 13021 0022 1360     		str	r3, [r2]
5319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 13022              		.loc 1 5319 32
 13023 0024 7B68     		ldr	r3, [r7, #4]
 13024 0026 4833     		adds	r3, r3, #72
 13025 0028 1B68     		ldr	r3, [r3]
 13026              		.loc 1 5319 59
 13027 002a F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 13028 002c 3A88     		ldrh	r2, [r7]
 13029 002e 0A43     		orrs	r2, r2, r1
 13030              		.loc 1 5319 35
 13031 0030 1146     		mov	r1, r2
 13032              		.loc 1 5319 32
 13033 0032 7A68     		ldr	r2, [r7, #4]
 13034 0034 4832     		adds	r2, r2, #72
 13035 0036 0B43     		orrs	r3, r3, r1
 13036 0038 1360     		str	r3, [r2]
5320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 13037              		.loc 1 5320 1
 13038 003a 00BF     		nop
 13039 003c 0C37     		adds	r7, r7, #12
 13040              		.cfi_def_cfa_offset 4
 13041 003e BD46     		mov	sp, r7
 13042              		.cfi_def_cfa_register 13
 13043              		@ sp needed
 13044 0040 80BC     		pop	{r7}
 13045              		.cfi_restore 7
 13046              		.cfi_def_cfa_offset 0
 13047 0042 7047     		bx	lr
 13048              		.cfi_endproc
 13049              	.LFE220:
 13051              		.section	.text.hals_timer_event_software_generate,"ax",%progbits
 13052              		.align	1
 13053              		.global	hals_timer_event_software_generate
 13054              		.syntax unified
 13055              		.thumb
 13056              		.thumb_func
 13057              		.fpu softvfp
 13059              	hals_timer_event_software_generate:
 13060              	.LFB221:
5321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      software generate events
5324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  event: the timer software event generation sources
5326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 one or more parameters can be selected which are shown as below:
5327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0,2,13..16), TIMER1 just for GD32F330 
5328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation, TIMERx(x=0,2
5329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation, TIMERx(x=0,2
5330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation, TIMERx(x=0,2
5331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation, TIMERx(x=0,2
5332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation, TIMERx(x=0,14..16)
5333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation, TIMERx(x=0,2,14), TIMER1 just for
5334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG: break event generation, TIMERx(x=0,14..16)
5335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_event_software_generate(uint32_t timer_periph, uint16_t event)
5339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 13061              		.loc 1 5339 1
 13062              		.cfi_startproc
 13063              		@ args = 0, pretend = 0, frame = 8
 13064              		@ frame_needed = 1, uses_anonymous_args = 0
 13065              		@ link register save eliminated.
 13066 0000 80B4     		push	{r7}
 13067              		.cfi_def_cfa_offset 4
 13068              		.cfi_offset 7, -4
 13069 0002 83B0     		sub	sp, sp, #12
 13070              		.cfi_def_cfa_offset 16
 13071 0004 00AF     		add	r7, sp, #0
 13072              		.cfi_def_cfa_register 7
 13073 0006 7860     		str	r0, [r7, #4]
 13074 0008 0B46     		mov	r3, r1
 13075 000a 7B80     		strh	r3, [r7, #2]	@ movhi
5340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 13076              		.loc 1 5340 31
 13077 000c 7B68     		ldr	r3, [r7, #4]
 13078 000e 1433     		adds	r3, r3, #20
 13079 0010 1A68     		ldr	r2, [r3]
 13080              		.loc 1 5340 34
 13081 0012 7B88     		ldrh	r3, [r7, #2]
 13082              		.loc 1 5340 31
 13083 0014 7968     		ldr	r1, [r7, #4]
 13084 0016 1431     		adds	r1, r1, #20
 13085 0018 1343     		orrs	r3, r3, r2
 13086 001a 0B60     		str	r3, [r1]
5341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 13087              		.loc 1 5341 1
 13088 001c 00BF     		nop
 13089 001e 0C37     		adds	r7, r7, #12
 13090              		.cfi_def_cfa_offset 4
 13091 0020 BD46     		mov	sp, r7
 13092              		.cfi_def_cfa_register 13
 13093              		@ sp needed
 13094 0022 80BC     		pop	{r7}
 13095              		.cfi_restore 7
 13096              		.cfi_def_cfa_offset 0
 13097 0024 7047     		bx	lr
 13098              		.cfi_endproc
 13099              	.LFE221:
 13101              		.section	.text.hals_timer_channel_output_config,"ax",%progbits
 13102              		.align	1
 13103              		.global	hals_timer_channel_output_config
 13104              		.syntax unified
 13105              		.thumb
 13106              		.thumb_func
 13107              		.fpu softvfp
 13109              	hals_timer_channel_output_config:
 13110              	.LFB222:
5342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel output compare
5345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMER device information structure
5346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
5347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
5348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and G
5351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F
5352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_outputcompare: TIMER output compare configuration structure
5355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   compare_mode: the argument could be selected from enumeration <hal_timer_output_c
5356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_pulse_value:0~65535,(for TIMER1 0x00000000~0xFFFFFFFF)
5357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_polarity:
5358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_POLARITY_HIGH : channel output polarity is high
5360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_POLARITY_LOW : channel output polarity is low
5361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_idlestate:
5362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_IDLE_STATE_LOW : idle state of channel output is high
5364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_IDLE_STATE_HIGH : idle state of channel output is low
5365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ocn_polarity:
5366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_POLARITY_HIGH : channel complementary output polarity is high
5368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_POLARITY_LOW : channel complementary output polarity is low
5369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ocn_idlestate:
5370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_IDLE_STATE_LOW : idle state of channel complementary output is high
5372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OCN_IDLE_STATE_HIGH :  idle state of channel complementary output is low
5373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_shadow:
5374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_SHADOW_ENABLE : channel output compare shadow enable
5376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_SHADOW_DISABLE : channel output compare shadow disable
5377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_fastmode:
5378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_FAST_ENABLE : channel output fast function enable
5380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_FAST_DISABLE : channel output fast function disable
5381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   oc_clearmode:
5382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_CLEAR_ENABLE : channel output clear function enable
5384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_OC_CLEAR_DISABLE : channel output clear function disable
5385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_VAL, details
5387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_output_config(uint32_t timer_periph, uint16_t channel, hal_timer_output_com
5389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 13111              		.loc 1 5389 1
 13112              		.cfi_startproc
 13113              		@ args = 0, pretend = 0, frame = 16
 13114              		@ frame_needed = 1, uses_anonymous_args = 0
 13115 0000 80B5     		push	{r7, lr}
 13116              		.cfi_def_cfa_offset 8
 13117              		.cfi_offset 7, -8
 13118              		.cfi_offset 14, -4
 13119 0002 84B0     		sub	sp, sp, #16
 13120              		.cfi_def_cfa_offset 24
 13121 0004 00AF     		add	r7, sp, #0
 13122              		.cfi_def_cfa_register 7
 13123 0006 F860     		str	r0, [r7, #12]
 13124 0008 0B46     		mov	r3, r1
 13125 000a 7A60     		str	r2, [r7, #4]
 13126 000c 7B81     		strh	r3, [r7, #10]	@ movhi
5390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 13127              		.loc 1 5390 5
 13128 000e 7B89     		ldrh	r3, [r7, #10]
 13129 0010 032B     		cmp	r3, #3
 13130 0012 00F25781 		bhi	.L589
 13131 0016 01A2     		adr	r2, .L569
 13132 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 13133              		.p2align 2
 13134              	.L569:
 13135 001c 2D000000 		.word	.L572+1
 13136 0020 DD000000 		.word	.L571+1
 13137 0024 9B010000 		.word	.L570+1
 13138 0028 47020000 		.word	.L568+1
 13139              		.p2align 1
 13140              	.L572:
5391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0EN CH0NEN bit */
5394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0EN | TIMER_CHCTL2_CH0NEN));
 13141              		.loc 1 5394 36
 13142 002c FB68     		ldr	r3, [r7, #12]
 13143 002e 2033     		adds	r3, r3, #32
 13144 0030 1B68     		ldr	r3, [r3]
 13145 0032 FA68     		ldr	r2, [r7, #12]
 13146 0034 2032     		adds	r2, r2, #32
 13147 0036 23F00503 		bic	r3, r3, #5
 13148 003a 1360     		str	r3, [r2]
5395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0MS bit */
5396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 13149              		.loc 1 5396 36
 13150 003c FB68     		ldr	r3, [r7, #12]
 13151 003e 1833     		adds	r3, r3, #24
 13152 0040 1B68     		ldr	r3, [r3]
 13153 0042 FA68     		ldr	r2, [r7, #12]
 13154 0044 1832     		adds	r2, r2, #24
 13155 0046 23F00303 		bic	r3, r3, #3
 13156 004a 1360     		str	r3, [r2]
5397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_0 complementary channel */
5398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0NP bit */
5399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 13157              		.loc 1 5399 36
 13158 004c FB68     		ldr	r3, [r7, #12]
 13159 004e 2033     		adds	r3, r3, #32
 13160 0050 1B68     		ldr	r3, [r3]
 13161 0052 FA68     		ldr	r2, [r7, #12]
 13162 0054 2032     		adds	r2, r2, #32
 13163 0056 23F00803 		bic	r3, r3, #8
 13164 005a 1360     		str	r3, [r2]
5400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* set the CH0NP bit */
5401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)timer_outputcompare->ocn_polarity;
 13165              		.loc 1 5401 36
 13166 005c FB68     		ldr	r3, [r7, #12]
 13167 005e 2033     		adds	r3, r3, #32
 13168 0060 1B68     		ldr	r3, [r3]
 13169              		.loc 1 5401 68
 13170 0062 7A68     		ldr	r2, [r7, #4]
 13171 0064 5289     		ldrh	r2, [r2, #10]
 13172              		.loc 1 5401 39
 13173 0066 1146     		mov	r1, r2
 13174              		.loc 1 5401 36
 13175 0068 FA68     		ldr	r2, [r7, #12]
 13176 006a 2032     		adds	r2, r2, #32
 13177 006c 0B43     		orrs	r3, r3, r1
 13178 006e 1360     		str	r3, [r2]
5402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_0 channel idel state */
5403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((TIMER0 == timer_periph) || (TIMER14 == timer_periph) || (TIMER15 == timer_periph) || (T
 13179              		.loc 1 5403 11
 13180 0070 FB68     		ldr	r3, [r7, #12]
 13181 0072 984A     		ldr	r2, .L595
 13182 0074 9342     		cmp	r3, r2
 13183 0076 0CD0     		beq	.L573
 13184              		.loc 1 5403 37 discriminator 1
 13185 0078 FB68     		ldr	r3, [r7, #12]
 13186 007a 974A     		ldr	r2, .L595+4
 13187 007c 9342     		cmp	r3, r2
 13188 007e 08D0     		beq	.L573
 13189              		.loc 1 5403 66 discriminator 2
 13190 0080 FB68     		ldr	r3, [r7, #12]
 13191 0082 964A     		ldr	r2, .L595+8
 13192 0084 9342     		cmp	r3, r2
 13193 0086 04D0     		beq	.L573
 13194              		.loc 1 5403 95 discriminator 3
 13195 0088 FB68     		ldr	r3, [r7, #12]
 13196 008a 954A     		ldr	r2, .L595+12
 13197 008c 9342     		cmp	r3, r2
 13198 008e 40F01B81 		bne	.L590
 13199              	.L573:
5404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the ISO0 bit */
5405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 13200              		.loc 1 5405 38
 13201 0092 FB68     		ldr	r3, [r7, #12]
 13202 0094 0433     		adds	r3, r3, #4
 13203 0096 1B68     		ldr	r3, [r3]
 13204 0098 FA68     		ldr	r2, [r7, #12]
 13205 009a 0432     		adds	r2, r2, #4
 13206 009c 23F48073 		bic	r3, r3, #256
 13207 00a0 1360     		str	r3, [r2]
5406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the ISO0 bit */
5407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)timer_outputcompare->oc_idlestate;
 13208              		.loc 1 5407 38
 13209 00a2 FB68     		ldr	r3, [r7, #12]
 13210 00a4 0433     		adds	r3, r3, #4
 13211 00a6 1B68     		ldr	r3, [r3]
 13212              		.loc 1 5407 70
 13213 00a8 7A68     		ldr	r2, [r7, #4]
 13214 00aa 9289     		ldrh	r2, [r2, #12]
 13215              		.loc 1 5407 41
 13216 00ac 1146     		mov	r1, r2
 13217              		.loc 1 5407 38
 13218 00ae FA68     		ldr	r2, [r7, #12]
 13219 00b0 0432     		adds	r2, r2, #4
 13220 00b2 0B43     		orrs	r3, r3, r1
 13221 00b4 1360     		str	r3, [r2]
5408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the ISO0N bit */
5409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 13222              		.loc 1 5409 38
 13223 00b6 FB68     		ldr	r3, [r7, #12]
 13224 00b8 0433     		adds	r3, r3, #4
 13225 00ba 1B68     		ldr	r3, [r3]
 13226 00bc FA68     		ldr	r2, [r7, #12]
 13227 00be 0432     		adds	r2, r2, #4
 13228 00c0 23F40073 		bic	r3, r3, #512
 13229 00c4 1360     		str	r3, [r2]
5410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the ISO0N bit */
5411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)timer_outputcompare->ocn_idlestate;
 13230              		.loc 1 5411 38
 13231 00c6 FB68     		ldr	r3, [r7, #12]
 13232 00c8 0433     		adds	r3, r3, #4
 13233 00ca 1B68     		ldr	r3, [r3]
 13234              		.loc 1 5411 70
 13235 00cc 7A68     		ldr	r2, [r7, #4]
 13236 00ce D289     		ldrh	r2, [r2, #14]
 13237              		.loc 1 5411 41
 13238 00d0 1146     		mov	r1, r2
 13239              		.loc 1 5411 38
 13240 00d2 FA68     		ldr	r2, [r7, #12]
 13241 00d4 0432     		adds	r2, r2, #4
 13242 00d6 0B43     		orrs	r3, r3, r1
 13243 00d8 1360     		str	r3, [r2]
5412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
5413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13244              		.loc 1 5414 9
 13245 00da F5E0     		b	.L590
 13246              	.L571:
5415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1EN CH1NEN bit */
5418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1EN | TIMER_CHCTL2_CH1NEN));
 13247              		.loc 1 5418 36
 13248 00dc FB68     		ldr	r3, [r7, #12]
 13249 00de 2033     		adds	r3, r3, #32
 13250 00e0 1B68     		ldr	r3, [r3]
 13251 00e2 FA68     		ldr	r2, [r7, #12]
 13252 00e4 2032     		adds	r2, r2, #32
 13253 00e6 23F05003 		bic	r3, r3, #80
 13254 00ea 1360     		str	r3, [r2]
5419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1MS bit */
5420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 13255              		.loc 1 5420 36
 13256 00ec FB68     		ldr	r3, [r7, #12]
 13257 00ee 1833     		adds	r3, r3, #24
 13258 00f0 1B68     		ldr	r3, [r3]
 13259 00f2 FA68     		ldr	r2, [r7, #12]
 13260 00f4 1832     		adds	r2, r2, #24
 13261 00f6 23F44073 		bic	r3, r3, #768
 13262 00fa 1360     		str	r3, [r2]
5421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
5423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_1 complementary channel polarity */
5424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph) || (TIM
5425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
5426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_1 complementary channel polarity */
5427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((TIMER0 == timer_periph) || (TIMER2 == timer_periph) || (TIMER14 == timer_periph)) {
 13263              		.loc 1 5427 11
 13264 00fc FB68     		ldr	r3, [r7, #12]
 13265 00fe 754A     		ldr	r2, .L595
 13266 0100 9342     		cmp	r3, r2
 13267 0102 07D0     		beq	.L576
 13268              		.loc 1 5427 37 discriminator 1
 13269 0104 FB68     		ldr	r3, [r7, #12]
 13270 0106 774A     		ldr	r2, .L595+16
 13271 0108 9342     		cmp	r3, r2
 13272 010a 03D0     		beq	.L576
 13273              		.loc 1 5427 65 discriminator 2
 13274 010c FB68     		ldr	r3, [r7, #12]
 13275 010e 724A     		ldr	r2, .L595+4
 13276 0110 9342     		cmp	r3, r2
 13277 0112 12D1     		bne	.L577
 13278              	.L576:
5428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif
5429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the CH1NP bit */
5430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 13279              		.loc 1 5430 40
 13280 0114 FB68     		ldr	r3, [r7, #12]
 13281 0116 2033     		adds	r3, r3, #32
 13282 0118 1B68     		ldr	r3, [r3]
 13283 011a FA68     		ldr	r2, [r7, #12]
 13284 011c 2032     		adds	r2, r2, #32
 13285 011e 23F08003 		bic	r3, r3, #128
 13286 0122 1360     		str	r3, [r2]
5431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the CH1NP bit */
5432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)(timer_outputcompare->ocn_polarity << 4U);
 13287              		.loc 1 5432 40
 13288 0124 FB68     		ldr	r3, [r7, #12]
 13289 0126 2033     		adds	r3, r3, #32
 13290 0128 1B68     		ldr	r3, [r3]
 13291              		.loc 1 5432 73
 13292 012a 7A68     		ldr	r2, [r7, #4]
 13293 012c 5289     		ldrh	r2, [r2, #10]
 13294              		.loc 1 5432 88
 13295 012e 1201     		lsls	r2, r2, #4
 13296              		.loc 1 5432 43
 13297 0130 1146     		mov	r1, r2
 13298              		.loc 1 5432 40
 13299 0132 FA68     		ldr	r2, [r7, #12]
 13300 0134 2032     		adds	r2, r2, #32
 13301 0136 0B43     		orrs	r3, r3, r1
 13302 0138 1360     		str	r3, [r2]
 13303              	.L577:
5433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
5434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_1 channel idel state */
5435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((TIMER0 == timer_periph) || (TIMER14 == timer_periph)) {
 13304              		.loc 1 5435 11
 13305 013a FB68     		ldr	r3, [r7, #12]
 13306 013c 654A     		ldr	r2, .L595
 13307 013e 9342     		cmp	r3, r2
 13308 0140 04D0     		beq	.L578
 13309              		.loc 1 5435 37 discriminator 1
 13310 0142 FB68     		ldr	r3, [r7, #12]
 13311 0144 644A     		ldr	r2, .L595+4
 13312 0146 9342     		cmp	r3, r2
 13313 0148 40F0C080 		bne	.L591
 13314              	.L578:
5436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the ISO1 bit */
5437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 13315              		.loc 1 5437 38
 13316 014c FB68     		ldr	r3, [r7, #12]
 13317 014e 0433     		adds	r3, r3, #4
 13318 0150 1B68     		ldr	r3, [r3]
 13319 0152 FA68     		ldr	r2, [r7, #12]
 13320 0154 0432     		adds	r2, r2, #4
 13321 0156 23F48063 		bic	r3, r3, #1024
 13322 015a 1360     		str	r3, [r2]
5438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the ISO1 bit */
5439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)(timer_outputcompare->oc_idlestate << 2U);
 13323              		.loc 1 5439 38
 13324 015c FB68     		ldr	r3, [r7, #12]
 13325 015e 0433     		adds	r3, r3, #4
 13326 0160 1B68     		ldr	r3, [r3]
 13327              		.loc 1 5439 71
 13328 0162 7A68     		ldr	r2, [r7, #4]
 13329 0164 9289     		ldrh	r2, [r2, #12]
 13330              		.loc 1 5439 86
 13331 0166 9200     		lsls	r2, r2, #2
 13332              		.loc 1 5439 41
 13333 0168 1146     		mov	r1, r2
 13334              		.loc 1 5439 38
 13335 016a FA68     		ldr	r2, [r7, #12]
 13336 016c 0432     		adds	r2, r2, #4
 13337 016e 0B43     		orrs	r3, r3, r1
 13338 0170 1360     		str	r3, [r2]
5440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the ISO1N bit */
5441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 13339              		.loc 1 5441 38
 13340 0172 FB68     		ldr	r3, [r7, #12]
 13341 0174 0433     		adds	r3, r3, #4
 13342 0176 1B68     		ldr	r3, [r3]
 13343 0178 FA68     		ldr	r2, [r7, #12]
 13344 017a 0432     		adds	r2, r2, #4
 13345 017c 23F40063 		bic	r3, r3, #2048
 13346 0180 1360     		str	r3, [r2]
5442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the ISO1N bit */
5443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)(timer_outputcompare->ocn_idlestate << 2U);
 13347              		.loc 1 5443 38
 13348 0182 FB68     		ldr	r3, [r7, #12]
 13349 0184 0433     		adds	r3, r3, #4
 13350 0186 1B68     		ldr	r3, [r3]
 13351              		.loc 1 5443 71
 13352 0188 7A68     		ldr	r2, [r7, #4]
 13353 018a D289     		ldrh	r2, [r2, #14]
 13354              		.loc 1 5443 87
 13355 018c 9200     		lsls	r2, r2, #2
 13356              		.loc 1 5443 41
 13357 018e 1146     		mov	r1, r2
 13358              		.loc 1 5443 38
 13359 0190 FA68     		ldr	r2, [r7, #12]
 13360 0192 0432     		adds	r2, r2, #4
 13361 0194 0B43     		orrs	r3, r3, r1
 13362 0196 1360     		str	r3, [r2]
5444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
5445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13363              		.loc 1 5445 9
 13364 0198 98E0     		b	.L591
 13365              	.L570:
5446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH2EN CH2NEN bit */
5449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2EN | TIMER_CHCTL2_CH2NEN));
 13366              		.loc 1 5449 36
 13367 019a FB68     		ldr	r3, [r7, #12]
 13368 019c 2033     		adds	r3, r3, #32
 13369 019e 1B68     		ldr	r3, [r3]
 13370 01a0 FA68     		ldr	r2, [r7, #12]
 13371 01a2 2032     		adds	r2, r2, #32
 13372 01a4 23F4A063 		bic	r3, r3, #1280
 13373 01a8 1360     		str	r3, [r2]
5450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH2MS bit */
5451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 13374              		.loc 1 5451 36
 13375 01aa FB68     		ldr	r3, [r7, #12]
 13376 01ac 1C33     		adds	r3, r3, #28
 13377 01ae 1B68     		ldr	r3, [r3]
 13378 01b0 FA68     		ldr	r2, [r7, #12]
 13379 01b2 1C32     		adds	r2, r2, #28
 13380 01b4 23F00303 		bic	r3, r3, #3
 13381 01b8 1360     		str	r3, [r2]
5452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
5454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_2 complementary channel */
5455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)) {
5456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
5457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_2 complementary channel */
5458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((TIMER0 == timer_periph) || (TIMER2 == timer_periph)) {
 13382              		.loc 1 5458 11
 13383 01ba FB68     		ldr	r3, [r7, #12]
 13384 01bc 454A     		ldr	r2, .L595
 13385 01be 9342     		cmp	r3, r2
 13386 01c0 03D0     		beq	.L580
 13387              		.loc 1 5458 37 discriminator 1
 13388 01c2 FB68     		ldr	r3, [r7, #12]
 13389 01c4 474A     		ldr	r2, .L595+16
 13390 01c6 9342     		cmp	r3, r2
 13391 01c8 12D1     		bne	.L581
 13392              	.L580:
5459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif
5460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the CH2NP bit */
5461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 13393              		.loc 1 5461 40
 13394 01ca FB68     		ldr	r3, [r7, #12]
 13395 01cc 2033     		adds	r3, r3, #32
 13396 01ce 1B68     		ldr	r3, [r3]
 13397 01d0 FA68     		ldr	r2, [r7, #12]
 13398 01d2 2032     		adds	r2, r2, #32
 13399 01d4 23F40063 		bic	r3, r3, #2048
 13400 01d8 1360     		str	r3, [r2]
5462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the CH2NP bit */
5463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)(timer_outputcompare->ocn_polarity << 8U);
 13401              		.loc 1 5463 40
 13402 01da FB68     		ldr	r3, [r7, #12]
 13403 01dc 2033     		adds	r3, r3, #32
 13404 01de 1B68     		ldr	r3, [r3]
 13405              		.loc 1 5463 73
 13406 01e0 7A68     		ldr	r2, [r7, #4]
 13407 01e2 5289     		ldrh	r2, [r2, #10]
 13408              		.loc 1 5463 88
 13409 01e4 1202     		lsls	r2, r2, #8
 13410              		.loc 1 5463 43
 13411 01e6 1146     		mov	r1, r2
 13412              		.loc 1 5463 40
 13413 01e8 FA68     		ldr	r2, [r7, #12]
 13414 01ea 2032     		adds	r2, r2, #32
 13415 01ec 0B43     		orrs	r3, r3, r1
 13416 01ee 1360     		str	r3, [r2]
 13417              	.L581:
5464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
5465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_2 channel idel state */
5466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(TIMER0 == timer_periph) {
 13418              		.loc 1 5466 11
 13419 01f0 FB68     		ldr	r3, [r7, #12]
 13420 01f2 384A     		ldr	r2, .L595
 13421 01f4 9342     		cmp	r3, r2
 13422 01f6 6BD1     		bne	.L592
5467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the ISO2 bit */
5468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 13423              		.loc 1 5468 38
 13424 01f8 FB68     		ldr	r3, [r7, #12]
 13425 01fa 0433     		adds	r3, r3, #4
 13426 01fc 1B68     		ldr	r3, [r3]
 13427 01fe FA68     		ldr	r2, [r7, #12]
 13428 0200 0432     		adds	r2, r2, #4
 13429 0202 23F48053 		bic	r3, r3, #4096
 13430 0206 1360     		str	r3, [r2]
5469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the ISO2 bit */
5470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)(timer_outputcompare->oc_idlestate << 4U);
 13431              		.loc 1 5470 38
 13432 0208 FB68     		ldr	r3, [r7, #12]
 13433 020a 0433     		adds	r3, r3, #4
 13434 020c 1B68     		ldr	r3, [r3]
 13435              		.loc 1 5470 71
 13436 020e 7A68     		ldr	r2, [r7, #4]
 13437 0210 9289     		ldrh	r2, [r2, #12]
 13438              		.loc 1 5470 86
 13439 0212 1201     		lsls	r2, r2, #4
 13440              		.loc 1 5470 41
 13441 0214 1146     		mov	r1, r2
 13442              		.loc 1 5470 38
 13443 0216 FA68     		ldr	r2, [r7, #12]
 13444 0218 0432     		adds	r2, r2, #4
 13445 021a 0B43     		orrs	r3, r3, r1
 13446 021c 1360     		str	r3, [r2]
5471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the ISO2N bit */
5472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 13447              		.loc 1 5472 38
 13448 021e FB68     		ldr	r3, [r7, #12]
 13449 0220 0433     		adds	r3, r3, #4
 13450 0222 1B68     		ldr	r3, [r3]
 13451 0224 FA68     		ldr	r2, [r7, #12]
 13452 0226 0432     		adds	r2, r2, #4
 13453 0228 23F40053 		bic	r3, r3, #8192
 13454 022c 1360     		str	r3, [r2]
5473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the ISO2N bit */
5474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)(timer_outputcompare->ocn_idlestate << 4U);
 13455              		.loc 1 5474 38
 13456 022e FB68     		ldr	r3, [r7, #12]
 13457 0230 0433     		adds	r3, r3, #4
 13458 0232 1B68     		ldr	r3, [r3]
 13459              		.loc 1 5474 71
 13460 0234 7A68     		ldr	r2, [r7, #4]
 13461 0236 D289     		ldrh	r2, [r2, #14]
 13462              		.loc 1 5474 87
 13463 0238 1201     		lsls	r2, r2, #4
 13464              		.loc 1 5474 41
 13465 023a 1146     		mov	r1, r2
 13466              		.loc 1 5474 38
 13467 023c FA68     		ldr	r2, [r7, #12]
 13468 023e 0432     		adds	r2, r2, #4
 13469 0240 0B43     		orrs	r3, r3, r1
 13470 0242 1360     		str	r3, [r2]
5475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
5476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13471              		.loc 1 5476 9
 13472 0244 44E0     		b	.L592
 13473              	.L568:
5477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH3EN bit */
5480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 13474              		.loc 1 5480 36
 13475 0246 FB68     		ldr	r3, [r7, #12]
 13476 0248 2033     		adds	r3, r3, #32
 13477 024a 1B68     		ldr	r3, [r3]
 13478 024c FA68     		ldr	r2, [r7, #12]
 13479 024e 2032     		adds	r2, r2, #32
 13480 0250 23F48053 		bic	r3, r3, #4096
 13481 0254 1360     		str	r3, [r2]
5481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH3MS bit */
5482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 13482              		.loc 1 5482 36
 13483 0256 FB68     		ldr	r3, [r7, #12]
 13484 0258 1C33     		adds	r3, r3, #28
 13485 025a 1B68     		ldr	r3, [r3]
 13486 025c FA68     		ldr	r2, [r7, #12]
 13487 025e 1C32     		adds	r2, r2, #28
 13488 0260 23F44073 		bic	r3, r3, #768
 13489 0264 1360     		str	r3, [r2]
5483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
5485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_3 complementary channel */
5486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if((TIMER1 == timer_periph) || (TIMER2 == timer_periph)) {
5487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
5488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_3 complementary channel */
5489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(TIMER2 == timer_periph) {
 13490              		.loc 1 5489 11
 13491 0266 FB68     		ldr	r3, [r7, #12]
 13492 0268 1E4A     		ldr	r2, .L595+16
 13493 026a 9342     		cmp	r3, r2
 13494 026c 12D1     		bne	.L583
5490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif
5491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the CH3NP bit */
5492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3NP);
 13495              		.loc 1 5492 40
 13496 026e FB68     		ldr	r3, [r7, #12]
 13497 0270 2033     		adds	r3, r3, #32
 13498 0272 1B68     		ldr	r3, [r3]
 13499 0274 FA68     		ldr	r2, [r7, #12]
 13500 0276 2032     		adds	r2, r2, #32
 13501 0278 23F40043 		bic	r3, r3, #32768
 13502 027c 1360     		str	r3, [r2]
5493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the CH3NP bit */
5494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)(timer_outputcompare->ocn_polarity << 12U);
 13503              		.loc 1 5494 40
 13504 027e FB68     		ldr	r3, [r7, #12]
 13505 0280 2033     		adds	r3, r3, #32
 13506 0282 1B68     		ldr	r3, [r3]
 13507              		.loc 1 5494 73
 13508 0284 7A68     		ldr	r2, [r7, #4]
 13509 0286 5289     		ldrh	r2, [r2, #10]
 13510              		.loc 1 5494 88
 13511 0288 1203     		lsls	r2, r2, #12
 13512              		.loc 1 5494 43
 13513 028a 1146     		mov	r1, r2
 13514              		.loc 1 5494 40
 13515 028c FA68     		ldr	r2, [r7, #12]
 13516 028e 2032     		adds	r2, r2, #32
 13517 0290 0B43     		orrs	r3, r3, r1
 13518 0292 1360     		str	r3, [r2]
 13519              	.L583:
5495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
5496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER_CH_3 channel idel state */
5497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(TIMER0 == timer_periph) {
 13520              		.loc 1 5497 11
 13521 0294 FB68     		ldr	r3, [r7, #12]
 13522 0296 0F4A     		ldr	r2, .L595
 13523 0298 9342     		cmp	r3, r2
 13524 029a 25D1     		bne	.L593
5498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* reset the ISO3 bit */
5499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 13525              		.loc 1 5499 38
 13526 029c FB68     		ldr	r3, [r7, #12]
 13527 029e 0433     		adds	r3, r3, #4
 13528 02a0 1B68     		ldr	r3, [r3]
 13529 02a2 FA68     		ldr	r2, [r7, #12]
 13530 02a4 0432     		adds	r2, r2, #4
 13531 02a6 23F48043 		bic	r3, r3, #16384
 13532 02aa 1360     		str	r3, [r2]
5500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* set the ISO3 bit */
5501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)(timer_outputcompare->oc_idlestate << 6U);
 13533              		.loc 1 5501 38
 13534 02ac FB68     		ldr	r3, [r7, #12]
 13535 02ae 0433     		adds	r3, r3, #4
 13536 02b0 1B68     		ldr	r3, [r3]
 13537              		.loc 1 5501 71
 13538 02b2 7A68     		ldr	r2, [r7, #4]
 13539 02b4 9289     		ldrh	r2, [r2, #12]
 13540              		.loc 1 5501 86
 13541 02b6 9201     		lsls	r2, r2, #6
 13542              		.loc 1 5501 41
 13543 02b8 1146     		mov	r1, r2
 13544              		.loc 1 5501 38
 13545 02ba FA68     		ldr	r2, [r7, #12]
 13546 02bc 0432     		adds	r2, r2, #4
 13547 02be 0B43     		orrs	r3, r3, r1
 13548 02c0 1360     		str	r3, [r2]
5502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
5503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13549              		.loc 1 5503 9
 13550 02c2 11E0     		b	.L593
 13551              	.L589:
5504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13552              		.loc 1 5505 9
 13553 02c4 00BF     		nop
 13554 02c6 10E0     		b	.L575
 13555              	.L590:
5414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
 13556              		.loc 1 5414 9
 13557 02c8 00BF     		nop
 13558 02ca 0EE0     		b	.L575
 13559              	.L591:
5445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
 13560              		.loc 1 5445 9
 13561 02cc 00BF     		nop
 13562 02ce 0CE0     		b	.L575
 13563              	.L592:
5476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
 13564              		.loc 1 5476 9
 13565 02d0 00BF     		nop
 13566 02d2 0AE0     		b	.L575
 13567              	.L596:
 13568              		.align	2
 13569              	.L595:
 13570 02d4 002C0140 		.word	1073818624
 13571 02d8 00400140 		.word	1073823744
 13572 02dc 00440140 		.word	1073824768
 13573 02e0 00480140 		.word	1073825792
 13574 02e4 00040040 		.word	1073742848
 13575              	.L593:
5503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
 13576              		.loc 1 5503 9
 13577 02e8 00BF     		nop
 13578              	.L575:
5506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel output compare mode */
5508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_mode_config(timer_periph, channel, timer_outputcompare->compare_mode)
 13579              		.loc 1 5508 5
 13580 02ea 7B68     		ldr	r3, [r7, #4]
 13581 02ec 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 13582 02ee 7B89     		ldrh	r3, [r7, #10]
 13583 02f0 1946     		mov	r1, r3
 13584 02f2 F868     		ldr	r0, [r7, #12]
 13585 02f4 FFF7FEFF 		bl	hals_timer_channel_output_mode_config
5509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel output pulse value */
5510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_pulse_value_config(timer_periph, channel, timer_outputcompare->oc_pul
 13586              		.loc 1 5510 5
 13587 02f8 7B68     		ldr	r3, [r7, #4]
 13588 02fa 5A68     		ldr	r2, [r3, #4]
 13589 02fc 7B89     		ldrh	r3, [r7, #10]
 13590 02fe 1946     		mov	r1, r3
 13591 0300 F868     		ldr	r0, [r7, #12]
 13592 0302 FFF7FEFF 		bl	hals_timer_channel_output_pulse_value_config
5511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel output polarity  */
5512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_polarity_config(timer_periph, channel, timer_outputcompare->oc_polari
 13593              		.loc 1 5512 5
 13594 0306 7B68     		ldr	r3, [r7, #4]
 13595 0308 1A89     		ldrh	r2, [r3, #8]
 13596 030a 7B89     		ldrh	r3, [r7, #10]
 13597 030c 1946     		mov	r1, r3
 13598 030e F868     		ldr	r0, [r7, #12]
 13599 0310 FFF7FEFF 		bl	hals_timer_channel_output_polarity_config
5513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel output shadow function */
5514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hals_timer_channel_output_shadow_config(timer_periph, channel, timer_outputcompare->oc_shadow);
 13600              		.loc 1 5514 5
 13601 0314 7B68     		ldr	r3, [r7, #4]
 13602 0316 1A8A     		ldrh	r2, [r3, #16]
 13603 0318 7B89     		ldrh	r3, [r7, #10]
 13604 031a 1946     		mov	r1, r3
 13605 031c F868     		ldr	r0, [r7, #12]
 13606 031e FFF7FEFF 		bl	hals_timer_channel_output_shadow_config
5515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel output fast mode */
5516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER_OC_MODE_PWM0 == timer_outputcompare->compare_mode) || (TIMER_OC_MODE_PWM1 == timer_ou
 13607              		.loc 1 5516 50
 13608 0322 7B68     		ldr	r3, [r7, #4]
 13609 0324 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 13610              		.loc 1 5516 7
 13611 0326 602B     		cmp	r3, #96
 13612 0328 03D0     		beq	.L585
 13613              		.loc 1 5516 111 discriminator 1
 13614 032a 7B68     		ldr	r3, [r7, #4]
 13615 032c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 13616              		.loc 1 5516 66 discriminator 1
 13617 032e 702B     		cmp	r3, #112
 13618 0330 0DD1     		bne	.L586
 13619              	.L585:
5517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel output fast function */
5518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_fast_config(timer_periph, channel, timer_outputcompare->oc_fastmo
 13620              		.loc 1 5518 9
 13621 0332 7B68     		ldr	r3, [r7, #4]
 13622 0334 5A8A     		ldrh	r2, [r3, #18]
 13623 0336 7B89     		ldrh	r3, [r7, #10]
 13624 0338 1946     		mov	r1, r3
 13625 033a F868     		ldr	r0, [r7, #12]
 13626 033c FFF7FEFF 		bl	hals_timer_channel_output_fast_config
5519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel output clear function */
5520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_clear_config(timer_periph, channel, timer_outputcompare->oc_clear
 13627              		.loc 1 5520 9
 13628 0340 7B68     		ldr	r3, [r7, #4]
 13629 0342 9A8A     		ldrh	r2, [r3, #20]
 13630 0344 7B89     		ldrh	r3, [r7, #10]
 13631 0346 1946     		mov	r1, r3
 13632 0348 F868     		ldr	r0, [r7, #12]
 13633 034a FFF7FEFF 		bl	hals_timer_channel_output_clear_config
 13634              	.L586:
5521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER channel output clear mode */
5523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER_OC_MODE_ACTIVE == timer_outputcompare->compare_mode) || (TIMER_OC_MODE_INACTIVE == ti
 13635              		.loc 1 5523 52
 13636 034e 7B68     		ldr	r3, [r7, #4]
 13637 0350 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 13638              		.loc 1 5523 7
 13639 0352 102B     		cmp	r3, #16
 13640 0354 07D0     		beq	.L587
 13641              		.loc 1 5523 117 discriminator 1
 13642 0356 7B68     		ldr	r3, [r7, #4]
 13643 0358 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 13644              		.loc 1 5523 68 discriminator 1
 13645 035a 202B     		cmp	r3, #32
 13646 035c 03D0     		beq	.L587
5524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             || (TIMER_OC_MODE_TOGGLE == timer_outputcompare->compare_mode)) {
 13647              		.loc 1 5524 60
 13648 035e 7B68     		ldr	r3, [r7, #4]
 13649 0360 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 13650              		.loc 1 5524 13
 13651 0362 302B     		cmp	r3, #48
 13652 0364 06D1     		bne	.L594
 13653              	.L587:
5525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* configure TIMER channel output clear function */
5526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         hals_timer_channel_output_clear_config(timer_periph, channel, timer_outputcompare->oc_clear
 13654              		.loc 1 5526 9
 13655 0366 7B68     		ldr	r3, [r7, #4]
 13656 0368 9A8A     		ldrh	r2, [r3, #20]
 13657 036a 7B89     		ldrh	r3, [r7, #10]
 13658 036c 1946     		mov	r1, r3
 13659 036e F868     		ldr	r0, [r7, #12]
 13660 0370 FFF7FEFF 		bl	hals_timer_channel_output_clear_config
 13661              	.L594:
5527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 13662              		.loc 1 5528 1
 13663 0374 00BF     		nop
 13664 0376 1037     		adds	r7, r7, #16
 13665              		.cfi_def_cfa_offset 8
 13666 0378 BD46     		mov	sp, r7
 13667              		.cfi_def_cfa_register 13
 13668              		@ sp needed
 13669 037a 80BD     		pop	{r7, pc}
 13670              		.cfi_endproc
 13671              	.LFE222:
 13673              		.section	.text.hals_timer_channel_output_mode_config,"ax",%progbits
 13674              		.align	1
 13675              		.global	hals_timer_channel_output_mode_config
 13676              		.syntax unified
 13677              		.thumb
 13678              		.thumb_func
 13679              		.fpu softvfp
 13681              	hals_timer_channel_output_mode_config:
 13682              	.LFB223:
5529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel output compare mode
5532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
5536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
5537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ocmode: output compare mode, the argument could be selected from enumeration <hal_t
5540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, hal_timer_outpu
5544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 13683              		.loc 1 5544 1
 13684              		.cfi_startproc
 13685              		@ args = 0, pretend = 0, frame = 8
 13686              		@ frame_needed = 1, uses_anonymous_args = 0
 13687              		@ link register save eliminated.
 13688 0000 80B4     		push	{r7}
 13689              		.cfi_def_cfa_offset 4
 13690              		.cfi_offset 7, -4
 13691 0002 83B0     		sub	sp, sp, #12
 13692              		.cfi_def_cfa_offset 16
 13693 0004 00AF     		add	r7, sp, #0
 13694              		.cfi_def_cfa_register 7
 13695 0006 7860     		str	r0, [r7, #4]
 13696 0008 0B46     		mov	r3, r1
 13697 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 13698 000c 1346     		mov	r3, r2
 13699 000e 7B70     		strb	r3, [r7, #1]
5545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 13700              		.loc 1 5545 5
 13701 0010 7B88     		ldrh	r3, [r7, #2]
 13702 0012 032B     		cmp	r3, #3
 13703 0014 50D8     		bhi	.L605
 13704 0016 01A2     		adr	r2, .L600
 13705 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 13706              		.p2align 2
 13707              	.L600:
 13708 001c 2D000000 		.word	.L603+1
 13709 0020 4F000000 		.word	.L602+1
 13710 0024 73000000 		.word	.L601+1
 13711 0028 95000000 		.word	.L599+1
 13712              		.p2align 1
 13713              	.L603:
5546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 13714              		.loc 1 5548 36
 13715 002c 7B68     		ldr	r3, [r7, #4]
 13716 002e 1833     		adds	r3, r3, #24
 13717 0030 1B68     		ldr	r3, [r3]
 13718 0032 7A68     		ldr	r2, [r7, #4]
 13719 0034 1832     		adds	r2, r2, #24
 13720 0036 23F07003 		bic	r3, r3, #112
 13721 003a 1360     		str	r3, [r2]
5549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 13722              		.loc 1 5549 36
 13723 003c 7B68     		ldr	r3, [r7, #4]
 13724 003e 1833     		adds	r3, r3, #24
 13725 0040 1A68     		ldr	r2, [r3]
 13726              		.loc 1 5549 39
 13727 0042 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 13728              		.loc 1 5549 36
 13729 0044 7968     		ldr	r1, [r7, #4]
 13730 0046 1831     		adds	r1, r1, #24
 13731 0048 1343     		orrs	r3, r3, r2
 13732 004a 0B60     		str	r3, [r1]
5550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13733              		.loc 1 5550 9
 13734 004c 35E0     		b	.L604
 13735              	.L602:
5551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 13736              		.loc 1 5553 36
 13737 004e 7B68     		ldr	r3, [r7, #4]
 13738 0050 1833     		adds	r3, r3, #24
 13739 0052 1B68     		ldr	r3, [r3]
 13740 0054 7A68     		ldr	r2, [r7, #4]
 13741 0056 1832     		adds	r2, r2, #24
 13742 0058 23F4E043 		bic	r3, r3, #28672
 13743 005c 1360     		str	r3, [r2]
5554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 13744              		.loc 1 5554 36
 13745 005e 7B68     		ldr	r3, [r7, #4]
 13746 0060 1833     		adds	r3, r3, #24
 13747 0062 1A68     		ldr	r2, [r3]
 13748              		.loc 1 5554 50
 13749 0064 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 13750              		.loc 1 5554 39
 13751 0066 1B02     		lsls	r3, r3, #8
 13752              		.loc 1 5554 36
 13753 0068 7968     		ldr	r1, [r7, #4]
 13754 006a 1831     		adds	r1, r1, #24
 13755 006c 1343     		orrs	r3, r3, r2
 13756 006e 0B60     		str	r3, [r1]
5555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13757              		.loc 1 5555 9
 13758 0070 23E0     		b	.L604
 13759              	.L601:
5556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 13760              		.loc 1 5558 36
 13761 0072 7B68     		ldr	r3, [r7, #4]
 13762 0074 1C33     		adds	r3, r3, #28
 13763 0076 1B68     		ldr	r3, [r3]
 13764 0078 7A68     		ldr	r2, [r7, #4]
 13765 007a 1C32     		adds	r2, r2, #28
 13766 007c 23F07003 		bic	r3, r3, #112
 13767 0080 1360     		str	r3, [r2]
5559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 13768              		.loc 1 5559 36
 13769 0082 7B68     		ldr	r3, [r7, #4]
 13770 0084 1C33     		adds	r3, r3, #28
 13771 0086 1A68     		ldr	r2, [r3]
 13772              		.loc 1 5559 39
 13773 0088 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 13774              		.loc 1 5559 36
 13775 008a 7968     		ldr	r1, [r7, #4]
 13776 008c 1C31     		adds	r1, r1, #28
 13777 008e 1343     		orrs	r3, r3, r2
 13778 0090 0B60     		str	r3, [r1]
5560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13779              		.loc 1 5560 9
 13780 0092 12E0     		b	.L604
 13781              	.L599:
5561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 13782              		.loc 1 5563 36
 13783 0094 7B68     		ldr	r3, [r7, #4]
 13784 0096 1C33     		adds	r3, r3, #28
 13785 0098 1B68     		ldr	r3, [r3]
 13786 009a 7A68     		ldr	r2, [r7, #4]
 13787 009c 1C32     		adds	r2, r2, #28
 13788 009e 23F4E043 		bic	r3, r3, #28672
 13789 00a2 1360     		str	r3, [r2]
5564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 13790              		.loc 1 5564 36
 13791 00a4 7B68     		ldr	r3, [r7, #4]
 13792 00a6 1C33     		adds	r3, r3, #28
 13793 00a8 1A68     		ldr	r2, [r3]
 13794              		.loc 1 5564 50
 13795 00aa 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 13796              		.loc 1 5564 39
 13797 00ac 1B02     		lsls	r3, r3, #8
 13798              		.loc 1 5564 36
 13799 00ae 7968     		ldr	r1, [r7, #4]
 13800 00b0 1C31     		adds	r1, r1, #28
 13801 00b2 1343     		orrs	r3, r3, r2
 13802 00b4 0B60     		str	r3, [r1]
5565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13803              		.loc 1 5565 9
 13804 00b6 00E0     		b	.L604
 13805              	.L605:
5566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13806              		.loc 1 5567 9
 13807 00b8 00BF     		nop
 13808              	.L604:
5568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 13809              		.loc 1 5569 1
 13810 00ba 00BF     		nop
 13811 00bc 0C37     		adds	r7, r7, #12
 13812              		.cfi_def_cfa_offset 4
 13813 00be BD46     		mov	sp, r7
 13814              		.cfi_def_cfa_register 13
 13815              		@ sp needed
 13816 00c0 80BC     		pop	{r7}
 13817              		.cfi_restore 7
 13818              		.cfi_def_cfa_offset 0
 13819 00c2 7047     		bx	lr
 13820              		.cfi_endproc
 13821              	.LFE223:
 13823              		.section	.text.hals_timer_channel_output_pulse_value_config,"ax",%progbits
 13824              		.align	1
 13825              		.global	hals_timer_channel_output_pulse_value_config
 13826              		.syntax unified
 13827              		.thumb
 13828              		.thumb_func
 13829              		.fpu softvfp
 13831              	hals_timer_channel_output_pulse_value_config:
 13832              	.LFB224:
5570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel output pulse value
5573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
5577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
5578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535, (for TIMER1 0x00000000~0xFFFFFFFF)
5581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t
5585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 13833              		.loc 1 5585 1
 13834              		.cfi_startproc
 13835              		@ args = 0, pretend = 0, frame = 16
 13836              		@ frame_needed = 1, uses_anonymous_args = 0
 13837              		@ link register save eliminated.
 13838 0000 80B4     		push	{r7}
 13839              		.cfi_def_cfa_offset 4
 13840              		.cfi_offset 7, -4
 13841 0002 85B0     		sub	sp, sp, #20
 13842              		.cfi_def_cfa_offset 24
 13843 0004 00AF     		add	r7, sp, #0
 13844              		.cfi_def_cfa_register 7
 13845 0006 F860     		str	r0, [r7, #12]
 13846 0008 0B46     		mov	r3, r1
 13847 000a 7A60     		str	r2, [r7, #4]
 13848 000c 7B81     		strh	r3, [r7, #10]	@ movhi
5586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 13849              		.loc 1 5586 5
 13850 000e 7B89     		ldrh	r3, [r7, #10]
 13851 0010 032B     		cmp	r3, #3
 13852 0012 23D8     		bhi	.L614
 13853 0014 01A2     		adr	r2, .L609
 13854 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 13855 001a 00BF     		.p2align 2
 13856              	.L609:
 13857 001c 2D000000 		.word	.L612+1
 13858 0020 39000000 		.word	.L611+1
 13859 0024 45000000 		.word	.L610+1
 13860 0028 51000000 		.word	.L608+1
 13861              		.p2align 1
 13862              	.L612:
5587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 13863              		.loc 1 5589 9
 13864 002c FB68     		ldr	r3, [r7, #12]
 13865 002e 3433     		adds	r3, r3, #52
 13866 0030 1A46     		mov	r2, r3
 13867              		.loc 1 5589 35
 13868 0032 7B68     		ldr	r3, [r7, #4]
 13869 0034 1360     		str	r3, [r2]
5590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13870              		.loc 1 5590 9
 13871 0036 12E0     		b	.L613
 13872              	.L611:
5591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 13873              		.loc 1 5593 9
 13874 0038 FB68     		ldr	r3, [r7, #12]
 13875 003a 3833     		adds	r3, r3, #56
 13876 003c 1A46     		mov	r2, r3
 13877              		.loc 1 5593 35
 13878 003e 7B68     		ldr	r3, [r7, #4]
 13879 0040 1360     		str	r3, [r2]
5594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13880              		.loc 1 5594 9
 13881 0042 0CE0     		b	.L613
 13882              	.L610:
5595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 13883              		.loc 1 5597 9
 13884 0044 FB68     		ldr	r3, [r7, #12]
 13885 0046 3C33     		adds	r3, r3, #60
 13886 0048 1A46     		mov	r2, r3
 13887              		.loc 1 5597 35
 13888 004a 7B68     		ldr	r3, [r7, #4]
 13889 004c 1360     		str	r3, [r2]
5598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13890              		.loc 1 5598 9
 13891 004e 06E0     		b	.L613
 13892              	.L608:
5599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 13893              		.loc 1 5601 9
 13894 0050 FB68     		ldr	r3, [r7, #12]
 13895 0052 4033     		adds	r3, r3, #64
 13896 0054 1A46     		mov	r2, r3
 13897              		.loc 1 5601 35
 13898 0056 7B68     		ldr	r3, [r7, #4]
 13899 0058 1360     		str	r3, [r2]
5602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13900              		.loc 1 5602 9
 13901 005a 00E0     		b	.L613
 13902              	.L614:
5603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13903              		.loc 1 5604 9
 13904 005c 00BF     		nop
 13905              	.L613:
5605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 13906              		.loc 1 5606 1
 13907 005e 00BF     		nop
 13908 0060 1437     		adds	r7, r7, #20
 13909              		.cfi_def_cfa_offset 4
 13910 0062 BD46     		mov	sp, r7
 13911              		.cfi_def_cfa_register 13
 13912              		@ sp needed
 13913 0064 80BC     		pop	{r7}
 13914              		.cfi_restore 7
 13915              		.cfi_def_cfa_offset 0
 13916 0066 7047     		bx	lr
 13917              		.cfi_endproc
 13918              	.LFE224:
 13920              		.section	.text.hals_timer_channel_output_shadow_config,"ax",%progbits
 13921              		.align	1
 13922              		.global	hals_timer_channel_output_shadow_config
 13923              		.syntax unified
 13924              		.thumb
 13925              		.thumb_func
 13926              		.fpu softvfp
 13928              	hals_timer_channel_output_shadow_config:
 13929              	.LFB225:
5607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel output shadow function
5610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
5614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
5615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ocshadow: channel output shadow state
5618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
5620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
5621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocsh
5625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 13930              		.loc 1 5625 1
 13931              		.cfi_startproc
 13932              		@ args = 0, pretend = 0, frame = 8
 13933              		@ frame_needed = 1, uses_anonymous_args = 0
 13934              		@ link register save eliminated.
 13935 0000 80B4     		push	{r7}
 13936              		.cfi_def_cfa_offset 4
 13937              		.cfi_offset 7, -4
 13938 0002 83B0     		sub	sp, sp, #12
 13939              		.cfi_def_cfa_offset 16
 13940 0004 00AF     		add	r7, sp, #0
 13941              		.cfi_def_cfa_register 7
 13942 0006 7860     		str	r0, [r7, #4]
 13943 0008 0B46     		mov	r3, r1
 13944 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 13945 000c 1346     		mov	r3, r2	@ movhi
 13946 000e 3B80     		strh	r3, [r7]	@ movhi
5626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 13947              		.loc 1 5626 5
 13948 0010 7B88     		ldrh	r3, [r7, #2]
 13949 0012 032B     		cmp	r3, #3
 13950 0014 50D8     		bhi	.L623
 13951 0016 01A2     		adr	r2, .L618
 13952 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 13953              		.p2align 2
 13954              	.L618:
 13955 001c 2D000000 		.word	.L621+1
 13956 0020 4F000000 		.word	.L620+1
 13957 0024 73000000 		.word	.L619+1
 13958 0028 95000000 		.word	.L617+1
 13959              		.p2align 1
 13960              	.L621:
5627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 13961              		.loc 1 5629 36
 13962 002c 7B68     		ldr	r3, [r7, #4]
 13963 002e 1833     		adds	r3, r3, #24
 13964 0030 1B68     		ldr	r3, [r3]
 13965 0032 7A68     		ldr	r2, [r7, #4]
 13966 0034 1832     		adds	r2, r2, #24
 13967 0036 23F00803 		bic	r3, r3, #8
 13968 003a 1360     		str	r3, [r2]
5630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 13969              		.loc 1 5630 36
 13970 003c 7B68     		ldr	r3, [r7, #4]
 13971 003e 1833     		adds	r3, r3, #24
 13972 0040 1A68     		ldr	r2, [r3]
 13973              		.loc 1 5630 39
 13974 0042 3B88     		ldrh	r3, [r7]
 13975              		.loc 1 5630 36
 13976 0044 7968     		ldr	r1, [r7, #4]
 13977 0046 1831     		adds	r1, r1, #24
 13978 0048 1343     		orrs	r3, r3, r2
 13979 004a 0B60     		str	r3, [r1]
5631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 13980              		.loc 1 5631 9
 13981 004c 35E0     		b	.L622
 13982              	.L620:
5632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 13983              		.loc 1 5634 36
 13984 004e 7B68     		ldr	r3, [r7, #4]
 13985 0050 1833     		adds	r3, r3, #24
 13986 0052 1B68     		ldr	r3, [r3]
 13987 0054 7A68     		ldr	r2, [r7, #4]
 13988 0056 1832     		adds	r2, r2, #24
 13989 0058 23F40063 		bic	r3, r3, #2048
 13990 005c 1360     		str	r3, [r2]
5635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 13991              		.loc 1 5635 36
 13992 005e 7B68     		ldr	r3, [r7, #4]
 13993 0060 1833     		adds	r3, r3, #24
 13994 0062 1A68     		ldr	r2, [r3]
 13995              		.loc 1 5635 50
 13996 0064 3B88     		ldrh	r3, [r7]
 13997              		.loc 1 5635 39
 13998 0066 1B02     		lsls	r3, r3, #8
 13999              		.loc 1 5635 36
 14000 0068 7968     		ldr	r1, [r7, #4]
 14001 006a 1831     		adds	r1, r1, #24
 14002 006c 1343     		orrs	r3, r3, r2
 14003 006e 0B60     		str	r3, [r1]
5636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14004              		.loc 1 5636 9
 14005 0070 23E0     		b	.L622
 14006              	.L619:
5637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 14007              		.loc 1 5639 36
 14008 0072 7B68     		ldr	r3, [r7, #4]
 14009 0074 1C33     		adds	r3, r3, #28
 14010 0076 1B68     		ldr	r3, [r3]
 14011 0078 7A68     		ldr	r2, [r7, #4]
 14012 007a 1C32     		adds	r2, r2, #28
 14013 007c 23F00803 		bic	r3, r3, #8
 14014 0080 1360     		str	r3, [r2]
5640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 14015              		.loc 1 5640 36
 14016 0082 7B68     		ldr	r3, [r7, #4]
 14017 0084 1C33     		adds	r3, r3, #28
 14018 0086 1A68     		ldr	r2, [r3]
 14019              		.loc 1 5640 39
 14020 0088 3B88     		ldrh	r3, [r7]
 14021              		.loc 1 5640 36
 14022 008a 7968     		ldr	r1, [r7, #4]
 14023 008c 1C31     		adds	r1, r1, #28
 14024 008e 1343     		orrs	r3, r3, r2
 14025 0090 0B60     		str	r3, [r1]
5641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14026              		.loc 1 5641 9
 14027 0092 12E0     		b	.L622
 14028              	.L617:
5642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 14029              		.loc 1 5644 36
 14030 0094 7B68     		ldr	r3, [r7, #4]
 14031 0096 1C33     		adds	r3, r3, #28
 14032 0098 1B68     		ldr	r3, [r3]
 14033 009a 7A68     		ldr	r2, [r7, #4]
 14034 009c 1C32     		adds	r2, r2, #28
 14035 009e 23F40063 		bic	r3, r3, #2048
 14036 00a2 1360     		str	r3, [r2]
5645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 14037              		.loc 1 5645 36
 14038 00a4 7B68     		ldr	r3, [r7, #4]
 14039 00a6 1C33     		adds	r3, r3, #28
 14040 00a8 1A68     		ldr	r2, [r3]
 14041              		.loc 1 5645 50
 14042 00aa 3B88     		ldrh	r3, [r7]
 14043              		.loc 1 5645 39
 14044 00ac 1B02     		lsls	r3, r3, #8
 14045              		.loc 1 5645 36
 14046 00ae 7968     		ldr	r1, [r7, #4]
 14047 00b0 1C31     		adds	r1, r1, #28
 14048 00b2 1343     		orrs	r3, r3, r2
 14049 00b4 0B60     		str	r3, [r1]
5646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14050              		.loc 1 5646 9
 14051 00b6 00E0     		b	.L622
 14052              	.L623:
5647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14053              		.loc 1 5648 9
 14054 00b8 00BF     		nop
 14055              	.L622:
5649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 14056              		.loc 1 5650 1
 14057 00ba 00BF     		nop
 14058 00bc 0C37     		adds	r7, r7, #12
 14059              		.cfi_def_cfa_offset 4
 14060 00be BD46     		mov	sp, r7
 14061              		.cfi_def_cfa_register 13
 14062              		@ sp needed
 14063 00c0 80BC     		pop	{r7}
 14064              		.cfi_restore 7
 14065              		.cfi_def_cfa_offset 0
 14066 00c2 7047     		bx	lr
 14067              		.cfi_endproc
 14068              	.LFE225:
 14070              		.section	.text.hals_timer_channel_output_fast_config,"ax",%progbits
 14071              		.align	1
 14072              		.global	hals_timer_channel_output_fast_config
 14073              		.syntax unified
 14074              		.thumb
 14075              		.thumb_func
 14076              		.fpu softvfp
 14078              	hals_timer_channel_output_fast_config:
 14079              	.LFB226:
5651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel output fast function
5654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
5658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
5659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ocfast: channel output fast function
5662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
5664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
5665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast
5669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 14080              		.loc 1 5669 1
 14081              		.cfi_startproc
 14082              		@ args = 0, pretend = 0, frame = 8
 14083              		@ frame_needed = 1, uses_anonymous_args = 0
 14084              		@ link register save eliminated.
 14085 0000 80B4     		push	{r7}
 14086              		.cfi_def_cfa_offset 4
 14087              		.cfi_offset 7, -4
 14088 0002 83B0     		sub	sp, sp, #12
 14089              		.cfi_def_cfa_offset 16
 14090 0004 00AF     		add	r7, sp, #0
 14091              		.cfi_def_cfa_register 7
 14092 0006 7860     		str	r0, [r7, #4]
 14093 0008 0B46     		mov	r3, r1
 14094 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 14095 000c 1346     		mov	r3, r2	@ movhi
 14096 000e 3B80     		strh	r3, [r7]	@ movhi
5670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 14097              		.loc 1 5670 5
 14098 0010 7B88     		ldrh	r3, [r7, #2]
 14099 0012 032B     		cmp	r3, #3
 14100 0014 50D8     		bhi	.L632
 14101 0016 01A2     		adr	r2, .L627
 14102 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 14103              		.p2align 2
 14104              	.L627:
 14105 001c 2D000000 		.word	.L630+1
 14106 0020 4F000000 		.word	.L629+1
 14107 0024 73000000 		.word	.L628+1
 14108 0028 95000000 		.word	.L626+1
 14109              		.p2align 1
 14110              	.L630:
5671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 14111              		.loc 1 5673 36
 14112 002c 7B68     		ldr	r3, [r7, #4]
 14113 002e 1833     		adds	r3, r3, #24
 14114 0030 1B68     		ldr	r3, [r3]
 14115 0032 7A68     		ldr	r2, [r7, #4]
 14116 0034 1832     		adds	r2, r2, #24
 14117 0036 23F00403 		bic	r3, r3, #4
 14118 003a 1360     		str	r3, [r2]
5674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 14119              		.loc 1 5674 36
 14120 003c 7B68     		ldr	r3, [r7, #4]
 14121 003e 1833     		adds	r3, r3, #24
 14122 0040 1A68     		ldr	r2, [r3]
 14123              		.loc 1 5674 39
 14124 0042 3B88     		ldrh	r3, [r7]
 14125              		.loc 1 5674 36
 14126 0044 7968     		ldr	r1, [r7, #4]
 14127 0046 1831     		adds	r1, r1, #24
 14128 0048 1343     		orrs	r3, r3, r2
 14129 004a 0B60     		str	r3, [r1]
5675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14130              		.loc 1 5675 9
 14131 004c 35E0     		b	.L631
 14132              	.L629:
5676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 14133              		.loc 1 5678 36
 14134 004e 7B68     		ldr	r3, [r7, #4]
 14135 0050 1833     		adds	r3, r3, #24
 14136 0052 1B68     		ldr	r3, [r3]
 14137 0054 7A68     		ldr	r2, [r7, #4]
 14138 0056 1832     		adds	r2, r2, #24
 14139 0058 23F48063 		bic	r3, r3, #1024
 14140 005c 1360     		str	r3, [r2]
5679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 14141              		.loc 1 5679 36
 14142 005e 7B68     		ldr	r3, [r7, #4]
 14143 0060 1833     		adds	r3, r3, #24
 14144 0062 1A68     		ldr	r2, [r3]
 14145              		.loc 1 5679 50
 14146 0064 3B88     		ldrh	r3, [r7]
 14147              		.loc 1 5679 39
 14148 0066 1B02     		lsls	r3, r3, #8
 14149              		.loc 1 5679 36
 14150 0068 7968     		ldr	r1, [r7, #4]
 14151 006a 1831     		adds	r1, r1, #24
 14152 006c 1343     		orrs	r3, r3, r2
 14153 006e 0B60     		str	r3, [r1]
5680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14154              		.loc 1 5680 9
 14155 0070 23E0     		b	.L631
 14156              	.L628:
5681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 14157              		.loc 1 5683 36
 14158 0072 7B68     		ldr	r3, [r7, #4]
 14159 0074 1C33     		adds	r3, r3, #28
 14160 0076 1B68     		ldr	r3, [r3]
 14161 0078 7A68     		ldr	r2, [r7, #4]
 14162 007a 1C32     		adds	r2, r2, #28
 14163 007c 23F00403 		bic	r3, r3, #4
 14164 0080 1360     		str	r3, [r2]
5684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 14165              		.loc 1 5684 36
 14166 0082 7B68     		ldr	r3, [r7, #4]
 14167 0084 1C33     		adds	r3, r3, #28
 14168 0086 1A68     		ldr	r2, [r3]
 14169              		.loc 1 5684 39
 14170 0088 3B88     		ldrh	r3, [r7]
 14171              		.loc 1 5684 36
 14172 008a 7968     		ldr	r1, [r7, #4]
 14173 008c 1C31     		adds	r1, r1, #28
 14174 008e 1343     		orrs	r3, r3, r2
 14175 0090 0B60     		str	r3, [r1]
5685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14176              		.loc 1 5685 9
 14177 0092 12E0     		b	.L631
 14178              	.L626:
5686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 14179              		.loc 1 5688 36
 14180 0094 7B68     		ldr	r3, [r7, #4]
 14181 0096 1C33     		adds	r3, r3, #28
 14182 0098 1B68     		ldr	r3, [r3]
 14183 009a 7A68     		ldr	r2, [r7, #4]
 14184 009c 1C32     		adds	r2, r2, #28
 14185 009e 23F48063 		bic	r3, r3, #1024
 14186 00a2 1360     		str	r3, [r2]
5689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 14187              		.loc 1 5689 36
 14188 00a4 7B68     		ldr	r3, [r7, #4]
 14189 00a6 1C33     		adds	r3, r3, #28
 14190 00a8 1A68     		ldr	r2, [r3]
 14191              		.loc 1 5689 50
 14192 00aa 3B88     		ldrh	r3, [r7]
 14193              		.loc 1 5689 39
 14194 00ac 1B02     		lsls	r3, r3, #8
 14195              		.loc 1 5689 36
 14196 00ae 7968     		ldr	r1, [r7, #4]
 14197 00b0 1C31     		adds	r1, r1, #28
 14198 00b2 1343     		orrs	r3, r3, r2
 14199 00b4 0B60     		str	r3, [r1]
5690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14200              		.loc 1 5690 9
 14201 00b6 00E0     		b	.L631
 14202              	.L632:
5691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14203              		.loc 1 5692 9
 14204 00b8 00BF     		nop
 14205              	.L631:
5693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 14206              		.loc 1 5694 1
 14207 00ba 00BF     		nop
 14208 00bc 0C37     		adds	r7, r7, #12
 14209              		.cfi_def_cfa_offset 4
 14210 00be BD46     		mov	sp, r7
 14211              		.cfi_def_cfa_register 13
 14212              		@ sp needed
 14213 00c0 80BC     		pop	{r7}
 14214              		.cfi_restore 7
 14215              		.cfi_def_cfa_offset 0
 14216 00c2 7047     		bx	lr
 14217              		.cfi_endproc
 14218              	.LFE226:
 14220              		.section	.text.hals_timer_channel_output_clear_config,"ax",%progbits
 14221              		.align	1
 14222              		.global	hals_timer_channel_output_clear_config
 14223              		.syntax unified
 14224              		.thumb
 14225              		.thumb_func
 14226              		.fpu softvfp
 14228              	hals_timer_channel_output_clear_config:
 14229              	.LFB227:
5695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel output clear function
5698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  occlear: channel output clear function
5706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
5708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
5709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occle
5713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 14230              		.loc 1 5713 1
 14231              		.cfi_startproc
 14232              		@ args = 0, pretend = 0, frame = 8
 14233              		@ frame_needed = 1, uses_anonymous_args = 0
 14234              		@ link register save eliminated.
 14235 0000 80B4     		push	{r7}
 14236              		.cfi_def_cfa_offset 4
 14237              		.cfi_offset 7, -4
 14238 0002 83B0     		sub	sp, sp, #12
 14239              		.cfi_def_cfa_offset 16
 14240 0004 00AF     		add	r7, sp, #0
 14241              		.cfi_def_cfa_register 7
 14242 0006 7860     		str	r0, [r7, #4]
 14243 0008 0B46     		mov	r3, r1
 14244 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 14245 000c 1346     		mov	r3, r2	@ movhi
 14246 000e 3B80     		strh	r3, [r7]	@ movhi
5714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 14247              		.loc 1 5714 5
 14248 0010 7B88     		ldrh	r3, [r7, #2]
 14249 0012 032B     		cmp	r3, #3
 14250 0014 50D8     		bhi	.L641
 14251 0016 01A2     		adr	r2, .L636
 14252 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 14253              		.p2align 2
 14254              	.L636:
 14255 001c 2D000000 		.word	.L639+1
 14256 0020 4F000000 		.word	.L638+1
 14257 0024 73000000 		.word	.L637+1
 14258 0028 95000000 		.word	.L635+1
 14259              		.p2align 1
 14260              	.L639:
5715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 14261              		.loc 1 5717 36
 14262 002c 7B68     		ldr	r3, [r7, #4]
 14263 002e 1833     		adds	r3, r3, #24
 14264 0030 1B68     		ldr	r3, [r3]
 14265 0032 7A68     		ldr	r2, [r7, #4]
 14266 0034 1832     		adds	r2, r2, #24
 14267 0036 23F08003 		bic	r3, r3, #128
 14268 003a 1360     		str	r3, [r2]
5718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 14269              		.loc 1 5718 36
 14270 003c 7B68     		ldr	r3, [r7, #4]
 14271 003e 1833     		adds	r3, r3, #24
 14272 0040 1A68     		ldr	r2, [r3]
 14273              		.loc 1 5718 39
 14274 0042 3B88     		ldrh	r3, [r7]
 14275              		.loc 1 5718 36
 14276 0044 7968     		ldr	r1, [r7, #4]
 14277 0046 1831     		adds	r1, r1, #24
 14278 0048 1343     		orrs	r3, r3, r2
 14279 004a 0B60     		str	r3, [r1]
5719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14280              		.loc 1 5719 9
 14281 004c 35E0     		b	.L640
 14282              	.L638:
5720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 14283              		.loc 1 5722 36
 14284 004e 7B68     		ldr	r3, [r7, #4]
 14285 0050 1833     		adds	r3, r3, #24
 14286 0052 1B68     		ldr	r3, [r3]
 14287 0054 7A68     		ldr	r2, [r7, #4]
 14288 0056 1832     		adds	r2, r2, #24
 14289 0058 23F40043 		bic	r3, r3, #32768
 14290 005c 1360     		str	r3, [r2]
5723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 14291              		.loc 1 5723 36
 14292 005e 7B68     		ldr	r3, [r7, #4]
 14293 0060 1833     		adds	r3, r3, #24
 14294 0062 1A68     		ldr	r2, [r3]
 14295              		.loc 1 5723 50
 14296 0064 3B88     		ldrh	r3, [r7]
 14297              		.loc 1 5723 39
 14298 0066 1B02     		lsls	r3, r3, #8
 14299              		.loc 1 5723 36
 14300 0068 7968     		ldr	r1, [r7, #4]
 14301 006a 1831     		adds	r1, r1, #24
 14302 006c 1343     		orrs	r3, r3, r2
 14303 006e 0B60     		str	r3, [r1]
5724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14304              		.loc 1 5724 9
 14305 0070 23E0     		b	.L640
 14306              	.L637:
5725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 14307              		.loc 1 5727 36
 14308 0072 7B68     		ldr	r3, [r7, #4]
 14309 0074 1C33     		adds	r3, r3, #28
 14310 0076 1B68     		ldr	r3, [r3]
 14311 0078 7A68     		ldr	r2, [r7, #4]
 14312 007a 1C32     		adds	r2, r2, #28
 14313 007c 23F08003 		bic	r3, r3, #128
 14314 0080 1360     		str	r3, [r2]
5728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 14315              		.loc 1 5728 36
 14316 0082 7B68     		ldr	r3, [r7, #4]
 14317 0084 1C33     		adds	r3, r3, #28
 14318 0086 1A68     		ldr	r2, [r3]
 14319              		.loc 1 5728 39
 14320 0088 3B88     		ldrh	r3, [r7]
 14321              		.loc 1 5728 36
 14322 008a 7968     		ldr	r1, [r7, #4]
 14323 008c 1C31     		adds	r1, r1, #28
 14324 008e 1343     		orrs	r3, r3, r2
 14325 0090 0B60     		str	r3, [r1]
5729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14326              		.loc 1 5729 9
 14327 0092 12E0     		b	.L640
 14328              	.L635:
5730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 14329              		.loc 1 5732 36
 14330 0094 7B68     		ldr	r3, [r7, #4]
 14331 0096 1C33     		adds	r3, r3, #28
 14332 0098 1B68     		ldr	r3, [r3]
 14333 009a 7A68     		ldr	r2, [r7, #4]
 14334 009c 1C32     		adds	r2, r2, #28
 14335 009e 23F40043 		bic	r3, r3, #32768
 14336 00a2 1360     		str	r3, [r2]
5733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 14337              		.loc 1 5733 36
 14338 00a4 7B68     		ldr	r3, [r7, #4]
 14339 00a6 1C33     		adds	r3, r3, #28
 14340 00a8 1A68     		ldr	r2, [r3]
 14341              		.loc 1 5733 50
 14342 00aa 3B88     		ldrh	r3, [r7]
 14343              		.loc 1 5733 39
 14344 00ac 1B02     		lsls	r3, r3, #8
 14345              		.loc 1 5733 36
 14346 00ae 7968     		ldr	r1, [r7, #4]
 14347 00b0 1C31     		adds	r1, r1, #28
 14348 00b2 1343     		orrs	r3, r3, r2
 14349 00b4 0B60     		str	r3, [r1]
5734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14350              		.loc 1 5734 9
 14351 00b6 00E0     		b	.L640
 14352              	.L641:
5735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14353              		.loc 1 5736 9
 14354 00b8 00BF     		nop
 14355              	.L640:
5737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 14356              		.loc 1 5738 1
 14357 00ba 00BF     		nop
 14358 00bc 0C37     		adds	r7, r7, #12
 14359              		.cfi_def_cfa_offset 4
 14360 00be BD46     		mov	sp, r7
 14361              		.cfi_def_cfa_register 13
 14362              		@ sp needed
 14363 00c0 80BC     		pop	{r7}
 14364              		.cfi_restore 7
 14365              		.cfi_def_cfa_offset 0
 14366 00c2 7047     		bx	lr
 14367              		.cfi_endproc
 14368              	.LFE227:
 14370              		.section	.text.hals_timer_channel_output_polarity_config,"ax",%progbits
 14371              		.align	1
 14372              		.global	hals_timer_channel_output_polarity_config
 14373              		.syntax unified
 14374              		.thumb
 14375              		.thumb_func
 14376              		.fpu softvfp
 14378              	hals_timer_channel_output_polarity_config:
 14379              	.LFB228:
5739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel output polarity
5742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
5746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
5747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ocpolarity: channel output polarity
5750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
5752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
5753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t oc
5757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 14380              		.loc 1 5757 1
 14381              		.cfi_startproc
 14382              		@ args = 0, pretend = 0, frame = 8
 14383              		@ frame_needed = 1, uses_anonymous_args = 0
 14384              		@ link register save eliminated.
 14385 0000 80B4     		push	{r7}
 14386              		.cfi_def_cfa_offset 4
 14387              		.cfi_offset 7, -4
 14388 0002 83B0     		sub	sp, sp, #12
 14389              		.cfi_def_cfa_offset 16
 14390 0004 00AF     		add	r7, sp, #0
 14391              		.cfi_def_cfa_register 7
 14392 0006 7860     		str	r0, [r7, #4]
 14393 0008 0B46     		mov	r3, r1
 14394 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 14395 000c 1346     		mov	r3, r2	@ movhi
 14396 000e 3B80     		strh	r3, [r7]	@ movhi
5758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 14397              		.loc 1 5758 5
 14398 0010 7B88     		ldrh	r3, [r7, #2]
 14399 0012 032B     		cmp	r3, #3
 14400 0014 51D8     		bhi	.L650
 14401 0016 01A2     		adr	r2, .L645
 14402 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 14403              		.p2align 2
 14404              	.L645:
 14405 001c 2D000000 		.word	.L648+1
 14406 0020 4F000000 		.word	.L647+1
 14407 0024 73000000 		.word	.L646+1
 14408 0028 97000000 		.word	.L644+1
 14409              		.p2align 1
 14410              	.L648:
5759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 14411              		.loc 1 5761 36
 14412 002c 7B68     		ldr	r3, [r7, #4]
 14413 002e 2033     		adds	r3, r3, #32
 14414 0030 1B68     		ldr	r3, [r3]
 14415 0032 7A68     		ldr	r2, [r7, #4]
 14416 0034 2032     		adds	r2, r2, #32
 14417 0036 23F00203 		bic	r3, r3, #2
 14418 003a 1360     		str	r3, [r2]
5762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 14419              		.loc 1 5762 36
 14420 003c 7B68     		ldr	r3, [r7, #4]
 14421 003e 2033     		adds	r3, r3, #32
 14422 0040 1A68     		ldr	r2, [r3]
 14423              		.loc 1 5762 39
 14424 0042 3B88     		ldrh	r3, [r7]
 14425              		.loc 1 5762 36
 14426 0044 7968     		ldr	r1, [r7, #4]
 14427 0046 2031     		adds	r1, r1, #32
 14428 0048 1343     		orrs	r3, r3, r2
 14429 004a 0B60     		str	r3, [r1]
5763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14430              		.loc 1 5763 9
 14431 004c 36E0     		b	.L649
 14432              	.L647:
5764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 14433              		.loc 1 5766 36
 14434 004e 7B68     		ldr	r3, [r7, #4]
 14435 0050 2033     		adds	r3, r3, #32
 14436 0052 1B68     		ldr	r3, [r3]
 14437 0054 7A68     		ldr	r2, [r7, #4]
 14438 0056 2032     		adds	r2, r2, #32
 14439 0058 23F02003 		bic	r3, r3, #32
 14440 005c 1360     		str	r3, [r2]
5767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 14441              		.loc 1 5767 36
 14442 005e 7B68     		ldr	r3, [r7, #4]
 14443 0060 2033     		adds	r3, r3, #32
 14444 0062 1A68     		ldr	r2, [r3]
 14445              		.loc 1 5767 50
 14446 0064 3B88     		ldrh	r3, [r7]
 14447              		.loc 1 5767 39
 14448 0066 1B01     		lsls	r3, r3, #4
 14449              		.loc 1 5767 36
 14450 0068 7968     		ldr	r1, [r7, #4]
 14451 006a 2031     		adds	r1, r1, #32
 14452 006c 1343     		orrs	r3, r3, r2
 14453 006e 0B60     		str	r3, [r1]
5768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14454              		.loc 1 5768 9
 14455 0070 24E0     		b	.L649
 14456              	.L646:
5769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 14457              		.loc 1 5771 36
 14458 0072 7B68     		ldr	r3, [r7, #4]
 14459 0074 2033     		adds	r3, r3, #32
 14460 0076 1B68     		ldr	r3, [r3]
 14461 0078 7A68     		ldr	r2, [r7, #4]
 14462 007a 2032     		adds	r2, r2, #32
 14463 007c 23F40073 		bic	r3, r3, #512
 14464 0080 1360     		str	r3, [r2]
5772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 14465              		.loc 1 5772 36
 14466 0082 7B68     		ldr	r3, [r7, #4]
 14467 0084 2033     		adds	r3, r3, #32
 14468 0086 1A68     		ldr	r2, [r3]
 14469              		.loc 1 5772 50
 14470 0088 3B88     		ldrh	r3, [r7]
 14471              		.loc 1 5772 39
 14472 008a 1B02     		lsls	r3, r3, #8
 14473              		.loc 1 5772 36
 14474 008c 7968     		ldr	r1, [r7, #4]
 14475 008e 2031     		adds	r1, r1, #32
 14476 0090 1343     		orrs	r3, r3, r2
 14477 0092 0B60     		str	r3, [r1]
5773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14478              		.loc 1 5773 9
 14479 0094 12E0     		b	.L649
 14480              	.L644:
5774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 14481              		.loc 1 5776 36
 14482 0096 7B68     		ldr	r3, [r7, #4]
 14483 0098 2033     		adds	r3, r3, #32
 14484 009a 1B68     		ldr	r3, [r3]
 14485 009c 7A68     		ldr	r2, [r7, #4]
 14486 009e 2032     		adds	r2, r2, #32
 14487 00a0 23F40053 		bic	r3, r3, #8192
 14488 00a4 1360     		str	r3, [r2]
5777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 14489              		.loc 1 5777 36
 14490 00a6 7B68     		ldr	r3, [r7, #4]
 14491 00a8 2033     		adds	r3, r3, #32
 14492 00aa 1A68     		ldr	r2, [r3]
 14493              		.loc 1 5777 50
 14494 00ac 3B88     		ldrh	r3, [r7]
 14495              		.loc 1 5777 39
 14496 00ae 1B03     		lsls	r3, r3, #12
 14497              		.loc 1 5777 36
 14498 00b0 7968     		ldr	r1, [r7, #4]
 14499 00b2 2031     		adds	r1, r1, #32
 14500 00b4 1343     		orrs	r3, r3, r2
 14501 00b6 0B60     		str	r3, [r1]
5778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14502              		.loc 1 5778 9
 14503 00b8 00E0     		b	.L649
 14504              	.L650:
5779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14505              		.loc 1 5780 9
 14506 00ba 00BF     		nop
 14507              	.L649:
5781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 14508              		.loc 1 5782 1
 14509 00bc 00BF     		nop
 14510 00be 0C37     		adds	r7, r7, #12
 14511              		.cfi_def_cfa_offset 4
 14512 00c0 BD46     		mov	sp, r7
 14513              		.cfi_def_cfa_register 13
 14514              		@ sp needed
 14515 00c2 80BC     		pop	{r7}
 14516              		.cfi_restore 7
 14517              		.cfi_def_cfa_offset 0
 14518 00c4 7047     		bx	lr
 14519              		.cfi_endproc
 14520              	.LFE228:
 14522 00c6 00BF     		.section	.text.hals_timer_channel_complementary_output_polarity_config,"ax",%progbits
 14523              		.align	1
 14524              		.global	hals_timer_channel_complementary_output_polarity_config
 14525              		.syntax unified
 14526              		.thumb
 14527              		.thumb_func
 14528              		.fpu softvfp
 14530              	hals_timer_channel_complementary_output_polarity_config:
 14531              	.LFB229:
5783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel complementary output polarity
5786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
5790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
5791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
5792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
5793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
5795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
5796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channe
5800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 14532              		.loc 1 5800 1
 14533              		.cfi_startproc
 14534              		@ args = 0, pretend = 0, frame = 8
 14535              		@ frame_needed = 1, uses_anonymous_args = 0
 14536              		@ link register save eliminated.
 14537 0000 80B4     		push	{r7}
 14538              		.cfi_def_cfa_offset 4
 14539              		.cfi_offset 7, -4
 14540 0002 83B0     		sub	sp, sp, #12
 14541              		.cfi_def_cfa_offset 16
 14542 0004 00AF     		add	r7, sp, #0
 14543              		.cfi_def_cfa_register 7
 14544 0006 7860     		str	r0, [r7, #4]
 14545 0008 0B46     		mov	r3, r1
 14546 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 14547 000c 1346     		mov	r3, r2	@ movhi
 14548 000e 3B80     		strh	r3, [r7]	@ movhi
5801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 14549              		.loc 1 5801 5
 14550 0010 7B88     		ldrh	r3, [r7, #2]
 14551 0012 032B     		cmp	r3, #3
 14552 0014 51D8     		bhi	.L659
 14553 0016 01A2     		adr	r2, .L654
 14554 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 14555              		.p2align 2
 14556              	.L654:
 14557 001c 2D000000 		.word	.L657+1
 14558 0020 4F000000 		.word	.L656+1
 14559 0024 73000000 		.word	.L655+1
 14560 0028 97000000 		.word	.L653+1
 14561              		.p2align 1
 14562              	.L657:
5802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 14563              		.loc 1 5804 36
 14564 002c 7B68     		ldr	r3, [r7, #4]
 14565 002e 2033     		adds	r3, r3, #32
 14566 0030 1B68     		ldr	r3, [r3]
 14567 0032 7A68     		ldr	r2, [r7, #4]
 14568 0034 2032     		adds	r2, r2, #32
 14569 0036 23F00803 		bic	r3, r3, #8
 14570 003a 1360     		str	r3, [r2]
5805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 14571              		.loc 1 5805 36
 14572 003c 7B68     		ldr	r3, [r7, #4]
 14573 003e 2033     		adds	r3, r3, #32
 14574 0040 1A68     		ldr	r2, [r3]
 14575              		.loc 1 5805 39
 14576 0042 3B88     		ldrh	r3, [r7]
 14577              		.loc 1 5805 36
 14578 0044 7968     		ldr	r1, [r7, #4]
 14579 0046 2031     		adds	r1, r1, #32
 14580 0048 1343     		orrs	r3, r3, r2
 14581 004a 0B60     		str	r3, [r1]
5806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14582              		.loc 1 5806 9
 14583 004c 36E0     		b	.L658
 14584              	.L656:
5807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 14585              		.loc 1 5809 36
 14586 004e 7B68     		ldr	r3, [r7, #4]
 14587 0050 2033     		adds	r3, r3, #32
 14588 0052 1B68     		ldr	r3, [r3]
 14589 0054 7A68     		ldr	r2, [r7, #4]
 14590 0056 2032     		adds	r2, r2, #32
 14591 0058 23F08003 		bic	r3, r3, #128
 14592 005c 1360     		str	r3, [r2]
5810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 14593              		.loc 1 5810 36
 14594 005e 7B68     		ldr	r3, [r7, #4]
 14595 0060 2033     		adds	r3, r3, #32
 14596 0062 1A68     		ldr	r2, [r3]
 14597              		.loc 1 5810 50
 14598 0064 3B88     		ldrh	r3, [r7]
 14599              		.loc 1 5810 39
 14600 0066 1B01     		lsls	r3, r3, #4
 14601              		.loc 1 5810 36
 14602 0068 7968     		ldr	r1, [r7, #4]
 14603 006a 2031     		adds	r1, r1, #32
 14604 006c 1343     		orrs	r3, r3, r2
 14605 006e 0B60     		str	r3, [r1]
5811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14606              		.loc 1 5811 9
 14607 0070 24E0     		b	.L658
 14608              	.L655:
5812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 14609              		.loc 1 5814 36
 14610 0072 7B68     		ldr	r3, [r7, #4]
 14611 0074 2033     		adds	r3, r3, #32
 14612 0076 1B68     		ldr	r3, [r3]
 14613 0078 7A68     		ldr	r2, [r7, #4]
 14614 007a 2032     		adds	r2, r2, #32
 14615 007c 23F40063 		bic	r3, r3, #2048
 14616 0080 1360     		str	r3, [r2]
5815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 14617              		.loc 1 5815 36
 14618 0082 7B68     		ldr	r3, [r7, #4]
 14619 0084 2033     		adds	r3, r3, #32
 14620 0086 1A68     		ldr	r2, [r3]
 14621              		.loc 1 5815 50
 14622 0088 3B88     		ldrh	r3, [r7]
 14623              		.loc 1 5815 39
 14624 008a 1B02     		lsls	r3, r3, #8
 14625              		.loc 1 5815 36
 14626 008c 7968     		ldr	r1, [r7, #4]
 14627 008e 2031     		adds	r1, r1, #32
 14628 0090 1343     		orrs	r3, r3, r2
 14629 0092 0B60     		str	r3, [r1]
5816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14630              		.loc 1 5816 9
 14631 0094 12E0     		b	.L658
 14632              	.L653:
5817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3NP);
 14633              		.loc 1 5819 36
 14634 0096 7B68     		ldr	r3, [r7, #4]
 14635 0098 2033     		adds	r3, r3, #32
 14636 009a 1B68     		ldr	r3, [r3]
 14637 009c 7A68     		ldr	r2, [r7, #4]
 14638 009e 2032     		adds	r2, r2, #32
 14639 00a0 23F40043 		bic	r3, r3, #32768
 14640 00a4 1360     		str	r3, [r2]
5820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 12U);
 14641              		.loc 1 5820 36
 14642 00a6 7B68     		ldr	r3, [r7, #4]
 14643 00a8 2033     		adds	r3, r3, #32
 14644 00aa 1A68     		ldr	r2, [r3]
 14645              		.loc 1 5820 50
 14646 00ac 3B88     		ldrh	r3, [r7]
 14647              		.loc 1 5820 39
 14648 00ae 1B03     		lsls	r3, r3, #12
 14649              		.loc 1 5820 36
 14650 00b0 7968     		ldr	r1, [r7, #4]
 14651 00b2 2031     		adds	r1, r1, #32
 14652 00b4 1343     		orrs	r3, r3, r2
 14653 00b6 0B60     		str	r3, [r1]
5821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14654              		.loc 1 5821 9
 14655 00b8 00E0     		b	.L658
 14656              	.L659:
5822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14657              		.loc 1 5823 9
 14658 00ba 00BF     		nop
 14659              	.L658:
5824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 14660              		.loc 1 5825 1
 14661 00bc 00BF     		nop
 14662 00be 0C37     		adds	r7, r7, #12
 14663              		.cfi_def_cfa_offset 4
 14664 00c0 BD46     		mov	sp, r7
 14665              		.cfi_def_cfa_register 13
 14666              		@ sp needed
 14667 00c2 80BC     		pop	{r7}
 14668              		.cfi_restore 7
 14669              		.cfi_def_cfa_offset 0
 14670 00c4 7047     		bx	lr
 14671              		.cfi_endproc
 14672              	.LFE229:
 14674 00c6 00BF     		.section	.text.hals_timer_channel_output_state_config,"ax",%progbits
 14675              		.align	1
 14676              		.global	hals_timer_channel_output_state_config
 14677              		.syntax unified
 14678              		.thumb
 14679              		.thumb_func
 14680              		.fpu softvfp
 14682              	hals_timer_channel_output_state_config:
 14683              	.LFB230:
5826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel enable state
5829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
5830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
5833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
5834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  state: TIMER channel enable state
5837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable
5839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable
5840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state
5844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 14684              		.loc 1 5844 1
 14685              		.cfi_startproc
 14686              		@ args = 0, pretend = 0, frame = 16
 14687              		@ frame_needed = 1, uses_anonymous_args = 0
 14688              		@ link register save eliminated.
 14689 0000 80B4     		push	{r7}
 14690              		.cfi_def_cfa_offset 4
 14691              		.cfi_offset 7, -4
 14692 0002 85B0     		sub	sp, sp, #20
 14693              		.cfi_def_cfa_offset 24
 14694 0004 00AF     		add	r7, sp, #0
 14695              		.cfi_def_cfa_register 7
 14696 0006 F860     		str	r0, [r7, #12]
 14697 0008 0B46     		mov	r3, r1
 14698 000a 7A60     		str	r2, [r7, #4]
 14699 000c 7B81     		strh	r3, [r7, #10]	@ movhi
5845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 14700              		.loc 1 5845 5
 14701 000e 7B89     		ldrh	r3, [r7, #10]
 14702 0010 032B     		cmp	r3, #3
 14703 0012 53D8     		bhi	.L668
 14704 0014 01A2     		adr	r2, .L663
 14705 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 14706 001a 00BF     		.p2align 2
 14707              	.L663:
 14708 001c 2D000000 		.word	.L666+1
 14709 0020 51000000 		.word	.L665+1
 14710 0024 75000000 		.word	.L664+1
 14711 0028 99000000 		.word	.L662+1
 14712              		.p2align 1
 14713              	.L666:
5846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 14714              		.loc 1 5848 36
 14715 002c FB68     		ldr	r3, [r7, #12]
 14716 002e 2033     		adds	r3, r3, #32
 14717 0030 1B68     		ldr	r3, [r3]
 14718 0032 FA68     		ldr	r2, [r7, #12]
 14719 0034 2032     		adds	r2, r2, #32
 14720 0036 23F00103 		bic	r3, r3, #1
 14721 003a 1360     		str	r3, [r2]
5849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 14722              		.loc 1 5849 36
 14723 003c FB68     		ldr	r3, [r7, #12]
 14724 003e 2033     		adds	r3, r3, #32
 14725 0040 1A68     		ldr	r2, [r3]
 14726 0042 FB68     		ldr	r3, [r7, #12]
 14727 0044 2033     		adds	r3, r3, #32
 14728 0046 1946     		mov	r1, r3
 14729 0048 7B68     		ldr	r3, [r7, #4]
 14730 004a 1343     		orrs	r3, r3, r2
 14731 004c 0B60     		str	r3, [r1]
5850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14732              		.loc 1 5850 9
 14733 004e 36E0     		b	.L667
 14734              	.L665:
5851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 14735              		.loc 1 5853 36
 14736 0050 FB68     		ldr	r3, [r7, #12]
 14737 0052 2033     		adds	r3, r3, #32
 14738 0054 1B68     		ldr	r3, [r3]
 14739 0056 FA68     		ldr	r2, [r7, #12]
 14740 0058 2032     		adds	r2, r2, #32
 14741 005a 23F01003 		bic	r3, r3, #16
 14742 005e 1360     		str	r3, [r2]
5854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 14743              		.loc 1 5854 36
 14744 0060 FB68     		ldr	r3, [r7, #12]
 14745 0062 2033     		adds	r3, r3, #32
 14746 0064 1A68     		ldr	r2, [r3]
 14747              		.loc 1 5854 39
 14748 0066 7B68     		ldr	r3, [r7, #4]
 14749 0068 1B01     		lsls	r3, r3, #4
 14750              		.loc 1 5854 36
 14751 006a F968     		ldr	r1, [r7, #12]
 14752 006c 2031     		adds	r1, r1, #32
 14753 006e 1343     		orrs	r3, r3, r2
 14754 0070 0B60     		str	r3, [r1]
5855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14755              		.loc 1 5855 9
 14756 0072 24E0     		b	.L667
 14757              	.L664:
5856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 14758              		.loc 1 5858 36
 14759 0074 FB68     		ldr	r3, [r7, #12]
 14760 0076 2033     		adds	r3, r3, #32
 14761 0078 1B68     		ldr	r3, [r3]
 14762 007a FA68     		ldr	r2, [r7, #12]
 14763 007c 2032     		adds	r2, r2, #32
 14764 007e 23F48073 		bic	r3, r3, #256
 14765 0082 1360     		str	r3, [r2]
5859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 14766              		.loc 1 5859 36
 14767 0084 FB68     		ldr	r3, [r7, #12]
 14768 0086 2033     		adds	r3, r3, #32
 14769 0088 1A68     		ldr	r2, [r3]
 14770              		.loc 1 5859 39
 14771 008a 7B68     		ldr	r3, [r7, #4]
 14772 008c 1B02     		lsls	r3, r3, #8
 14773              		.loc 1 5859 36
 14774 008e F968     		ldr	r1, [r7, #12]
 14775 0090 2031     		adds	r1, r1, #32
 14776 0092 1343     		orrs	r3, r3, r2
 14777 0094 0B60     		str	r3, [r1]
5860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14778              		.loc 1 5860 9
 14779 0096 12E0     		b	.L667
 14780              	.L662:
5861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 14781              		.loc 1 5863 36
 14782 0098 FB68     		ldr	r3, [r7, #12]
 14783 009a 2033     		adds	r3, r3, #32
 14784 009c 1B68     		ldr	r3, [r3]
 14785 009e FA68     		ldr	r2, [r7, #12]
 14786 00a0 2032     		adds	r2, r2, #32
 14787 00a2 23F48053 		bic	r3, r3, #4096
 14788 00a6 1360     		str	r3, [r2]
5864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 14789              		.loc 1 5864 36
 14790 00a8 FB68     		ldr	r3, [r7, #12]
 14791 00aa 2033     		adds	r3, r3, #32
 14792 00ac 1A68     		ldr	r2, [r3]
 14793              		.loc 1 5864 39
 14794 00ae 7B68     		ldr	r3, [r7, #4]
 14795 00b0 1B03     		lsls	r3, r3, #12
 14796              		.loc 1 5864 36
 14797 00b2 F968     		ldr	r1, [r7, #12]
 14798 00b4 2031     		adds	r1, r1, #32
 14799 00b6 1343     		orrs	r3, r3, r2
 14800 00b8 0B60     		str	r3, [r1]
5865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14801              		.loc 1 5865 9
 14802 00ba 00E0     		b	.L667
 14803              	.L668:
5866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14804              		.loc 1 5867 9
 14805 00bc 00BF     		nop
 14806              	.L667:
5868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 14807              		.loc 1 5869 1
 14808 00be 00BF     		nop
 14809 00c0 1437     		adds	r7, r7, #20
 14810              		.cfi_def_cfa_offset 4
 14811 00c2 BD46     		mov	sp, r7
 14812              		.cfi_def_cfa_register 13
 14813              		@ sp needed
 14814 00c4 80BC     		pop	{r7}
 14815              		.cfi_restore 7
 14816              		.cfi_def_cfa_offset 0
 14817 00c6 7047     		bx	lr
 14818              		.cfi_endproc
 14819              	.LFE230:
 14821              		.section	.text.hals_timer_channel_complementary_output_state_config,"ax",%progbits
 14822              		.align	1
 14823              		.global	hals_timer_channel_complementary_output_state_config
 14824              		.syntax unified
 14825              		.thumb
 14826              		.thumb_func
 14827              		.fpu softvfp
 14829              	hals_timer_channel_complementary_output_state_config:
 14830              	.LFB231:
5870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel complementary output enable state
5873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
5874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
5877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
5878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
5879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
5880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable
5882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable
5883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
5885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, 
5887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 14831              		.loc 1 5887 1
 14832              		.cfi_startproc
 14833              		@ args = 0, pretend = 0, frame = 8
 14834              		@ frame_needed = 1, uses_anonymous_args = 0
 14835              		@ link register save eliminated.
 14836 0000 80B4     		push	{r7}
 14837              		.cfi_def_cfa_offset 4
 14838              		.cfi_offset 7, -4
 14839 0002 83B0     		sub	sp, sp, #12
 14840              		.cfi_def_cfa_offset 16
 14841 0004 00AF     		add	r7, sp, #0
 14842              		.cfi_def_cfa_register 7
 14843 0006 7860     		str	r0, [r7, #4]
 14844 0008 0B46     		mov	r3, r1
 14845 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 14846 000c 1346     		mov	r3, r2	@ movhi
 14847 000e 3B80     		strh	r3, [r7]	@ movhi
5888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 14848              		.loc 1 5888 5
 14849 0010 7B88     		ldrh	r3, [r7, #2]
 14850 0012 022B     		cmp	r3, #2
 14851 0014 29D0     		beq	.L670
 14852 0016 022B     		cmp	r3, #2
 14853 0018 39DC     		bgt	.L675
 14854 001a 002B     		cmp	r3, #0
 14855 001c 02D0     		beq	.L672
 14856 001e 012B     		cmp	r3, #1
 14857 0020 11D0     		beq	.L673
5889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
5892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
5893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
5894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
5897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
5898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
5899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
5902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
5903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
5904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
5905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14858              		.loc 1 5905 9
 14859 0022 34E0     		b	.L675
 14860              	.L672:
5891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 14861              		.loc 1 5891 36
 14862 0024 7B68     		ldr	r3, [r7, #4]
 14863 0026 2033     		adds	r3, r3, #32
 14864 0028 1B68     		ldr	r3, [r3]
 14865 002a 7A68     		ldr	r2, [r7, #4]
 14866 002c 2032     		adds	r2, r2, #32
 14867 002e 23F00403 		bic	r3, r3, #4
 14868 0032 1360     		str	r3, [r2]
5892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14869              		.loc 1 5892 36
 14870 0034 7B68     		ldr	r3, [r7, #4]
 14871 0036 2033     		adds	r3, r3, #32
 14872 0038 1A68     		ldr	r2, [r3]
5892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14873              		.loc 1 5892 39
 14874 003a 3B88     		ldrh	r3, [r7]
5892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14875              		.loc 1 5892 36
 14876 003c 7968     		ldr	r1, [r7, #4]
 14877 003e 2031     		adds	r1, r1, #32
 14878 0040 1343     		orrs	r3, r3, r2
 14879 0042 0B60     		str	r3, [r1]
5893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
 14880              		.loc 1 5893 9
 14881 0044 24E0     		b	.L674
 14882              	.L673:
5896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 14883              		.loc 1 5896 36
 14884 0046 7B68     		ldr	r3, [r7, #4]
 14885 0048 2033     		adds	r3, r3, #32
 14886 004a 1B68     		ldr	r3, [r3]
 14887 004c 7A68     		ldr	r2, [r7, #4]
 14888 004e 2032     		adds	r2, r2, #32
 14889 0050 23F04003 		bic	r3, r3, #64
 14890 0054 1360     		str	r3, [r2]
5897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14891              		.loc 1 5897 36
 14892 0056 7B68     		ldr	r3, [r7, #4]
 14893 0058 2033     		adds	r3, r3, #32
 14894 005a 1A68     		ldr	r2, [r3]
5897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14895              		.loc 1 5897 50
 14896 005c 3B88     		ldrh	r3, [r7]
5897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14897              		.loc 1 5897 39
 14898 005e 1B01     		lsls	r3, r3, #4
5897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14899              		.loc 1 5897 36
 14900 0060 7968     		ldr	r1, [r7, #4]
 14901 0062 2031     		adds	r1, r1, #32
 14902 0064 1343     		orrs	r3, r3, r2
 14903 0066 0B60     		str	r3, [r1]
5898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
 14904              		.loc 1 5898 9
 14905 0068 12E0     		b	.L674
 14906              	.L670:
5901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 14907              		.loc 1 5901 36
 14908 006a 7B68     		ldr	r3, [r7, #4]
 14909 006c 2033     		adds	r3, r3, #32
 14910 006e 1B68     		ldr	r3, [r3]
 14911 0070 7A68     		ldr	r2, [r7, #4]
 14912 0072 2032     		adds	r2, r2, #32
 14913 0074 23F48063 		bic	r3, r3, #1024
 14914 0078 1360     		str	r3, [r2]
5902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14915              		.loc 1 5902 36
 14916 007a 7B68     		ldr	r3, [r7, #4]
 14917 007c 2033     		adds	r3, r3, #32
 14918 007e 1A68     		ldr	r2, [r3]
5902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14919              		.loc 1 5902 50
 14920 0080 3B88     		ldrh	r3, [r7]
5902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14921              		.loc 1 5902 39
 14922 0082 1B02     		lsls	r3, r3, #8
5902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 14923              		.loc 1 5902 36
 14924 0084 7968     		ldr	r1, [r7, #4]
 14925 0086 2031     		adds	r1, r1, #32
 14926 0088 1343     		orrs	r3, r3, r2
 14927 008a 0B60     		str	r3, [r1]
5903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
 14928              		.loc 1 5903 9
 14929 008c 00E0     		b	.L674
 14930              	.L675:
 14931              		.loc 1 5905 9
 14932 008e 00BF     		nop
 14933              	.L674:
5906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
5907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 14934              		.loc 1 5907 1
 14935 0090 00BF     		nop
 14936 0092 0C37     		adds	r7, r7, #12
 14937              		.cfi_def_cfa_offset 4
 14938 0094 BD46     		mov	sp, r7
 14939              		.cfi_def_cfa_register 13
 14940              		@ sp needed
 14941 0096 80BC     		pop	{r7}
 14942              		.cfi_restore 7
 14943              		.cfi_def_cfa_offset 0
 14944 0098 7047     		bx	lr
 14945              		.cfi_endproc
 14946              	.LFE231:
 14948              		.section	.text.hals_timer_channel_input_capture_config,"ax",%progbits
 14949              		.align	1
 14950              		.global	hals_timer_channel_input_capture_config
 14951              		.syntax unified
 14952              		.thumb
 14953              		.thumb_func
 14954              		.fpu softvfp
 14956              	hals_timer_channel_input_capture_config:
 14957              	.LFB232:
5908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
5910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      config TIMER input capture mode
5911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
5912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
5913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
5914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
5915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
5916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
5917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
5918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
5920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_inputcapture: TIMER input capture configuration structure
5921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ic_polarity:
5922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_RISING : input capture rising edge
5924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_FALLING : input capture falling edge
5925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_POLARITY_BOTH_EDGE : input capture both edge
5926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ic_selection:
5927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_DIRECTTI : channel y is configured as input and icy is mappe
5929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_INDIRECTTI : channel y is configured as input and icy is map
5930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_SELECTION_ITS : channel y is configured as input and icy is mapped on 
5931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ic_prescaler:
5932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   only one parameter can be selected which is shown as below:
5933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_OFF : no prescaler
5934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV2 : divided by 2
5935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV4 : divided by 4
5936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg          TIMER_IC_PRESCALER_DIV8 : divided by 8
5937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   ic_filter: 0~15
5938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
5939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd3
5940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
5941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_input_capture_config(uint32_t timer_periph, uint16_t channel, hal_timer_inp
5942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 14958              		.loc 1 5942 1
 14959              		.cfi_startproc
 14960              		@ args = 0, pretend = 0, frame = 16
 14961              		@ frame_needed = 1, uses_anonymous_args = 0
 14962              		@ link register save eliminated.
 14963 0000 80B4     		push	{r7}
 14964              		.cfi_def_cfa_offset 4
 14965              		.cfi_offset 7, -4
 14966 0002 85B0     		sub	sp, sp, #20
 14967              		.cfi_def_cfa_offset 24
 14968 0004 00AF     		add	r7, sp, #0
 14969              		.cfi_def_cfa_register 7
 14970 0006 F860     		str	r0, [r7, #12]
 14971 0008 0B46     		mov	r3, r1
 14972 000a 7A60     		str	r2, [r7, #4]
 14973 000c 7B81     		strh	r3, [r7, #10]	@ movhi
5943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 14974              		.loc 1 5943 5
 14975 000e 7B89     		ldrh	r3, [r7, #10]
 14976 0010 032B     		cmp	r3, #3
 14977 0012 00F24F81 		bhi	.L684
 14978 0016 01A2     		adr	r2, .L679
 14979 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 14980              		.p2align 2
 14981              	.L679:
 14982 001c 2D000000 		.word	.L682+1
 14983 0020 CF000000 		.word	.L681+1
 14984 0024 71010000 		.word	.L680+1
 14985 0028 13020000 		.word	.L678+1
 14986              		.p2align 1
 14987              	.L682:
5944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
5945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
5946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0EN CH0NEN bit */
5947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0EN | TIMER_CHCTL2_CH0NEN));
 14988              		.loc 1 5947 36
 14989 002c FB68     		ldr	r3, [r7, #12]
 14990 002e 2033     		adds	r3, r3, #32
 14991 0030 1B68     		ldr	r3, [r3]
 14992 0032 FA68     		ldr	r2, [r7, #12]
 14993 0034 2032     		adds	r2, r2, #32
 14994 0036 23F00503 		bic	r3, r3, #5
 14995 003a 1360     		str	r3, [r2]
5948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0P and CH0NP bits */
5949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 14996              		.loc 1 5949 36
 14997 003c FB68     		ldr	r3, [r7, #12]
 14998 003e 2033     		adds	r3, r3, #32
 14999 0040 1B68     		ldr	r3, [r3]
 15000 0042 FA68     		ldr	r2, [r7, #12]
 15001 0044 2032     		adds	r2, r2, #32
 15002 0046 23F00A03 		bic	r3, r3, #10
 15003 004a 1360     		str	r3, [r2]
5950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(timer_inputcapture->ic_polarity);
 15004              		.loc 1 5950 36
 15005 004c FB68     		ldr	r3, [r7, #12]
 15006 004e 2033     		adds	r3, r3, #32
 15007 0050 1B68     		ldr	r3, [r3]
 15008              		.loc 1 5950 68
 15009 0052 7A68     		ldr	r2, [r7, #4]
 15010 0054 1288     		ldrh	r2, [r2]
 15011              		.loc 1 5950 39
 15012 0056 1146     		mov	r1, r2
 15013              		.loc 1 5950 36
 15014 0058 FA68     		ldr	r2, [r7, #12]
 15015 005a 2032     		adds	r2, r2, #32
 15016 005c 0B43     		orrs	r3, r3, r1
 15017 005e 1360     		str	r3, [r2]
5951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0MS bit */
5952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 15018              		.loc 1 5952 36
 15019 0060 FB68     		ldr	r3, [r7, #12]
 15020 0062 1833     		adds	r3, r3, #24
 15021 0064 1B68     		ldr	r3, [r3]
 15022 0066 FA68     		ldr	r2, [r7, #12]
 15023 0068 1832     		adds	r2, r2, #24
 15024 006a 23F00303 		bic	r3, r3, #3
 15025 006e 1360     		str	r3, [r2]
5953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(timer_inputcapture->ic_selection);
 15026              		.loc 1 5953 36
 15027 0070 FB68     		ldr	r3, [r7, #12]
 15028 0072 1833     		adds	r3, r3, #24
 15029 0074 1B68     		ldr	r3, [r3]
 15030              		.loc 1 5953 68
 15031 0076 7A68     		ldr	r2, [r7, #4]
 15032 0078 5288     		ldrh	r2, [r2, #2]
 15033              		.loc 1 5953 39
 15034 007a 1146     		mov	r1, r2
 15035              		.loc 1 5953 36
 15036 007c FA68     		ldr	r2, [r7, #12]
 15037 007e 1832     		adds	r2, r2, #24
 15038 0080 0B43     		orrs	r3, r3, r1
 15039 0082 1360     		str	r3, [r2]
5954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPPSC bit */
5955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 15040              		.loc 1 5955 36
 15041 0084 FB68     		ldr	r3, [r7, #12]
 15042 0086 1833     		adds	r3, r3, #24
 15043 0088 1B68     		ldr	r3, [r3]
 15044 008a FA68     		ldr	r2, [r7, #12]
 15045 008c 1832     		adds	r2, r2, #24
 15046 008e 23F00C03 		bic	r3, r3, #12
 15047 0092 1360     		str	r3, [r2]
5956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(timer_inputcapture->ic_prescaler);
 15048              		.loc 1 5956 36
 15049 0094 FB68     		ldr	r3, [r7, #12]
 15050 0096 1833     		adds	r3, r3, #24
 15051 0098 1B68     		ldr	r3, [r3]
 15052              		.loc 1 5956 68
 15053 009a 7A68     		ldr	r2, [r7, #4]
 15054 009c 9288     		ldrh	r2, [r2, #4]
 15055              		.loc 1 5956 39
 15056 009e 1146     		mov	r1, r2
 15057              		.loc 1 5956 36
 15058 00a0 FA68     		ldr	r2, [r7, #12]
 15059 00a2 1832     		adds	r2, r2, #24
 15060 00a4 0B43     		orrs	r3, r3, r1
 15061 00a6 1360     		str	r3, [r2]
5957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH0CAPFLT bit */
5958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 15062              		.loc 1 5958 36
 15063 00a8 FB68     		ldr	r3, [r7, #12]
 15064 00aa 1833     		adds	r3, r3, #24
 15065 00ac 1B68     		ldr	r3, [r3]
 15066 00ae FA68     		ldr	r2, [r7, #12]
 15067 00b0 1832     		adds	r2, r2, #24
 15068 00b2 23F0F003 		bic	r3, r3, #240
 15069 00b6 1360     		str	r3, [r2]
5959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_filter) << 4U);
 15070              		.loc 1 5959 36
 15071 00b8 FB68     		ldr	r3, [r7, #12]
 15072 00ba 1833     		adds	r3, r3, #24
 15073 00bc 1A68     		ldr	r2, [r3]
 15074              		.loc 1 5959 79
 15075 00be 7B68     		ldr	r3, [r7, #4]
 15076 00c0 DB88     		ldrh	r3, [r3, #6]
 15077              		.loc 1 5959 39
 15078 00c2 1B01     		lsls	r3, r3, #4
 15079              		.loc 1 5959 36
 15080 00c4 F968     		ldr	r1, [r7, #12]
 15081 00c6 1831     		adds	r1, r1, #24
 15082 00c8 1343     		orrs	r3, r3, r2
 15083 00ca 0B60     		str	r3, [r1]
5960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15084              		.loc 1 5960 9
 15085 00cc F3E0     		b	.L683
 15086              	.L681:
5961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
5962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
5963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
5964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1EN CH1NEN bit */
5965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1EN | TIMER_CHCTL2_CH1NEN));
 15087              		.loc 1 5965 36
 15088 00ce FB68     		ldr	r3, [r7, #12]
 15089 00d0 2033     		adds	r3, r3, #32
 15090 00d2 1B68     		ldr	r3, [r3]
 15091 00d4 FA68     		ldr	r2, [r7, #12]
 15092 00d6 2032     		adds	r2, r2, #32
 15093 00d8 23F05003 		bic	r3, r3, #80
 15094 00dc 1360     		str	r3, [r2]
5966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1P and CH1NP bits */
5967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 15095              		.loc 1 5967 36
 15096 00de FB68     		ldr	r3, [r7, #12]
 15097 00e0 2033     		adds	r3, r3, #32
 15098 00e2 1B68     		ldr	r3, [r3]
 15099 00e4 FA68     		ldr	r2, [r7, #12]
 15100 00e6 2032     		adds	r2, r2, #32
 15101 00e8 23F0A003 		bic	r3, r3, #160
 15102 00ec 1360     		str	r3, [r2]
5968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_polarity) << 4U)
 15103              		.loc 1 5968 36
 15104 00ee FB68     		ldr	r3, [r7, #12]
 15105 00f0 2033     		adds	r3, r3, #32
 15106 00f2 1A68     		ldr	r2, [r3]
 15107              		.loc 1 5968 79
 15108 00f4 7B68     		ldr	r3, [r7, #4]
 15109 00f6 1B88     		ldrh	r3, [r3]
 15110              		.loc 1 5968 39
 15111 00f8 1B01     		lsls	r3, r3, #4
 15112              		.loc 1 5968 36
 15113 00fa F968     		ldr	r1, [r7, #12]
 15114 00fc 2031     		adds	r1, r1, #32
 15115 00fe 1343     		orrs	r3, r3, r2
 15116 0100 0B60     		str	r3, [r1]
5969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1MS bit */
5970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 15117              		.loc 1 5970 36
 15118 0102 FB68     		ldr	r3, [r7, #12]
 15119 0104 1833     		adds	r3, r3, #24
 15120 0106 1B68     		ldr	r3, [r3]
 15121 0108 FA68     		ldr	r2, [r7, #12]
 15122 010a 1832     		adds	r2, r2, #24
 15123 010c 23F44073 		bic	r3, r3, #768
 15124 0110 1360     		str	r3, [r2]
5971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_selection) << 8U
 15125              		.loc 1 5971 36
 15126 0112 FB68     		ldr	r3, [r7, #12]
 15127 0114 1833     		adds	r3, r3, #24
 15128 0116 1A68     		ldr	r2, [r3]
 15129              		.loc 1 5971 79
 15130 0118 7B68     		ldr	r3, [r7, #4]
 15131 011a 5B88     		ldrh	r3, [r3, #2]
 15132              		.loc 1 5971 39
 15133 011c 1B02     		lsls	r3, r3, #8
 15134              		.loc 1 5971 36
 15135 011e F968     		ldr	r1, [r7, #12]
 15136 0120 1831     		adds	r1, r1, #24
 15137 0122 1343     		orrs	r3, r3, r2
 15138 0124 0B60     		str	r3, [r1]
5972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1CAPPSC bit */
5973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 15139              		.loc 1 5973 36
 15140 0126 FB68     		ldr	r3, [r7, #12]
 15141 0128 1833     		adds	r3, r3, #24
 15142 012a 1B68     		ldr	r3, [r3]
 15143 012c FA68     		ldr	r2, [r7, #12]
 15144 012e 1832     		adds	r2, r2, #24
 15145 0130 23F44063 		bic	r3, r3, #3072
 15146 0134 1360     		str	r3, [r2]
5974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(timer_inputcapture->ic_prescaler) << 8U);
 15147              		.loc 1 5974 36
 15148 0136 FB68     		ldr	r3, [r7, #12]
 15149 0138 1833     		adds	r3, r3, #24
 15150 013a 1A68     		ldr	r2, [r3]
 15151              		.loc 1 5974 69
 15152 013c 7B68     		ldr	r3, [r7, #4]
 15153 013e 9B88     		ldrh	r3, [r3, #4]
 15154              		.loc 1 5974 85
 15155 0140 1B02     		lsls	r3, r3, #8
 15156              		.loc 1 5974 36
 15157 0142 F968     		ldr	r1, [r7, #12]
 15158 0144 1831     		adds	r1, r1, #24
 15159 0146 1343     		orrs	r3, r3, r2
 15160 0148 0B60     		str	r3, [r1]
5975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH1CAPFLT bit */
5976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 15161              		.loc 1 5976 36
 15162 014a FB68     		ldr	r3, [r7, #12]
 15163 014c 1833     		adds	r3, r3, #24
 15164 014e 1B68     		ldr	r3, [r3]
 15165 0150 FA68     		ldr	r2, [r7, #12]
 15166 0152 1832     		adds	r2, r2, #24
 15167 0154 23F47043 		bic	r3, r3, #61440
 15168 0158 1360     		str	r3, [r2]
5977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_filter) << 12U);
 15169              		.loc 1 5977 36
 15170 015a FB68     		ldr	r3, [r7, #12]
 15171 015c 1833     		adds	r3, r3, #24
 15172 015e 1A68     		ldr	r2, [r3]
 15173              		.loc 1 5977 79
 15174 0160 7B68     		ldr	r3, [r7, #4]
 15175 0162 DB88     		ldrh	r3, [r3, #6]
 15176              		.loc 1 5977 39
 15177 0164 1B03     		lsls	r3, r3, #12
 15178              		.loc 1 5977 36
 15179 0166 F968     		ldr	r1, [r7, #12]
 15180 0168 1831     		adds	r1, r1, #24
 15181 016a 1343     		orrs	r3, r3, r2
 15182 016c 0B60     		str	r3, [r1]
5978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15183              		.loc 1 5978 9
 15184 016e A2E0     		b	.L683
 15185              	.L680:
5979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
5980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
5981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH2EN CH2NEN bit */
5982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2EN | TIMER_CHCTL2_CH2NEN));
 15186              		.loc 1 5982 36
 15187 0170 FB68     		ldr	r3, [r7, #12]
 15188 0172 2033     		adds	r3, r3, #32
 15189 0174 1B68     		ldr	r3, [r3]
 15190 0176 FA68     		ldr	r2, [r7, #12]
 15191 0178 2032     		adds	r2, r2, #32
 15192 017a 23F4A063 		bic	r3, r3, #1280
 15193 017e 1360     		str	r3, [r2]
5983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH2P and CH2NP bits */
5984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
 15194              		.loc 1 5984 36
 15195 0180 FB68     		ldr	r3, [r7, #12]
 15196 0182 2033     		adds	r3, r3, #32
 15197 0184 1B68     		ldr	r3, [r3]
 15198 0186 FA68     		ldr	r2, [r7, #12]
 15199 0188 2032     		adds	r2, r2, #32
 15200 018a 23F42063 		bic	r3, r3, #2560
 15201 018e 1360     		str	r3, [r2]
5985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_polarity) << 8U)
 15202              		.loc 1 5985 36
 15203 0190 FB68     		ldr	r3, [r7, #12]
 15204 0192 2033     		adds	r3, r3, #32
 15205 0194 1A68     		ldr	r2, [r3]
 15206              		.loc 1 5985 79
 15207 0196 7B68     		ldr	r3, [r7, #4]
 15208 0198 1B88     		ldrh	r3, [r3]
 15209              		.loc 1 5985 39
 15210 019a 1B02     		lsls	r3, r3, #8
 15211              		.loc 1 5985 36
 15212 019c F968     		ldr	r1, [r7, #12]
 15213 019e 2031     		adds	r1, r1, #32
 15214 01a0 1343     		orrs	r3, r3, r2
 15215 01a2 0B60     		str	r3, [r1]
5986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH2MS bit */
5987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
 15216              		.loc 1 5987 36
 15217 01a4 FB68     		ldr	r3, [r7, #12]
 15218 01a6 1C33     		adds	r3, r3, #28
 15219 01a8 1B68     		ldr	r3, [r3]
 15220 01aa FA68     		ldr	r2, [r7, #12]
 15221 01ac 1C32     		adds	r2, r2, #28
 15222 01ae 23F00303 		bic	r3, r3, #3
 15223 01b2 1360     		str	r3, [r2]
5988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_selection));
 15224              		.loc 1 5988 36
 15225 01b4 FB68     		ldr	r3, [r7, #12]
 15226 01b6 1C33     		adds	r3, r3, #28
 15227 01b8 1B68     		ldr	r3, [r3]
 15228              		.loc 1 5988 79
 15229 01ba 7A68     		ldr	r2, [r7, #4]
 15230 01bc 5288     		ldrh	r2, [r2, #2]
 15231              		.loc 1 5988 39
 15232 01be 1146     		mov	r1, r2
 15233              		.loc 1 5988 36
 15234 01c0 FA68     		ldr	r2, [r7, #12]
 15235 01c2 1C32     		adds	r2, r2, #28
 15236 01c4 0B43     		orrs	r3, r3, r1
 15237 01c6 1360     		str	r3, [r2]
5989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH2CAPPSC bit */
5990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 15238              		.loc 1 5990 36
 15239 01c8 FB68     		ldr	r3, [r7, #12]
 15240 01ca 1C33     		adds	r3, r3, #28
 15241 01cc 1B68     		ldr	r3, [r3]
 15242 01ce FA68     		ldr	r2, [r7, #12]
 15243 01d0 1C32     		adds	r2, r2, #28
 15244 01d2 23F00C03 		bic	r3, r3, #12
 15245 01d6 1360     		str	r3, [r2]
5991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)(timer_inputcapture->ic_prescaler);
 15246              		.loc 1 5991 36
 15247 01d8 FB68     		ldr	r3, [r7, #12]
 15248 01da 1C33     		adds	r3, r3, #28
 15249 01dc 1B68     		ldr	r3, [r3]
 15250              		.loc 1 5991 68
 15251 01de 7A68     		ldr	r2, [r7, #4]
 15252 01e0 9288     		ldrh	r2, [r2, #4]
 15253              		.loc 1 5991 39
 15254 01e2 1146     		mov	r1, r2
 15255              		.loc 1 5991 36
 15256 01e4 FA68     		ldr	r2, [r7, #12]
 15257 01e6 1C32     		adds	r2, r2, #28
 15258 01e8 0B43     		orrs	r3, r3, r1
 15259 01ea 1360     		str	r3, [r2]
5992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH2CAPFLT bit */
5993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
 15260              		.loc 1 5993 36
 15261 01ec FB68     		ldr	r3, [r7, #12]
 15262 01ee 1C33     		adds	r3, r3, #28
 15263 01f0 1B68     		ldr	r3, [r3]
 15264 01f2 FA68     		ldr	r2, [r7, #12]
 15265 01f4 1C32     		adds	r2, r2, #28
 15266 01f6 23F0F003 		bic	r3, r3, #240
 15267 01fa 1360     		str	r3, [r2]
5994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_filter) << 4U);
 15268              		.loc 1 5994 36
 15269 01fc FB68     		ldr	r3, [r7, #12]
 15270 01fe 1C33     		adds	r3, r3, #28
 15271 0200 1A68     		ldr	r2, [r3]
 15272              		.loc 1 5994 79
 15273 0202 7B68     		ldr	r3, [r7, #4]
 15274 0204 DB88     		ldrh	r3, [r3, #6]
 15275              		.loc 1 5994 39
 15276 0206 1B01     		lsls	r3, r3, #4
 15277              		.loc 1 5994 36
 15278 0208 F968     		ldr	r1, [r7, #12]
 15279 020a 1C31     		adds	r1, r1, #28
 15280 020c 1343     		orrs	r3, r3, r2
 15281 020e 0B60     		str	r3, [r1]
5995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15282              		.loc 1 5995 9
 15283 0210 51E0     		b	.L683
 15284              	.L678:
5996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
5997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
5998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH3EN bit */
5999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 15285              		.loc 1 5999 36
 15286 0212 FB68     		ldr	r3, [r7, #12]
 15287 0214 2033     		adds	r3, r3, #32
 15288 0216 1B68     		ldr	r3, [r3]
 15289 0218 FA68     		ldr	r2, [r7, #12]
 15290 021a 2032     		adds	r2, r2, #32
 15291 021c 23F48053 		bic	r3, r3, #4096
 15292 0220 1360     		str	r3, [r2]
6000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH3P and CH3NP bits */
6001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P | TIMER_CHCTL2_CH3NP));
 15293              		.loc 1 6001 36
 15294 0222 FB68     		ldr	r3, [r7, #12]
 15295 0224 2033     		adds	r3, r3, #32
 15296 0226 1B68     		ldr	r3, [r3]
 15297 0228 FA68     		ldr	r2, [r7, #12]
 15298 022a 2032     		adds	r2, r2, #32
 15299 022c 23F42043 		bic	r3, r3, #40960
 15300 0230 1360     		str	r3, [r2]
6002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_polarity) << 12U
 15301              		.loc 1 6002 36
 15302 0232 FB68     		ldr	r3, [r7, #12]
 15303 0234 2033     		adds	r3, r3, #32
 15304 0236 1A68     		ldr	r2, [r3]
 15305              		.loc 1 6002 79
 15306 0238 7B68     		ldr	r3, [r7, #4]
 15307 023a 1B88     		ldrh	r3, [r3]
 15308              		.loc 1 6002 39
 15309 023c 1B03     		lsls	r3, r3, #12
 15310              		.loc 1 6002 36
 15311 023e F968     		ldr	r1, [r7, #12]
 15312 0240 2031     		adds	r1, r1, #32
 15313 0242 1343     		orrs	r3, r3, r2
 15314 0244 0B60     		str	r3, [r1]
6003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH3MS bit */
6004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
 15315              		.loc 1 6004 36
 15316 0246 FB68     		ldr	r3, [r7, #12]
 15317 0248 1C33     		adds	r3, r3, #28
 15318 024a 1B68     		ldr	r3, [r3]
 15319 024c FA68     		ldr	r2, [r7, #12]
 15320 024e 1C32     		adds	r2, r2, #28
 15321 0250 23F44073 		bic	r3, r3, #768
 15322 0254 1360     		str	r3, [r2]
6005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_selection) << 8U
 15323              		.loc 1 6005 36
 15324 0256 FB68     		ldr	r3, [r7, #12]
 15325 0258 1C33     		adds	r3, r3, #28
 15326 025a 1A68     		ldr	r2, [r3]
 15327              		.loc 1 6005 79
 15328 025c 7B68     		ldr	r3, [r7, #4]
 15329 025e 5B88     		ldrh	r3, [r3, #2]
 15330              		.loc 1 6005 39
 15331 0260 1B02     		lsls	r3, r3, #8
 15332              		.loc 1 6005 36
 15333 0262 F968     		ldr	r1, [r7, #12]
 15334 0264 1C31     		adds	r1, r1, #28
 15335 0266 1343     		orrs	r3, r3, r2
 15336 0268 0B60     		str	r3, [r1]
6006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH3CAPPSC bit */
6007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 15337              		.loc 1 6007 36
 15338 026a FB68     		ldr	r3, [r7, #12]
 15339 026c 1C33     		adds	r3, r3, #28
 15340 026e 1B68     		ldr	r3, [r3]
 15341 0270 FA68     		ldr	r2, [r7, #12]
 15342 0272 1C32     		adds	r2, r2, #28
 15343 0274 23F44063 		bic	r3, r3, #3072
 15344 0278 1360     		str	r3, [r2]
6008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)(timer_inputcapture->ic_prescaler) << 8U);
 15345              		.loc 1 6008 36
 15346 027a FB68     		ldr	r3, [r7, #12]
 15347 027c 1C33     		adds	r3, r3, #28
 15348 027e 1A68     		ldr	r2, [r3]
 15349              		.loc 1 6008 69
 15350 0280 7B68     		ldr	r3, [r7, #4]
 15351 0282 9B88     		ldrh	r3, [r3, #4]
 15352              		.loc 1 6008 85
 15353 0284 1B02     		lsls	r3, r3, #8
 15354              		.loc 1 6008 36
 15355 0286 F968     		ldr	r1, [r7, #12]
 15356 0288 1C31     		adds	r1, r1, #28
 15357 028a 1343     		orrs	r3, r3, r2
 15358 028c 0B60     		str	r3, [r1]
6009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* reset the CH3CAPFLT bit */
6010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
 15359              		.loc 1 6010 36
 15360 028e FB68     		ldr	r3, [r7, #12]
 15361 0290 1C33     		adds	r3, r3, #28
 15362 0292 1B68     		ldr	r3, [r3]
 15363 0294 FA68     		ldr	r2, [r7, #12]
 15364 0296 1C32     		adds	r2, r2, #28
 15365 0298 23F47043 		bic	r3, r3, #61440
 15366 029c 1360     		str	r3, [r2]
6011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(timer_inputcapture->ic_filter) << 12U);
 15367              		.loc 1 6011 36
 15368 029e FB68     		ldr	r3, [r7, #12]
 15369 02a0 1C33     		adds	r3, r3, #28
 15370 02a2 1A68     		ldr	r2, [r3]
 15371              		.loc 1 6011 79
 15372 02a4 7B68     		ldr	r3, [r7, #4]
 15373 02a6 DB88     		ldrh	r3, [r3, #6]
 15374              		.loc 1 6011 39
 15375 02a8 1B03     		lsls	r3, r3, #12
 15376              		.loc 1 6011 36
 15377 02aa F968     		ldr	r1, [r7, #12]
 15378 02ac 1C31     		adds	r1, r1, #28
 15379 02ae 1343     		orrs	r3, r3, r2
 15380 02b0 0B60     		str	r3, [r1]
6012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15381              		.loc 1 6012 9
 15382 02b2 00E0     		b	.L683
 15383              	.L684:
6013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
6014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15384              		.loc 1 6014 9
 15385 02b4 00BF     		nop
 15386              	.L683:
6015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15387              		.loc 1 6016 1
 15388 02b6 00BF     		nop
 15389 02b8 1437     		adds	r7, r7, #20
 15390              		.cfi_def_cfa_offset 4
 15391 02ba BD46     		mov	sp, r7
 15392              		.cfi_def_cfa_register 13
 15393              		@ sp needed
 15394 02bc 80BC     		pop	{r7}
 15395              		.cfi_restore 7
 15396              		.cfi_def_cfa_offset 0
 15397 02be 7047     		bx	lr
 15398              		.cfi_endproc
 15399              	.LFE232:
 15401              		.section	.text.hals_timer_channel_input_capture_prescaler_config,"ax",%progbits
 15402              		.align	1
 15403              		.global	hals_timer_channel_input_capture_prescaler_config
 15404              		.syntax unified
 15405              		.thumb
 15406              		.thumb_func
 15407              		.fpu softvfp
 15409              	hals_timer_channel_input_capture_prescaler_config:
 15410              	.LFB233:
6017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel input capture prescaler value
6020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
6021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
6022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
6023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
6024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
6025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
6026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
6027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
6028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
6029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_IC_PRESCALER_OFF: no prescaler
6030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_IC_PRESCALER_DIV2: divided by 2
6031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_IC_PRESCALER_DIV4: divided by 4
6032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_IC_PRESCALER_DIV8: divided by 8
6033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uin
6037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15411              		.loc 1 6037 1
 15412              		.cfi_startproc
 15413              		@ args = 0, pretend = 0, frame = 8
 15414              		@ frame_needed = 1, uses_anonymous_args = 0
 15415              		@ link register save eliminated.
 15416 0000 80B4     		push	{r7}
 15417              		.cfi_def_cfa_offset 4
 15418              		.cfi_offset 7, -4
 15419 0002 83B0     		sub	sp, sp, #12
 15420              		.cfi_def_cfa_offset 16
 15421 0004 00AF     		add	r7, sp, #0
 15422              		.cfi_def_cfa_register 7
 15423 0006 7860     		str	r0, [r7, #4]
 15424 0008 0B46     		mov	r3, r1
 15425 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 15426 000c 1346     		mov	r3, r2	@ movhi
 15427 000e 3B80     		strh	r3, [r7]	@ movhi
6038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 15428              		.loc 1 6038 5
 15429 0010 7B88     		ldrh	r3, [r7, #2]
 15430 0012 032B     		cmp	r3, #3
 15431 0014 50D8     		bhi	.L693
 15432 0016 01A2     		adr	r2, .L688
 15433 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 15434              		.p2align 2
 15435              	.L688:
 15436 001c 2D000000 		.word	.L691+1
 15437 0020 4F000000 		.word	.L690+1
 15438 0024 73000000 		.word	.L689+1
 15439 0028 95000000 		.word	.L687+1
 15440              		.p2align 1
 15441              	.L691:
6039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_0 */
6040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
6041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 15442              		.loc 1 6041 36
 15443 002c 7B68     		ldr	r3, [r7, #4]
 15444 002e 1833     		adds	r3, r3, #24
 15445 0030 1B68     		ldr	r3, [r3]
 15446 0032 7A68     		ldr	r2, [r7, #4]
 15447 0034 1832     		adds	r2, r2, #24
 15448 0036 23F00C03 		bic	r3, r3, #12
 15449 003a 1360     		str	r3, [r2]
6042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 15450              		.loc 1 6042 36
 15451 003c 7B68     		ldr	r3, [r7, #4]
 15452 003e 1833     		adds	r3, r3, #24
 15453 0040 1A68     		ldr	r2, [r3]
 15454              		.loc 1 6042 39
 15455 0042 3B88     		ldrh	r3, [r7]
 15456              		.loc 1 6042 36
 15457 0044 7968     		ldr	r1, [r7, #4]
 15458 0046 1831     		adds	r1, r1, #24
 15459 0048 1343     		orrs	r3, r3, r2
 15460 004a 0B60     		str	r3, [r1]
6043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15461              		.loc 1 6043 9
 15462 004c 35E0     		b	.L692
 15463              	.L690:
6044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_1 */
6045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
6046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 15464              		.loc 1 6046 36
 15465 004e 7B68     		ldr	r3, [r7, #4]
 15466 0050 1833     		adds	r3, r3, #24
 15467 0052 1B68     		ldr	r3, [r3]
 15468 0054 7A68     		ldr	r2, [r7, #4]
 15469 0056 1832     		adds	r2, r2, #24
 15470 0058 23F44063 		bic	r3, r3, #3072
 15471 005c 1360     		str	r3, [r2]
6047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 15472              		.loc 1 6047 36
 15473 005e 7B68     		ldr	r3, [r7, #4]
 15474 0060 1833     		adds	r3, r3, #24
 15475 0062 1A68     		ldr	r2, [r3]
 15476              		.loc 1 6047 40
 15477 0064 3B88     		ldrh	r3, [r7]
 15478              		.loc 1 6047 60
 15479 0066 1B02     		lsls	r3, r3, #8
 15480              		.loc 1 6047 36
 15481 0068 7968     		ldr	r1, [r7, #4]
 15482 006a 1831     		adds	r1, r1, #24
 15483 006c 1343     		orrs	r3, r3, r2
 15484 006e 0B60     		str	r3, [r1]
6048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15485              		.loc 1 6048 9
 15486 0070 23E0     		b	.L692
 15487              	.L689:
6049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_2 */
6050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
6051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 15488              		.loc 1 6051 36
 15489 0072 7B68     		ldr	r3, [r7, #4]
 15490 0074 1C33     		adds	r3, r3, #28
 15491 0076 1B68     		ldr	r3, [r3]
 15492 0078 7A68     		ldr	r2, [r7, #4]
 15493 007a 1C32     		adds	r2, r2, #28
 15494 007c 23F00C03 		bic	r3, r3, #12
 15495 0080 1360     		str	r3, [r2]
6052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 15496              		.loc 1 6052 36
 15497 0082 7B68     		ldr	r3, [r7, #4]
 15498 0084 1C33     		adds	r3, r3, #28
 15499 0086 1A68     		ldr	r2, [r3]
 15500              		.loc 1 6052 39
 15501 0088 3B88     		ldrh	r3, [r7]
 15502              		.loc 1 6052 36
 15503 008a 7968     		ldr	r1, [r7, #4]
 15504 008c 1C31     		adds	r1, r1, #28
 15505 008e 1343     		orrs	r3, r3, r2
 15506 0090 0B60     		str	r3, [r1]
6053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15507              		.loc 1 6053 9
 15508 0092 12E0     		b	.L692
 15509              	.L687:
6054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* configure TIMER_CH_3 */
6055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
6056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 15510              		.loc 1 6056 36
 15511 0094 7B68     		ldr	r3, [r7, #4]
 15512 0096 1C33     		adds	r3, r3, #28
 15513 0098 1B68     		ldr	r3, [r3]
 15514 009a 7A68     		ldr	r2, [r7, #4]
 15515 009c 1C32     		adds	r2, r2, #28
 15516 009e 23F44063 		bic	r3, r3, #3072
 15517 00a2 1360     		str	r3, [r2]
6057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 15518              		.loc 1 6057 36
 15519 00a4 7B68     		ldr	r3, [r7, #4]
 15520 00a6 1C33     		adds	r3, r3, #28
 15521 00a8 1A68     		ldr	r2, [r3]
 15522              		.loc 1 6057 40
 15523 00aa 3B88     		ldrh	r3, [r7]
 15524              		.loc 1 6057 60
 15525 00ac 1B02     		lsls	r3, r3, #8
 15526              		.loc 1 6057 36
 15527 00ae 7968     		ldr	r1, [r7, #4]
 15528 00b0 1C31     		adds	r1, r1, #28
 15529 00b2 1343     		orrs	r3, r3, r2
 15530 00b4 0B60     		str	r3, [r1]
6058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15531              		.loc 1 6058 9
 15532 00b6 00E0     		b	.L692
 15533              	.L693:
6059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
6060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15534              		.loc 1 6060 9
 15535 00b8 00BF     		nop
 15536              	.L692:
6061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15537              		.loc 1 6062 1
 15538 00ba 00BF     		nop
 15539 00bc 0C37     		adds	r7, r7, #12
 15540              		.cfi_def_cfa_offset 4
 15541 00be BD46     		mov	sp, r7
 15542              		.cfi_def_cfa_register 13
 15543              		@ sp needed
 15544 00c0 80BC     		pop	{r7}
 15545              		.cfi_restore 7
 15546              		.cfi_def_cfa_offset 0
 15547 00c2 7047     		bx	lr
 15548              		.cfi_endproc
 15549              	.LFE233:
 15551              		.section	.text.hals_timer_input_capture_register_read,"ax",%progbits
 15552              		.align	1
 15553              		.global	hals_timer_input_capture_register_read
 15554              		.syntax unified
 15555              		.thumb
 15556              		.thumb_func
 15557              		.fpu softvfp
 15559              	hals_timer_input_capture_register_read:
 15560              	.LFB234:
6063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      read TIMER channel capture/compare register value
6066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
6067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  channel:
6068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
6069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,2,13..16)), TIMER1 just for GD32F330 and GD
6070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F3
6071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
6072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,2)), TIMER1 just for GD32F330 and GD32F350
6073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     channel capture compare register value
6075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** uint32_t hals_timer_input_capture_register_read(uint32_t timer_periph, uint16_t channel)
6077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15561              		.loc 1 6077 1
 15562              		.cfi_startproc
 15563              		@ args = 0, pretend = 0, frame = 16
 15564              		@ frame_needed = 1, uses_anonymous_args = 0
 15565              		@ link register save eliminated.
 15566 0000 80B4     		push	{r7}
 15567              		.cfi_def_cfa_offset 4
 15568              		.cfi_offset 7, -4
 15569 0002 85B0     		sub	sp, sp, #20
 15570              		.cfi_def_cfa_offset 24
 15571 0004 00AF     		add	r7, sp, #0
 15572              		.cfi_def_cfa_register 7
 15573 0006 7860     		str	r0, [r7, #4]
 15574 0008 0B46     		mov	r3, r1
 15575 000a 7B80     		strh	r3, [r7, #2]	@ movhi
6078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint32_t ret_val;
6079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     switch(channel) {
 15576              		.loc 1 6080 5
 15577 000c 7B88     		ldrh	r3, [r7, #2]
 15578 000e 032B     		cmp	r3, #3
 15579 0010 1ED8     		bhi	.L703
 15580 0012 01A2     		adr	r2, .L697
 15581 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 15582              		.p2align 2
 15583              	.L697:
 15584 0018 29000000 		.word	.L700+1
 15585 001c 33000000 		.word	.L699+1
 15586 0020 3D000000 		.word	.L698+1
 15587 0024 47000000 		.word	.L696+1
 15588              		.p2align 1
 15589              	.L700:
6081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* read TIMER channel 0 capture compare register value */
6082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_0:
6083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ret_val = TIMER_CH0CV(timer_periph);
 15590              		.loc 1 6083 19
 15591 0028 7B68     		ldr	r3, [r7, #4]
 15592 002a 3433     		adds	r3, r3, #52
 15593              		.loc 1 6083 17
 15594 002c 1B68     		ldr	r3, [r3]
 15595 002e FB60     		str	r3, [r7, #12]
6084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15596              		.loc 1 6084 9
 15597 0030 0FE0     		b	.L701
 15598              	.L699:
6085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* read TIMER channel 1 capture compare register value */
6086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_1:
6087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ret_val = TIMER_CH1CV(timer_periph);
 15599              		.loc 1 6087 19
 15600 0032 7B68     		ldr	r3, [r7, #4]
 15601 0034 3833     		adds	r3, r3, #56
 15602              		.loc 1 6087 17
 15603 0036 1B68     		ldr	r3, [r3]
 15604 0038 FB60     		str	r3, [r7, #12]
6088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15605              		.loc 1 6088 9
 15606 003a 0AE0     		b	.L701
 15607              	.L698:
6089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* read TIMER channel 2 capture compare register value */
6090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_2:
6091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ret_val = TIMER_CH2CV(timer_periph);
 15608              		.loc 1 6091 19
 15609 003c 7B68     		ldr	r3, [r7, #4]
 15610 003e 3C33     		adds	r3, r3, #60
 15611              		.loc 1 6091 17
 15612 0040 1B68     		ldr	r3, [r3]
 15613 0042 FB60     		str	r3, [r7, #12]
6092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15614              		.loc 1 6092 9
 15615 0044 05E0     		b	.L701
 15616              	.L696:
6093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* read TIMER channel 3 capture compare register value */
6094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     case TIMER_CH_3:
6095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         ret_val = TIMER_CH3CV(timer_periph);
 15617              		.loc 1 6095 19
 15618 0046 7B68     		ldr	r3, [r7, #4]
 15619 0048 4033     		adds	r3, r3, #64
 15620              		.loc 1 6095 17
 15621 004a 1B68     		ldr	r3, [r3]
 15622 004c FB60     		str	r3, [r7, #12]
6096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15623              		.loc 1 6096 9
 15624 004e 00E0     		b	.L701
 15625              	.L703:
6097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     default:
6098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         break;
 15626              		.loc 1 6098 9
 15627 0050 00BF     		nop
 15628              	.L701:
6099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     return (ret_val);
 15629              		.loc 1 6100 12
 15630 0052 FB68     		ldr	r3, [r7, #12]
6101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15631              		.loc 1 6101 1
 15632 0054 1846     		mov	r0, r3
 15633 0056 1437     		adds	r7, r7, #20
 15634              		.cfi_def_cfa_offset 4
 15635 0058 BD46     		mov	sp, r7
 15636              		.cfi_def_cfa_register 13
 15637              		@ sp needed
 15638 005a 80BC     		pop	{r7}
 15639              		.cfi_restore 7
 15640              		.cfi_def_cfa_offset 0
 15641 005c 7047     		bx	lr
 15642              		.cfi_endproc
 15643              	.LFE234:
 15645 005e 00BF     		.section	.text.hals_timer_break_enable,"ax",%progbits
 15646              		.align	1
 15647              		.global	hals_timer_break_enable
 15648              		.syntax unified
 15649              		.thumb
 15650              		.thumb_func
 15651              		.fpu softvfp
 15653              	hals_timer_break_enable:
 15654              	.LFB235:
6102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable TIMER break function
6105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
6106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_break_enable(uint32_t timer_periph)
6110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15655              		.loc 1 6110 1
 15656              		.cfi_startproc
 15657              		@ args = 0, pretend = 0, frame = 8
 15658              		@ frame_needed = 1, uses_anonymous_args = 0
 15659              		@ link register save eliminated.
 15660 0000 80B4     		push	{r7}
 15661              		.cfi_def_cfa_offset 4
 15662              		.cfi_offset 7, -4
 15663 0002 83B0     		sub	sp, sp, #12
 15664              		.cfi_def_cfa_offset 16
 15665 0004 00AF     		add	r7, sp, #0
 15666              		.cfi_def_cfa_register 7
 15667 0006 7860     		str	r0, [r7, #4]
6111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 15668              		.loc 1 6111 30
 15669 0008 7B68     		ldr	r3, [r7, #4]
 15670 000a 4433     		adds	r3, r3, #68
 15671 000c 1B68     		ldr	r3, [r3]
 15672 000e 7A68     		ldr	r2, [r7, #4]
 15673 0010 4432     		adds	r2, r2, #68
 15674 0012 43F48053 		orr	r3, r3, #4096
 15675 0016 1360     		str	r3, [r2]
6112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15676              		.loc 1 6112 1
 15677 0018 00BF     		nop
 15678 001a 0C37     		adds	r7, r7, #12
 15679              		.cfi_def_cfa_offset 4
 15680 001c BD46     		mov	sp, r7
 15681              		.cfi_def_cfa_register 13
 15682              		@ sp needed
 15683 001e 80BC     		pop	{r7}
 15684              		.cfi_restore 7
 15685              		.cfi_def_cfa_offset 0
 15686 0020 7047     		bx	lr
 15687              		.cfi_endproc
 15688              	.LFE235:
 15690              		.section	.text.hals_timer_break_disable,"ax",%progbits
 15691              		.align	1
 15692              		.global	hals_timer_break_disable
 15693              		.syntax unified
 15694              		.thumb
 15695              		.thumb_func
 15696              		.fpu softvfp
 15698              	hals_timer_break_disable:
 15699              	.LFB236:
6113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      disable TIMER break function
6116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
6117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_break_disable(uint32_t timer_periph)
6121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15700              		.loc 1 6121 1
 15701              		.cfi_startproc
 15702              		@ args = 0, pretend = 0, frame = 8
 15703              		@ frame_needed = 1, uses_anonymous_args = 0
 15704              		@ link register save eliminated.
 15705 0000 80B4     		push	{r7}
 15706              		.cfi_def_cfa_offset 4
 15707              		.cfi_offset 7, -4
 15708 0002 83B0     		sub	sp, sp, #12
 15709              		.cfi_def_cfa_offset 16
 15710 0004 00AF     		add	r7, sp, #0
 15711              		.cfi_def_cfa_register 7
 15712 0006 7860     		str	r0, [r7, #4]
6122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 15713              		.loc 1 6122 30
 15714 0008 7B68     		ldr	r3, [r7, #4]
 15715 000a 4433     		adds	r3, r3, #68
 15716 000c 1B68     		ldr	r3, [r3]
 15717 000e 7A68     		ldr	r2, [r7, #4]
 15718 0010 4432     		adds	r2, r2, #68
 15719 0012 23F48053 		bic	r3, r3, #4096
 15720 0016 1360     		str	r3, [r2]
6123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15721              		.loc 1 6123 1
 15722 0018 00BF     		nop
 15723 001a 0C37     		adds	r7, r7, #12
 15724              		.cfi_def_cfa_offset 4
 15725 001c BD46     		mov	sp, r7
 15726              		.cfi_def_cfa_register 13
 15727              		@ sp needed
 15728 001e 80BC     		pop	{r7}
 15729              		.cfi_restore 7
 15730              		.cfi_def_cfa_offset 0
 15731 0020 7047     		bx	lr
 15732              		.cfi_endproc
 15733              	.LFE236:
 15735              		.section	.text.hals_timer_automatic_output_enable,"ax",%progbits
 15736              		.align	1
 15737              		.global	hals_timer_automatic_output_enable
 15738              		.syntax unified
 15739              		.thumb
 15740              		.thumb_func
 15741              		.fpu softvfp
 15743              	hals_timer_automatic_output_enable:
 15744              	.LFB237:
6124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable TIMER output automatic function
6127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
6128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_automatic_output_enable(uint32_t timer_periph)
6132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15745              		.loc 1 6132 1
 15746              		.cfi_startproc
 15747              		@ args = 0, pretend = 0, frame = 8
 15748              		@ frame_needed = 1, uses_anonymous_args = 0
 15749              		@ link register save eliminated.
 15750 0000 80B4     		push	{r7}
 15751              		.cfi_def_cfa_offset 4
 15752              		.cfi_offset 7, -4
 15753 0002 83B0     		sub	sp, sp, #12
 15754              		.cfi_def_cfa_offset 16
 15755 0004 00AF     		add	r7, sp, #0
 15756              		.cfi_def_cfa_register 7
 15757 0006 7860     		str	r0, [r7, #4]
6133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 15758              		.loc 1 6133 30
 15759 0008 7B68     		ldr	r3, [r7, #4]
 15760 000a 4433     		adds	r3, r3, #68
 15761 000c 1B68     		ldr	r3, [r3]
 15762 000e 7A68     		ldr	r2, [r7, #4]
 15763 0010 4432     		adds	r2, r2, #68
 15764 0012 43F48043 		orr	r3, r3, #16384
 15765 0016 1360     		str	r3, [r2]
6134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15766              		.loc 1 6134 1
 15767 0018 00BF     		nop
 15768 001a 0C37     		adds	r7, r7, #12
 15769              		.cfi_def_cfa_offset 4
 15770 001c BD46     		mov	sp, r7
 15771              		.cfi_def_cfa_register 13
 15772              		@ sp needed
 15773 001e 80BC     		pop	{r7}
 15774              		.cfi_restore 7
 15775              		.cfi_def_cfa_offset 0
 15776 0020 7047     		bx	lr
 15777              		.cfi_endproc
 15778              	.LFE237:
 15780              		.section	.text.hals_timer_automatic_output_disable,"ax",%progbits
 15781              		.align	1
 15782              		.global	hals_timer_automatic_output_disable
 15783              		.syntax unified
 15784              		.thumb
 15785              		.thumb_func
 15786              		.fpu softvfp
 15788              	hals_timer_automatic_output_disable:
 15789              	.LFB238:
6135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      disable TIMER output automatic function
6138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
6139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_automatic_output_disable(uint32_t timer_periph)
6143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15790              		.loc 1 6143 1
 15791              		.cfi_startproc
 15792              		@ args = 0, pretend = 0, frame = 8
 15793              		@ frame_needed = 1, uses_anonymous_args = 0
 15794              		@ link register save eliminated.
 15795 0000 80B4     		push	{r7}
 15796              		.cfi_def_cfa_offset 4
 15797              		.cfi_offset 7, -4
 15798 0002 83B0     		sub	sp, sp, #12
 15799              		.cfi_def_cfa_offset 16
 15800 0004 00AF     		add	r7, sp, #0
 15801              		.cfi_def_cfa_register 7
 15802 0006 7860     		str	r0, [r7, #4]
6144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 15803              		.loc 1 6144 30
 15804 0008 7B68     		ldr	r3, [r7, #4]
 15805 000a 4433     		adds	r3, r3, #68
 15806 000c 1B68     		ldr	r3, [r3]
 15807 000e 7A68     		ldr	r2, [r7, #4]
 15808 0010 4432     		adds	r2, r2, #68
 15809 0012 23F48043 		bic	r3, r3, #16384
 15810 0016 1360     		str	r3, [r2]
6145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15811              		.loc 1 6145 1
 15812 0018 00BF     		nop
 15813 001a 0C37     		adds	r7, r7, #12
 15814              		.cfi_def_cfa_offset 4
 15815 001c BD46     		mov	sp, r7
 15816              		.cfi_def_cfa_register 13
 15817              		@ sp needed
 15818 001e 80BC     		pop	{r7}
 15819              		.cfi_restore 7
 15820              		.cfi_def_cfa_offset 0
 15821 0020 7047     		bx	lr
 15822              		.cfi_endproc
 15823              	.LFE238:
 15825              		.section	.text.hals_timer_channel_remap_config,"ax",%progbits
 15826              		.align	1
 15827              		.global	hals_timer_channel_remap_config
 15828              		.syntax unified
 15829              		.thumb
 15830              		.thumb_func
 15831              		.fpu softvfp
 15833              	hals_timer_channel_remap_config:
 15834              	.LFB239:
6146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER channel remap function
6149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=13)
6150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  remap:
6151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
6152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER13_CI0_RMP_GPIO: timer13 channel 0 input is connected to GPIO(TIMER13_CH0)
6153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER13_CI0_RMP_RTCCLK: timer13 channel 0 input is connected to the RTCCLK
6154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER13_CI0_RMP_HXTAL_DIV32: timer13 channel 0 input is connected to HXTAL/32 clo
6155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER13_CI0_RMP_CKOUTSEL: timer13 channel 0 input is connected to CKOUTSEL
6156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_channel_remap_config(uint32_t timer_periph, uint32_t remap)
6160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15835              		.loc 1 6160 1
 15836              		.cfi_startproc
 15837              		@ args = 0, pretend = 0, frame = 8
 15838              		@ frame_needed = 1, uses_anonymous_args = 0
 15839              		@ link register save eliminated.
 15840 0000 80B4     		push	{r7}
 15841              		.cfi_def_cfa_offset 4
 15842              		.cfi_offset 7, -4
 15843 0002 83B0     		sub	sp, sp, #12
 15844              		.cfi_def_cfa_offset 16
 15845 0004 00AF     		add	r7, sp, #0
 15846              		.cfi_def_cfa_register 7
 15847 0006 7860     		str	r0, [r7, #4]
 15848 0008 3960     		str	r1, [r7]
6161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     TIMER_IRMP(timer_periph) = (uint32_t)remap;
 15849              		.loc 1 6161 5
 15850 000a 7B68     		ldr	r3, [r7, #4]
 15851 000c 5033     		adds	r3, r3, #80
 15852 000e 1A46     		mov	r2, r3
 15853              		.loc 1 6161 30
 15854 0010 3B68     		ldr	r3, [r7]
 15855 0012 1360     		str	r3, [r2]
6162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15856              		.loc 1 6162 1
 15857 0014 00BF     		nop
 15858 0016 0C37     		adds	r7, r7, #12
 15859              		.cfi_def_cfa_offset 4
 15860 0018 BD46     		mov	sp, r7
 15861              		.cfi_def_cfa_register 13
 15862              		@ sp needed
 15863 001a 80BC     		pop	{r7}
 15864              		.cfi_restore 7
 15865              		.cfi_def_cfa_offset 0
 15866 001c 7047     		bx	lr
 15867              		.cfi_endproc
 15868              	.LFE239:
 15870              		.section	.text.hals_timer_write_chxval_register_config,"ax",%progbits
 15871              		.align	1
 15872              		.global	hals_timer_write_chxval_register_config
 15873              		.syntax unified
 15874              		.thumb
 15875              		.thumb_func
 15876              		.fpu softvfp
 15878              	hals_timer_write_chxval_register_config:
 15879              	.LFB240:
6163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER write CHxVAL register selection
6166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,2,13..16), TIMER1 just for GD32F330 and GD32F350
6167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  ccsel:
6168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
6169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
6170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_CHVSEL_ENABLE:  when write the CHxVAL register, if the write value is same 
6171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_write_chxval_register_config(uint32_t timer_periph, uint16_t chvsel)
6175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15880              		.loc 1 6175 1
 15881              		.cfi_startproc
 15882              		@ args = 0, pretend = 0, frame = 8
 15883              		@ frame_needed = 1, uses_anonymous_args = 0
 15884              		@ link register save eliminated.
 15885 0000 80B4     		push	{r7}
 15886              		.cfi_def_cfa_offset 4
 15887              		.cfi_offset 7, -4
 15888 0002 83B0     		sub	sp, sp, #12
 15889              		.cfi_def_cfa_offset 16
 15890 0004 00AF     		add	r7, sp, #0
 15891              		.cfi_def_cfa_register 7
 15892 0006 7860     		str	r0, [r7, #4]
 15893 0008 0B46     		mov	r3, r1
 15894 000a 7B80     		strh	r3, [r7, #2]	@ movhi
6176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_CHVSEL_ENABLE == chvsel) {
 15895              		.loc 1 6176 7
 15896 000c 7B88     		ldrh	r3, [r7, #2]
 15897 000e 022B     		cmp	r3, #2
 15898 0010 08D1     		bne	.L710
6177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
 15899              		.loc 1 6177 33
 15900 0012 7B68     		ldr	r3, [r7, #4]
 15901 0014 FC33     		adds	r3, r3, #252
 15902 0016 1B68     		ldr	r3, [r3]
 15903 0018 7A68     		ldr	r2, [r7, #4]
 15904 001a FC32     		adds	r2, r2, #252
 15905 001c 43F00203 		orr	r3, r3, #2
 15906 0020 1360     		str	r3, [r2]
6178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == chvsel) {
6179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
6180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
6181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
6182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15907              		.loc 1 6183 1
 15908 0022 0AE0     		b	.L712
 15909              	.L710:
6178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == chvsel) {
 15910              		.loc 1 6178 14
 15911 0024 7B88     		ldrh	r3, [r7, #2]
 15912 0026 002B     		cmp	r3, #0
 15913 0028 07D1     		bne	.L712
6179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 15914              		.loc 1 6179 33
 15915 002a 7B68     		ldr	r3, [r7, #4]
 15916 002c FC33     		adds	r3, r3, #252
 15917 002e 1B68     		ldr	r3, [r3]
 15918 0030 7A68     		ldr	r2, [r7, #4]
 15919 0032 FC32     		adds	r2, r2, #252
 15920 0034 23F00203 		bic	r3, r3, #2
 15921 0038 1360     		str	r3, [r2]
 15922              	.L712:
 15923              		.loc 1 6183 1
 15924 003a 00BF     		nop
 15925 003c 0C37     		adds	r7, r7, #12
 15926              		.cfi_def_cfa_offset 4
 15927 003e BD46     		mov	sp, r7
 15928              		.cfi_def_cfa_register 13
 15929              		@ sp needed
 15930 0040 80BC     		pop	{r7}
 15931              		.cfi_restore 7
 15932              		.cfi_def_cfa_offset 0
 15933 0042 7047     		bx	lr
 15934              		.cfi_endproc
 15935              	.LFE240:
 15937              		.section	.text.hals_timer_output_value_selection_config,"ax",%progbits
 15938              		.align	1
 15939              		.global	hals_timer_output_value_selection_config
 15940              		.syntax unified
 15941              		.thumb
 15942              		.thumb_func
 15943              		.fpu softvfp
 15945              	hals_timer_output_value_selection_config:
 15946              	.LFB241:
6184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      configure TIMER output value selection
6187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
6188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  outsel:
6189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 only one parameter can be selected which is shown as below:
6190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
6191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
6192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** void hals_timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
6196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 15947              		.loc 1 6196 1
 15948              		.cfi_startproc
 15949              		@ args = 0, pretend = 0, frame = 8
 15950              		@ frame_needed = 1, uses_anonymous_args = 0
 15951              		@ link register save eliminated.
 15952 0000 80B4     		push	{r7}
 15953              		.cfi_def_cfa_offset 4
 15954              		.cfi_offset 7, -4
 15955 0002 83B0     		sub	sp, sp, #12
 15956              		.cfi_def_cfa_offset 16
 15957 0004 00AF     		add	r7, sp, #0
 15958              		.cfi_def_cfa_register 7
 15959 0006 7860     		str	r0, [r7, #4]
 15960 0008 0B46     		mov	r3, r1
 15961 000a 7B80     		strh	r3, [r7, #2]	@ movhi
6197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel) {
 15962              		.loc 1 6197 7
 15963 000c 7B88     		ldrh	r3, [r7, #2]
 15964 000e 012B     		cmp	r3, #1
 15965 0010 08D1     		bne	.L714
6198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
 15966              		.loc 1 6198 33
 15967 0012 7B68     		ldr	r3, [r7, #4]
 15968 0014 FC33     		adds	r3, r3, #252
 15969 0016 1B68     		ldr	r3, [r3]
 15970 0018 7A68     		ldr	r2, [r7, #4]
 15971 001a FC32     		adds	r2, r2, #252
 15972 001c 43F00103 		orr	r3, r3, #1
 15973 0020 1360     		str	r3, [r2]
6199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
6200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
6201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
6202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* illegal parameters */
6203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 15974              		.loc 1 6204 1
 15975 0022 0AE0     		b	.L716
 15976              	.L714:
6199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 15977              		.loc 1 6199 14
 15978 0024 7B88     		ldrh	r3, [r7, #2]
 15979 0026 002B     		cmp	r3, #0
 15980 0028 07D1     		bne	.L716
6200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
 15981              		.loc 1 6200 33
 15982 002a 7B68     		ldr	r3, [r7, #4]
 15983 002c FC33     		adds	r3, r3, #252
 15984 002e 1B68     		ldr	r3, [r3]
 15985 0030 7A68     		ldr	r2, [r7, #4]
 15986 0032 FC32     		adds	r2, r2, #252
 15987 0034 23F00103 		bic	r3, r3, #1
 15988 0038 1360     		str	r3, [r2]
 15989              	.L716:
 15990              		.loc 1 6204 1
 15991 003a 00BF     		nop
 15992 003c 0C37     		adds	r7, r7, #12
 15993              		.cfi_def_cfa_offset 4
 15994 003e BD46     		mov	sp, r7
 15995              		.cfi_def_cfa_register 13
 15996              		@ sp needed
 15997 0040 80BC     		pop	{r7}
 15998              		.cfi_restore 7
 15999              		.cfi_def_cfa_offset 0
 16000 0042 7047     		bx	lr
 16001              		.cfi_endproc
 16002              	.LFE241:
 16004              		.section	.text._update_dma_full_transfer_complete,"ax",%progbits
 16005              		.align	1
 16006              		.syntax unified
 16007              		.thumb
 16008              		.thumb_func
 16009              		.fpu softvfp
 16011              	_update_dma_full_transfer_complete:
 16012              	.LFB242:
6205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      DMA transmission complete(TC) callback for TIMER channel input capture DMA request
6208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma: DMA device information structure
6209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _update_dma_full_transfer_complete(void *dma)
6215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16013              		.loc 1 6215 1
 16014              		.cfi_startproc
 16015              		@ args = 0, pretend = 0, frame = 16
 16016              		@ frame_needed = 1, uses_anonymous_args = 0
 16017 0000 80B5     		push	{r7, lr}
 16018              		.cfi_def_cfa_offset 8
 16019              		.cfi_offset 7, -8
 16020              		.cfi_offset 14, -4
 16021 0002 84B0     		sub	sp, sp, #16
 16022              		.cfi_def_cfa_offset 24
 16023 0004 00AF     		add	r7, sp, #0
 16024              		.cfi_def_cfa_register 7
 16025 0006 7860     		str	r0, [r7, #4]
6216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_dev_struct *p_dma;
6217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_timer_dev_struct *timer_dev;
6218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* parameter assignment */
6219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     p_dma = (hal_dma_dev_struct *)dma;
 16026              		.loc 1 6219 11
 16027 0008 7B68     		ldr	r3, [r7, #4]
 16028 000a FB60     		str	r3, [r7, #12]
6220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev = (hal_timer_dev_struct *)(p_dma->p_periph);
 16029              		.loc 1 6220 15
 16030 000c FB68     		ldr	r3, [r7, #12]
 16031 000e 5B69     		ldr	r3, [r3, #20]
 16032 0010 BB60     		str	r3, [r7, #8]
6221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* call DMA transmission complete(TC) handle for TIMER input capture DMA request */
6223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != (timer_dev->timer_dma.update_dma_full_transcom_handle)) {
 16033              		.loc 1 6223 37
 16034 0012 BB68     		ldr	r3, [r7, #8]
 16035 0014 DB6B     		ldr	r3, [r3, #60]
 16036              		.loc 1 6223 7
 16037 0016 002B     		cmp	r3, #0
 16038 0018 03D0     		beq	.L719
6224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.update_dma_full_transcom_handle(timer_dev);
 16039              		.loc 1 6224 29
 16040 001a BB68     		ldr	r3, [r7, #8]
 16041 001c DB6B     		ldr	r3, [r3, #60]
 16042              		.loc 1 6224 9
 16043 001e B868     		ldr	r0, [r7, #8]
 16044 0020 9847     		blx	r3
 16045              	.LVL12:
 16046              	.L719:
6225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16047              		.loc 1 6226 1
 16048 0022 00BF     		nop
 16049 0024 1037     		adds	r7, r7, #16
 16050              		.cfi_def_cfa_offset 8
 16051 0026 BD46     		mov	sp, r7
 16052              		.cfi_def_cfa_register 13
 16053              		@ sp needed
 16054 0028 80BD     		pop	{r7, pc}
 16055              		.cfi_endproc
 16056              	.LFE242:
 16058              		.section	.text._channelx_capture_dma_full_transfer_complete,"ax",%progbits
 16059              		.align	1
 16060              		.syntax unified
 16061              		.thumb
 16062              		.thumb_func
 16063              		.fpu softvfp
 16065              	_channelx_capture_dma_full_transfer_complete:
 16066              	.LFB243:
6227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      DMA transmission complete(TC) callback for TIMER channel input capture DMA request
6230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma: DMA device information structure
6231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _channelx_capture_dma_full_transfer_complete(void *dma)
6237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16067              		.loc 1 6237 1
 16068              		.cfi_startproc
 16069              		@ args = 0, pretend = 0, frame = 16
 16070              		@ frame_needed = 1, uses_anonymous_args = 0
 16071 0000 80B5     		push	{r7, lr}
 16072              		.cfi_def_cfa_offset 8
 16073              		.cfi_offset 7, -8
 16074              		.cfi_offset 14, -4
 16075 0002 84B0     		sub	sp, sp, #16
 16076              		.cfi_def_cfa_offset 24
 16077 0004 00AF     		add	r7, sp, #0
 16078              		.cfi_def_cfa_register 7
 16079 0006 7860     		str	r0, [r7, #4]
6238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_dev_struct *p_dma;
6239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_timer_dev_struct *timer_dev;
6240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* parameter assignment */
6241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     p_dma = (hal_dma_dev_struct *)dma;
 16080              		.loc 1 6241 11
 16081 0008 7B68     		ldr	r3, [r7, #4]
 16082 000a FB60     		str	r3, [r7, #12]
6242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev = (hal_timer_dev_struct *)(p_dma->p_periph);
 16083              		.loc 1 6242 15
 16084 000c FB68     		ldr	r3, [r7, #12]
 16085 000e 5B69     		ldr	r3, [r3, #20]
 16086 0010 BB60     		str	r3, [r7, #8]
6243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* service channel assignment */
6244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(dma == timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]) {
 16087              		.loc 1 6244 37
 16088 0012 BB68     		ldr	r3, [r7, #8]
 16089 0014 5B6A     		ldr	r3, [r3, #36]
 16090              		.loc 1 6244 7
 16091 0016 7A68     		ldr	r2, [r7, #4]
 16092 0018 9A42     		cmp	r2, r3
 16093 001a 03D1     		bne	.L721
6245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_0;
 16094              		.loc 1 6245 36
 16095 001c BB68     		ldr	r3, [r7, #8]
 16096 001e 0122     		movs	r2, #1
 16097 0020 1A71     		strb	r2, [r3, #4]
 16098 0022 19E0     		b	.L722
 16099              	.L721:
6246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(dma == timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]) {
 16100              		.loc 1 6246 44
 16101 0024 BB68     		ldr	r3, [r7, #8]
 16102 0026 9B6A     		ldr	r3, [r3, #40]
 16103              		.loc 1 6246 14
 16104 0028 7A68     		ldr	r2, [r7, #4]
 16105 002a 9A42     		cmp	r2, r3
 16106 002c 03D1     		bne	.L723
6247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_1;
 16107              		.loc 1 6247 36
 16108 002e BB68     		ldr	r3, [r7, #8]
 16109 0030 0222     		movs	r2, #2
 16110 0032 1A71     		strb	r2, [r3, #4]
 16111 0034 10E0     		b	.L722
 16112              	.L723:
6248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(dma == timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]) {
 16113              		.loc 1 6248 44
 16114 0036 BB68     		ldr	r3, [r7, #8]
 16115 0038 DB6A     		ldr	r3, [r3, #44]
 16116              		.loc 1 6248 14
 16117 003a 7A68     		ldr	r2, [r7, #4]
 16118 003c 9A42     		cmp	r2, r3
 16119 003e 03D1     		bne	.L724
6249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_2;
 16120              		.loc 1 6249 36
 16121 0040 BB68     		ldr	r3, [r7, #8]
 16122 0042 0322     		movs	r2, #3
 16123 0044 1A71     		strb	r2, [r3, #4]
 16124 0046 07E0     		b	.L722
 16125              	.L724:
6250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(dma == timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]) {
 16126              		.loc 1 6250 44
 16127 0048 BB68     		ldr	r3, [r7, #8]
 16128 004a 1B6B     		ldr	r3, [r3, #48]
 16129              		.loc 1 6250 14
 16130 004c 7A68     		ldr	r2, [r7, #4]
 16131 004e 9A42     		cmp	r2, r3
 16132 0050 02D1     		bne	.L722
6251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_3;
 16133              		.loc 1 6251 36
 16134 0052 BB68     		ldr	r3, [r7, #8]
 16135 0054 0422     		movs	r2, #4
 16136 0056 1A71     		strb	r2, [r3, #4]
 16137              	.L722:
6252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* call DMA transmission complete(TC) handle for TIMER input capture DMA request */
6254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != (timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle)) {
 16138              		.loc 1 6254 37
 16139 0058 BB68     		ldr	r3, [r7, #8]
 16140 005a 1B6C     		ldr	r3, [r3, #64]
 16141              		.loc 1 6254 7
 16142 005c 002B     		cmp	r3, #0
 16143 005e 03D0     		beq	.L725
6255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_capture_dma_full_transcom_handle(timer_dev);
 16144              		.loc 1 6255 29
 16145 0060 BB68     		ldr	r3, [r7, #8]
 16146 0062 1B6C     		ldr	r3, [r3, #64]
 16147              		.loc 1 6255 9
 16148 0064 B868     		ldr	r0, [r7, #8]
 16149 0066 9847     		blx	r3
 16150              	.LVL13:
 16151              	.L725:
6256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_NONE;
 16152              		.loc 1 6257 32
 16153 0068 BB68     		ldr	r3, [r7, #8]
 16154 006a 0022     		movs	r2, #0
 16155 006c 1A71     		strb	r2, [r3, #4]
6258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16156              		.loc 1 6258 1
 16157 006e 00BF     		nop
 16158 0070 1037     		adds	r7, r7, #16
 16159              		.cfi_def_cfa_offset 8
 16160 0072 BD46     		mov	sp, r7
 16161              		.cfi_def_cfa_register 13
 16162              		@ sp needed
 16163 0074 80BD     		pop	{r7, pc}
 16164              		.cfi_endproc
 16165              	.LFE243:
 16167              		.section	.text._channelx_compare_dma_full_transfer_complete,"ax",%progbits
 16168              		.align	1
 16169              		.syntax unified
 16170              		.thumb
 16171              		.thumb_func
 16172              		.fpu softvfp
 16174              	_channelx_compare_dma_full_transfer_complete:
 16175              	.LFB244:
6259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      DMA transmission complete(TC) callback for TIMER channel input capture DMA request
6262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma: DMA device information structure
6263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _channelx_compare_dma_full_transfer_complete(void *dma)
6269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16176              		.loc 1 6269 1
 16177              		.cfi_startproc
 16178              		@ args = 0, pretend = 0, frame = 16
 16179              		@ frame_needed = 1, uses_anonymous_args = 0
 16180 0000 80B5     		push	{r7, lr}
 16181              		.cfi_def_cfa_offset 8
 16182              		.cfi_offset 7, -8
 16183              		.cfi_offset 14, -4
 16184 0002 84B0     		sub	sp, sp, #16
 16185              		.cfi_def_cfa_offset 24
 16186 0004 00AF     		add	r7, sp, #0
 16187              		.cfi_def_cfa_register 7
 16188 0006 7860     		str	r0, [r7, #4]
6270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_dev_struct *p_dma;
6271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_timer_dev_struct *timer_dev;
6272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* parameter assignment */
6273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     p_dma = (hal_dma_dev_struct *)dma;
 16189              		.loc 1 6273 11
 16190 0008 7B68     		ldr	r3, [r7, #4]
 16191 000a FB60     		str	r3, [r7, #12]
6274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev = (hal_timer_dev_struct *)(p_dma->p_periph);
 16192              		.loc 1 6274 15
 16193 000c FB68     		ldr	r3, [r7, #12]
 16194 000e 5B69     		ldr	r3, [r3, #20]
 16195 0010 BB60     		str	r3, [r7, #8]
6275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* service channel assignment */
6276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(dma == timer_dev->p_dma_timer[TIMER_DMA_ID_CH0]) {
 16196              		.loc 1 6276 37
 16197 0012 BB68     		ldr	r3, [r7, #8]
 16198 0014 5B6A     		ldr	r3, [r3, #36]
 16199              		.loc 1 6276 7
 16200 0016 7A68     		ldr	r2, [r7, #4]
 16201 0018 9A42     		cmp	r2, r3
 16202 001a 03D1     		bne	.L727
6277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_0;
 16203              		.loc 1 6277 36
 16204 001c BB68     		ldr	r3, [r7, #8]
 16205 001e 0122     		movs	r2, #1
 16206 0020 1A71     		strb	r2, [r3, #4]
 16207 0022 19E0     		b	.L728
 16208              	.L727:
6278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(dma == timer_dev->p_dma_timer[TIMER_DMA_ID_CH1]) {
 16209              		.loc 1 6278 44
 16210 0024 BB68     		ldr	r3, [r7, #8]
 16211 0026 9B6A     		ldr	r3, [r3, #40]
 16212              		.loc 1 6278 14
 16213 0028 7A68     		ldr	r2, [r7, #4]
 16214 002a 9A42     		cmp	r2, r3
 16215 002c 03D1     		bne	.L729
6279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_1;
 16216              		.loc 1 6279 36
 16217 002e BB68     		ldr	r3, [r7, #8]
 16218 0030 0222     		movs	r2, #2
 16219 0032 1A71     		strb	r2, [r3, #4]
 16220 0034 10E0     		b	.L728
 16221              	.L729:
6280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(dma == timer_dev->p_dma_timer[TIMER_DMA_ID_CH2]) {
 16222              		.loc 1 6280 44
 16223 0036 BB68     		ldr	r3, [r7, #8]
 16224 0038 DB6A     		ldr	r3, [r3, #44]
 16225              		.loc 1 6280 14
 16226 003a 7A68     		ldr	r2, [r7, #4]
 16227 003c 9A42     		cmp	r2, r3
 16228 003e 03D1     		bne	.L730
6281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_2;
 16229              		.loc 1 6281 36
 16230 0040 BB68     		ldr	r3, [r7, #8]
 16231 0042 0322     		movs	r2, #3
 16232 0044 1A71     		strb	r2, [r3, #4]
 16233 0046 07E0     		b	.L728
 16234              	.L730:
6282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else if(dma == timer_dev->p_dma_timer[TIMER_DMA_ID_CH3]) {
 16235              		.loc 1 6282 44
 16236 0048 BB68     		ldr	r3, [r7, #8]
 16237 004a 1B6B     		ldr	r3, [r3, #48]
 16238              		.loc 1 6282 14
 16239 004c 7A68     		ldr	r2, [r7, #4]
 16240 004e 9A42     		cmp	r2, r3
 16241 0050 02D1     		bne	.L728
6283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_3;
 16242              		.loc 1 6283 36
 16243 0052 BB68     		ldr	r3, [r7, #8]
 16244 0054 0422     		movs	r2, #4
 16245 0056 1A71     		strb	r2, [r3, #4]
 16246              	.L728:
6284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* call DMA transmission complete(TC) handle for TIMER input capture DMA request */
6286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != (timer_dev->timer_dma.channelx_compare_dma_full_transcom_handle)) {
 16247              		.loc 1 6286 37
 16248 0058 BB68     		ldr	r3, [r7, #8]
 16249 005a 5B6C     		ldr	r3, [r3, #68]
 16250              		.loc 1 6286 7
 16251 005c 002B     		cmp	r3, #0
 16252 005e 03D0     		beq	.L731
6287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.channelx_compare_dma_full_transcom_handle(timer_dev);
 16253              		.loc 1 6287 29
 16254 0060 BB68     		ldr	r3, [r7, #8]
 16255 0062 5B6C     		ldr	r3, [r3, #68]
 16256              		.loc 1 6287 9
 16257 0064 B868     		ldr	r0, [r7, #8]
 16258 0066 9847     		blx	r3
 16259              	.LVL14:
 16260              	.L731:
6288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_NONE;
 16261              		.loc 1 6289 32
 16262 0068 BB68     		ldr	r3, [r7, #8]
 16263 006a 0022     		movs	r2, #0
 16264 006c 1A71     		strb	r2, [r3, #4]
6290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16265              		.loc 1 6290 1
 16266 006e 00BF     		nop
 16267 0070 1037     		adds	r7, r7, #16
 16268              		.cfi_def_cfa_offset 8
 16269 0072 BD46     		mov	sp, r7
 16270              		.cfi_def_cfa_register 13
 16271              		@ sp needed
 16272 0074 80BD     		pop	{r7, pc}
 16273              		.cfi_endproc
 16274              	.LFE244:
 16276              		.section	.text._commutation_dma_full_transfer_complete,"ax",%progbits
 16277              		.align	1
 16278              		.syntax unified
 16279              		.thumb
 16280              		.thumb_func
 16281              		.fpu softvfp
 16283              	_commutation_dma_full_transfer_complete:
 16284              	.LFB245:
6291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      DMA transmission complete(TC) callback for TIMER channel input capture DMA request
6294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma: DMA device information structure
6295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _commutation_dma_full_transfer_complete(void *dma)
6301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16285              		.loc 1 6301 1
 16286              		.cfi_startproc
 16287              		@ args = 0, pretend = 0, frame = 16
 16288              		@ frame_needed = 1, uses_anonymous_args = 0
 16289 0000 80B5     		push	{r7, lr}
 16290              		.cfi_def_cfa_offset 8
 16291              		.cfi_offset 7, -8
 16292              		.cfi_offset 14, -4
 16293 0002 84B0     		sub	sp, sp, #16
 16294              		.cfi_def_cfa_offset 24
 16295 0004 00AF     		add	r7, sp, #0
 16296              		.cfi_def_cfa_register 7
 16297 0006 7860     		str	r0, [r7, #4]
6302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_dev_struct *p_dma;
6303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_timer_dev_struct *timer_dev;
6304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* parameter assignment */
6305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     p_dma = (hal_dma_dev_struct *)dma;
 16298              		.loc 1 6305 11
 16299 0008 7B68     		ldr	r3, [r7, #4]
 16300 000a FB60     		str	r3, [r7, #12]
6306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev = (hal_timer_dev_struct *)(p_dma->p_periph);
 16301              		.loc 1 6306 15
 16302 000c FB68     		ldr	r3, [r7, #12]
 16303 000e 5B69     		ldr	r3, [r3, #20]
 16304 0010 BB60     		str	r3, [r7, #8]
6307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* call DMA transmission complete(TC) handle for TIMER input capture DMA request */
6308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != (timer_dev->timer_dma.commutation_dma_full_transcom_handle)) {
 16305              		.loc 1 6308 37
 16306 0012 BB68     		ldr	r3, [r7, #8]
 16307 0014 9B6C     		ldr	r3, [r3, #72]
 16308              		.loc 1 6308 7
 16309 0016 002B     		cmp	r3, #0
 16310 0018 03D0     		beq	.L734
6309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.commutation_dma_full_transcom_handle(timer_dev);
 16311              		.loc 1 6309 29
 16312 001a BB68     		ldr	r3, [r7, #8]
 16313 001c 9B6C     		ldr	r3, [r3, #72]
 16314              		.loc 1 6309 9
 16315 001e B868     		ldr	r0, [r7, #8]
 16316 0020 9847     		blx	r3
 16317              	.LVL15:
 16318              	.L734:
6310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16319              		.loc 1 6311 1
 16320 0022 00BF     		nop
 16321 0024 1037     		adds	r7, r7, #16
 16322              		.cfi_def_cfa_offset 8
 16323 0026 BD46     		mov	sp, r7
 16324              		.cfi_def_cfa_register 13
 16325              		@ sp needed
 16326 0028 80BD     		pop	{r7, pc}
 16327              		.cfi_endproc
 16328              	.LFE245:
 16330              		.section	.text._trigger_dma_full_transfer_complete,"ax",%progbits
 16331              		.align	1
 16332              		.syntax unified
 16333              		.thumb
 16334              		.thumb_func
 16335              		.fpu softvfp
 16337              	_trigger_dma_full_transfer_complete:
 16338              	.LFB246:
6312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      DMA transmission complete(TC) callback for TIMER commutation DMA request
6315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma: DMA device information structure
6316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _trigger_dma_full_transfer_complete(void *dma)
6322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16339              		.loc 1 6322 1
 16340              		.cfi_startproc
 16341              		@ args = 0, pretend = 0, frame = 16
 16342              		@ frame_needed = 1, uses_anonymous_args = 0
 16343 0000 80B5     		push	{r7, lr}
 16344              		.cfi_def_cfa_offset 8
 16345              		.cfi_offset 7, -8
 16346              		.cfi_offset 14, -4
 16347 0002 84B0     		sub	sp, sp, #16
 16348              		.cfi_def_cfa_offset 24
 16349 0004 00AF     		add	r7, sp, #0
 16350              		.cfi_def_cfa_register 7
 16351 0006 7860     		str	r0, [r7, #4]
6323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_dev_struct *p_dma;
6324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_timer_dev_struct *timer_dev;
6325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* parameter assignment */
6326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     p_dma = (hal_dma_dev_struct *)dma;
 16352              		.loc 1 6326 11
 16353 0008 7B68     		ldr	r3, [r7, #4]
 16354 000a FB60     		str	r3, [r7, #12]
6327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev = (hal_timer_dev_struct *)(p_dma->p_periph);
 16355              		.loc 1 6327 15
 16356 000c FB68     		ldr	r3, [r7, #12]
 16357 000e 5B69     		ldr	r3, [r3, #20]
 16358 0010 BB60     		str	r3, [r7, #8]
6328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* call DMA transmission complete(TC) handle for TIMER commutation DMA request */
6329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != (timer_dev->timer_dma.trigger_dma_full_transcom_handle)) {
 16359              		.loc 1 6329 37
 16360 0012 BB68     		ldr	r3, [r7, #8]
 16361 0014 DB6C     		ldr	r3, [r3, #76]
 16362              		.loc 1 6329 7
 16363 0016 002B     		cmp	r3, #0
 16364 0018 03D0     		beq	.L737
6330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.trigger_dma_full_transcom_handle(timer_dev);
 16365              		.loc 1 6330 29
 16366 001a BB68     		ldr	r3, [r7, #8]
 16367 001c DB6C     		ldr	r3, [r3, #76]
 16368              		.loc 1 6330 9
 16369 001e B868     		ldr	r0, [r7, #8]
 16370 0020 9847     		blx	r3
 16371              	.LVL16:
 16372              	.L737:
6331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16373              		.loc 1 6332 1
 16374 0022 00BF     		nop
 16375 0024 1037     		adds	r7, r7, #16
 16376              		.cfi_def_cfa_offset 8
 16377 0026 BD46     		mov	sp, r7
 16378              		.cfi_def_cfa_register 13
 16379              		@ sp needed
 16380 0028 80BD     		pop	{r7, pc}
 16381              		.cfi_endproc
 16382              	.LFE246:
 16384              		.section	.text._timer_dma_error,"ax",%progbits
 16385              		.align	1
 16386              		.syntax unified
 16387              		.thumb
 16388              		.thumb_func
 16389              		.fpu softvfp
 16391              	_timer_dma_error:
 16392              	.LFB247:
6333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      DMA transmission complete(TC) callback for TIMER trigger DMA request
6336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  dma: DMA device information structure
6337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _timer_dma_error(void *dma)
6343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16393              		.loc 1 6343 1
 16394              		.cfi_startproc
 16395              		@ args = 0, pretend = 0, frame = 16
 16396              		@ frame_needed = 1, uses_anonymous_args = 0
 16397 0000 80B5     		push	{r7, lr}
 16398              		.cfi_def_cfa_offset 8
 16399              		.cfi_offset 7, -8
 16400              		.cfi_offset 14, -4
 16401 0002 84B0     		sub	sp, sp, #16
 16402              		.cfi_def_cfa_offset 24
 16403 0004 00AF     		add	r7, sp, #0
 16404              		.cfi_def_cfa_register 7
 16405 0006 7860     		str	r0, [r7, #4]
6344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_dma_dev_struct *p_dma;
6345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     hal_timer_dev_struct *timer_dev;
6346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* parameter assignment */
6347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     p_dma = (hal_dma_dev_struct *)dma;
 16406              		.loc 1 6347 11
 16407 0008 7B68     		ldr	r3, [r7, #4]
 16408 000a FB60     		str	r3, [r7, #12]
6348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     timer_dev = (hal_timer_dev_struct *)(p_dma->p_periph);
 16409              		.loc 1 6348 15
 16410 000c FB68     		ldr	r3, [r7, #12]
 16411 000e 5B69     		ldr	r3, [r3, #20]
 16412 0010 BB60     		str	r3, [r7, #8]
6349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* call DMA transmission complete(TC) handle for TIMER trigger DMA request */
6350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(NULL != (timer_dev->timer_dma.error_handle)) {
 16413              		.loc 1 6350 37
 16414 0012 BB68     		ldr	r3, [r7, #8]
 16415 0014 1B6D     		ldr	r3, [r3, #80]
 16416              		.loc 1 6350 7
 16417 0016 002B     		cmp	r3, #0
 16418 0018 03D0     		beq	.L740
6351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         timer_dev->timer_dma.error_handle(timer_dev);
 16419              		.loc 1 6351 29
 16420 001a BB68     		ldr	r3, [r7, #8]
 16421 001c 1B6D     		ldr	r3, [r3, #80]
 16422              		.loc 1 6351 9
 16423 001e B868     		ldr	r0, [r7, #8]
 16424 0020 9847     		blx	r3
 16425              	.LVL17:
 16426              	.L740:
6352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16427              		.loc 1 6353 1
 16428 0022 00BF     		nop
 16429 0024 1037     		adds	r7, r7, #16
 16430              		.cfi_def_cfa_offset 8
 16431 0026 BD46     		mov	sp, r7
 16432              		.cfi_def_cfa_register 13
 16433              		@ sp needed
 16434 0028 80BD     		pop	{r7, pc}
 16435              		.cfi_endproc
 16436              	.LFE247:
 16438              		.section	.text._timer_enable,"ax",%progbits
 16439              		.align	1
 16440              		.syntax unified
 16441              		.thumb
 16442              		.thumb_func
 16443              		.fpu softvfp
 16445              	_timer_enable:
 16446              	.LFB248:
6354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable TIMER
6357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
6358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _timer_enable(hal_timer_dev_struct *timer_dev)
6364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16447              		.loc 1 6364 1
 16448              		.cfi_startproc
 16449              		@ args = 0, pretend = 0, frame = 8
 16450              		@ frame_needed = 1, uses_anonymous_args = 0
 16451              		@ link register save eliminated.
 16452 0000 80B4     		push	{r7}
 16453              		.cfi_def_cfa_offset 4
 16454              		.cfi_offset 7, -4
 16455 0002 83B0     		sub	sp, sp, #12
 16456              		.cfi_def_cfa_offset 16
 16457 0004 00AF     		add	r7, sp, #0
 16458              		.cfi_def_cfa_register 7
 16459 0006 7860     		str	r0, [r7, #4]
6365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #if (defined(GD32F350) || defined(GD32F330))
6366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
6367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 == timer_dev->periph) || (TIMER1 == timer_dev->periph) || (TIMER2 == timer_dev->peri
6368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(TIMER_SLAVE_MODE_EVENT != (uint32_t)(TIMER_SMCFG(timer_dev->periph) & TIMER_SMCFG_SMC)) 
6369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* enable a TIMER */
6370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL0(timer_dev->periph) |= (uint32_t)TIMER_CTL0_CEN;
6371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
6372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
6373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable a TIMER */
6374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(timer_dev->periph) |= (uint32_t)TIMER_CTL0_CEN;
6375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #else
6377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* check the parameters */
6378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 == timer_dev->periph) || (TIMER2 == timer_dev->periph) || (TIMER14 == timer_dev->per
 16460              		.loc 1 6378 28
 16461 0008 7B68     		ldr	r3, [r7, #4]
 16462 000a 1B68     		ldr	r3, [r3]
 16463              		.loc 1 6378 7
 16464 000c 154A     		ldr	r2, .L746
 16465 000e 9342     		cmp	r3, r2
 16466 0010 09D0     		beq	.L742
 16467              		.loc 1 6378 61 discriminator 1
 16468 0012 7B68     		ldr	r3, [r7, #4]
 16469 0014 1B68     		ldr	r3, [r3]
 16470              		.loc 1 6378 38 discriminator 1
 16471 0016 144A     		ldr	r2, .L746+4
 16472 0018 9342     		cmp	r3, r2
 16473 001a 04D0     		beq	.L742
 16474              		.loc 1 6378 95 discriminator 2
 16475 001c 7B68     		ldr	r3, [r7, #4]
 16476 001e 1B68     		ldr	r3, [r3]
 16477              		.loc 1 6378 71 discriminator 2
 16478 0020 124A     		ldr	r2, .L746+8
 16479 0022 9342     		cmp	r3, r2
 16480 0024 10D1     		bne	.L743
 16481              	.L742:
6379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(TIMER_SLAVE_MODE_EVENT != (uint32_t)(TIMER_SMCFG(timer_dev->periph) & TIMER_SMCFG_SMC)) 
 16482              		.loc 1 6379 49
 16483 0026 7B68     		ldr	r3, [r7, #4]
 16484 0028 1B68     		ldr	r3, [r3]
 16485 002a 0833     		adds	r3, r3, #8
 16486 002c 1B68     		ldr	r3, [r3]
 16487              		.loc 1 6379 38
 16488 002e 03F00703 		and	r3, r3, #7
 16489              		.loc 1 6379 11
 16490 0032 062B     		cmp	r3, #6
 16491 0034 11D0     		beq	.L745
6380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* enable a TIMER */
6381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CTL0(timer_dev->periph) |= (uint32_t)TIMER_CTL0_CEN;
 16492              		.loc 1 6381 13
 16493 0036 7B68     		ldr	r3, [r7, #4]
 16494 0038 1B68     		ldr	r3, [r3]
 16495              		.loc 1 6381 43
 16496 003a 1B68     		ldr	r3, [r3]
 16497              		.loc 1 6381 13
 16498 003c 7A68     		ldr	r2, [r7, #4]
 16499 003e 1268     		ldr	r2, [r2]
 16500              		.loc 1 6381 43
 16501 0040 43F00103 		orr	r3, r3, #1
 16502 0044 1360     		str	r3, [r2]
6379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(TIMER_SLAVE_MODE_EVENT != (uint32_t)(TIMER_SMCFG(timer_dev->periph) & TIMER_SMCFG_SMC)) 
 16503              		.loc 1 6379 11
 16504 0046 08E0     		b	.L745
 16505              	.L743:
6382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
6383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
6384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* enable a TIMER */
6385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         TIMER_CTL0(timer_dev->periph) |= (uint32_t)TIMER_CTL0_CEN;
 16506              		.loc 1 6385 9
 16507 0048 7B68     		ldr	r3, [r7, #4]
 16508 004a 1B68     		ldr	r3, [r3]
 16509              		.loc 1 6385 39
 16510 004c 1B68     		ldr	r3, [r3]
 16511              		.loc 1 6385 9
 16512 004e 7A68     		ldr	r2, [r7, #4]
 16513 0050 1268     		ldr	r2, [r2]
 16514              		.loc 1 6385 39
 16515 0052 43F00103 		orr	r3, r3, #1
 16516 0056 1360     		str	r3, [r2]
6386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** #endif /* GD32F350 */
6388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16517              		.loc 1 6388 1
 16518 0058 00BF     		nop
 16519              	.L745:
 16520 005a 00BF     		nop
 16521 005c 0C37     		adds	r7, r7, #12
 16522              		.cfi_def_cfa_offset 4
 16523 005e BD46     		mov	sp, r7
 16524              		.cfi_def_cfa_register 13
 16525              		@ sp needed
 16526 0060 80BC     		pop	{r7}
 16527              		.cfi_restore 7
 16528              		.cfi_def_cfa_offset 0
 16529 0062 7047     		bx	lr
 16530              	.L747:
 16531              		.align	2
 16532              	.L746:
 16533 0064 002C0140 		.word	1073818624
 16534 0068 00040040 		.word	1073742848
 16535 006c 00400140 		.word	1073823744
 16536              		.cfi_endproc
 16537              	.LFE248:
 16539              		.section	.text._timer_disable,"ax",%progbits
 16540              		.align	1
 16541              		.syntax unified
 16542              		.thumb
 16543              		.thumb_func
 16544              		.fpu softvfp
 16546              	_timer_disable:
 16547              	.LFB249:
6389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      disable TIMER
6392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
6393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     error code: HAL_ERR_NONE HAL_ERR_NO_SUPPORT, details refer to gd32f3x0_hal.h
6397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static int32_t _timer_disable(hal_timer_dev_struct *timer_dev)
6399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16548              		.loc 1 6399 1
 16549              		.cfi_startproc
 16550              		@ args = 0, pretend = 0, frame = 16
 16551              		@ frame_needed = 1, uses_anonymous_args = 0
 16552 0000 80B5     		push	{r7, lr}
 16553              		.cfi_def_cfa_offset 8
 16554              		.cfi_offset 7, -8
 16555              		.cfi_offset 14, -4
 16556 0002 84B0     		sub	sp, sp, #16
 16557              		.cfi_def_cfa_offset 24
 16558 0004 00AF     		add	r7, sp, #0
 16559              		.cfi_def_cfa_register 7
 16560 0006 7860     		str	r0, [r7, #4]
6400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint32_t chctl2;
6401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     chctl2 = TIMER_CHCTL2(timer_dev->periph);
 16561              		.loc 1 6401 14
 16562 0008 7B68     		ldr	r3, [r7, #4]
 16563 000a 1B68     		ldr	r3, [r3]
 16564 000c 2033     		adds	r3, r3, #32
 16565              		.loc 1 6401 12
 16566 000e 1B68     		ldr	r3, [r3]
 16567 0010 FB60     		str	r3, [r7, #12]
6402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* determine whether channel is disabled */
6403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if(0 == (chctl2 & TIMER_CHX_EN_MASK)) {
 16568              		.loc 1 6403 21
 16569 0012 FA68     		ldr	r2, [r7, #12]
 16570 0014 41F21113 		movw	r3, #4369
 16571 0018 1340     		ands	r3, r3, r2
 16572              		.loc 1 6403 7
 16573 001a 002B     		cmp	r3, #0
 16574 001c 0FD1     		bne	.L749
6404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(0 == (chctl2 & TIMER_CHNX_EN_MASK)) {
 16575              		.loc 1 6404 25
 16576 001e FA68     		ldr	r2, [r7, #12]
 16577 0020 40F24443 		movw	r3, #1092
 16578 0024 1340     		ands	r3, r3, r2
 16579              		.loc 1 6404 11
 16580 0026 002B     		cmp	r3, #0
 16581 0028 06D1     		bne	.L750
6405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* complementary channel is disabled */
6406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             hals_timer_disable(timer_dev->periph);
 16582              		.loc 1 6406 13
 16583 002a 7B68     		ldr	r3, [r7, #4]
 16584 002c 1B68     		ldr	r3, [r3]
 16585 002e 1846     		mov	r0, r3
 16586 0030 FFF7FEFF 		bl	hals_timer_disable
6407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             return HAL_ERR_NONE;
 16587              		.loc 1 6407 20
 16588 0034 0023     		movs	r3, #0
 16589 0036 04E0     		b	.L751
 16590              	.L750:
6408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         } else {
6409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* complementary channel is not disabled */
6410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             return HAL_ERR_NO_SUPPORT;
 16591              		.loc 1 6410 20
 16592 0038 6FF00303 		mvn	r3, #3
 16593 003c 01E0     		b	.L751
 16594              	.L749:
6411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
6412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     } else {
6413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         /* channel is not disabled */
6414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         return HAL_ERR_NO_SUPPORT;
 16595              		.loc 1 6414 16
 16596 003e 6FF00303 		mvn	r3, #3
 16597              	.L751:
6415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16598              		.loc 1 6416 1
 16599 0042 1846     		mov	r0, r3
 16600 0044 1037     		adds	r7, r7, #16
 16601              		.cfi_def_cfa_offset 8
 16602 0046 BD46     		mov	sp, r7
 16603              		.cfi_def_cfa_register 13
 16604              		@ sp needed
 16605 0048 80BD     		pop	{r7, pc}
 16606              		.cfi_endproc
 16607              	.LFE249:
 16609              		.section	.text._timer_primary_output_config,"ax",%progbits
 16610              		.align	1
 16611              		.syntax unified
 16612              		.thumb
 16613              		.thumb_func
 16614              		.fpu softvfp
 16616              	_timer_primary_output_config:
 16617              	.LFB250:
6417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** 
6418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** /*!
6419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \brief      enable or disable TIMER primary output
6420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  timer_dev: TIMER device information structure
6421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure is not necessary to be reconfigured after structure initialization,
6422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                   the structure parameters altering is automatically configured by core
6423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[in]  state: EBANLE, DISABLE
6424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \param[out] none
6425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     \retval     none
6426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** */
6427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** static void _timer_primary_output_config(hal_timer_dev_struct *timer_dev, ControlStatus state)
6428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** {
 16618              		.loc 1 6428 1
 16619              		.cfi_startproc
 16620              		@ args = 0, pretend = 0, frame = 16
 16621              		@ frame_needed = 1, uses_anonymous_args = 0
 16622              		@ link register save eliminated.
 16623 0000 80B4     		push	{r7}
 16624              		.cfi_def_cfa_offset 4
 16625              		.cfi_offset 7, -4
 16626 0002 85B0     		sub	sp, sp, #20
 16627              		.cfi_def_cfa_offset 24
 16628 0004 00AF     		add	r7, sp, #0
 16629              		.cfi_def_cfa_register 7
 16630 0006 7860     		str	r0, [r7, #4]
 16631 0008 0B46     		mov	r3, r1
 16632 000a FB70     		strb	r3, [r7, #3]
6429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     uint32_t chctl2;
6430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     chctl2 = TIMER_CHCTL2(timer_dev->periph);
 16633              		.loc 1 6430 14
 16634 000c 7B68     		ldr	r3, [r7, #4]
 16635 000e 1B68     		ldr	r3, [r3]
 16636 0010 2033     		adds	r3, r3, #32
 16637              		.loc 1 6430 12
 16638 0012 1B68     		ldr	r3, [r3]
 16639 0014 FB60     		str	r3, [r7, #12]
6431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     /* TIMER which has primary output enable(POE) bit */
6432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     if((TIMER0 == timer_dev->periph) || (TIMER14 == timer_dev->periph)
 16640              		.loc 1 6432 28
 16641 0016 7B68     		ldr	r3, [r7, #4]
 16642 0018 1B68     		ldr	r3, [r3]
 16643              		.loc 1 6432 7
 16644 001a 1D4A     		ldr	r2, .L757
 16645 001c 9342     		cmp	r3, r2
 16646 001e 0ED0     		beq	.L753
 16647              		.loc 1 6432 62 discriminator 1
 16648 0020 7B68     		ldr	r3, [r7, #4]
 16649 0022 1B68     		ldr	r3, [r3]
 16650              		.loc 1 6432 38 discriminator 1
 16651 0024 1B4A     		ldr	r2, .L757+4
 16652 0026 9342     		cmp	r3, r2
 16653 0028 09D0     		beq	.L753
6433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             || (TIMER15 == timer_dev->periph) || (TIMER16 == timer_dev->periph)) {
 16654              		.loc 1 6433 37
 16655 002a 7B68     		ldr	r3, [r7, #4]
 16656 002c 1B68     		ldr	r3, [r3]
 16657              		.loc 1 6433 13
 16658 002e 1A4A     		ldr	r2, .L757+8
 16659 0030 9342     		cmp	r3, r2
 16660 0032 04D0     		beq	.L753
 16661              		.loc 1 6433 71 discriminator 1
 16662 0034 7B68     		ldr	r3, [r7, #4]
 16663 0036 1B68     		ldr	r3, [r3]
 16664              		.loc 1 6433 47 discriminator 1
 16665 0038 184A     		ldr	r2, .L757+12
 16666 003a 9342     		cmp	r3, r2
 16667 003c 23D1     		bne	.L756
 16668              	.L753:
6434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         if(ENABLE == state) {
 16669              		.loc 1 6434 11
 16670 003e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 16671 0040 012B     		cmp	r3, #1
 16672 0042 0AD1     		bne	.L755
6435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* enable TIMER primary output */
6436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             TIMER_CCHP(timer_dev->periph) |= (uint32_t)TIMER_CCHP_POEN;
 16673              		.loc 1 6436 13
 16674 0044 7B68     		ldr	r3, [r7, #4]
 16675 0046 1B68     		ldr	r3, [r3]
 16676              		.loc 1 6436 43
 16677 0048 4433     		adds	r3, r3, #68
 16678 004a 1B68     		ldr	r3, [r3]
 16679              		.loc 1 6436 13
 16680 004c 7A68     		ldr	r2, [r7, #4]
 16681 004e 1268     		ldr	r2, [r2]
 16682              		.loc 1 6436 43
 16683 0050 4432     		adds	r2, r2, #68
 16684 0052 43F40043 		orr	r3, r3, #32768
 16685 0056 1360     		str	r3, [r2]
6437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         } else {
6438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             /* disable TIMER primary output */
6439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             if(0 == (chctl2 & TIMER_CHX_EN_MASK)) {
6440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 if(0 == (chctl2 & TIMER_CHNX_EN_MASK)) {
6441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                     TIMER_CCHP(timer_dev->periph) &= (~(uint32_t)TIMER_CCHP_POEN);
6442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 }
6443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****             }
6444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****         }
6445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****     }
6446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c **** }
 16686              		.loc 1 6446 1
 16687 0058 15E0     		b	.L756
 16688              	.L755:
6439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 if(0 == (chctl2 & TIMER_CHNX_EN_MASK)) {
 16689              		.loc 1 6439 29
 16690 005a FA68     		ldr	r2, [r7, #12]
 16691 005c 41F21113 		movw	r3, #4369
 16692 0060 1340     		ands	r3, r3, r2
6439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 if(0 == (chctl2 & TIMER_CHNX_EN_MASK)) {
 16693              		.loc 1 6439 15
 16694 0062 002B     		cmp	r3, #0
 16695 0064 0FD1     		bne	.L756
6440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                     TIMER_CCHP(timer_dev->periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 16696              		.loc 1 6440 33
 16697 0066 FA68     		ldr	r2, [r7, #12]
 16698 0068 40F24443 		movw	r3, #1092
 16699 006c 1340     		ands	r3, r3, r2
6440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                     TIMER_CCHP(timer_dev->periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 16700              		.loc 1 6440 19
 16701 006e 002B     		cmp	r3, #0
 16702 0070 09D1     		bne	.L756
6441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 }
 16703              		.loc 1 6441 21
 16704 0072 7B68     		ldr	r3, [r7, #4]
 16705 0074 1B68     		ldr	r3, [r3]
6441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 }
 16706              		.loc 1 6441 51
 16707 0076 4433     		adds	r3, r3, #68
 16708 0078 1B68     		ldr	r3, [r3]
6441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 }
 16709              		.loc 1 6441 21
 16710 007a 7A68     		ldr	r2, [r7, #4]
 16711 007c 1268     		ldr	r2, [r2]
6441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c ****                 }
 16712              		.loc 1 6441 51
 16713 007e 4432     		adds	r2, r2, #68
 16714 0080 23F40043 		bic	r3, r3, #32768
 16715 0084 1360     		str	r3, [r2]
 16716              	.L756:
 16717              		.loc 1 6446 1
 16718 0086 00BF     		nop
 16719 0088 1437     		adds	r7, r7, #20
 16720              		.cfi_def_cfa_offset 4
 16721 008a BD46     		mov	sp, r7
 16722              		.cfi_def_cfa_register 13
 16723              		@ sp needed
 16724 008c 80BC     		pop	{r7}
 16725              		.cfi_restore 7
 16726              		.cfi_def_cfa_offset 0
 16727 008e 7047     		bx	lr
 16728              	.L758:
 16729              		.align	2
 16730              	.L757:
 16731 0090 002C0140 		.word	1073818624
 16732 0094 00400140 		.word	1073823744
 16733 0098 00440140 		.word	1073824768
 16734 009c 00480140 		.word	1073825792
 16735              		.cfi_endproc
 16736              	.LFE250:
 16738              		.section	.bss.ic0_capture.10993,"aw",%nobits
 16739              		.align	2
 16742              	ic0_capture.10993:
 16743 0000 00000000 		.space	8
 16743      00000000 
 16744              		.section	.bss.ic1_capture.10994,"aw",%nobits
 16745              		.align	2
 16748              	ic1_capture.10994:
 16749 0000 00000000 		.space	8
 16749      00000000 
 16750              		.section	.bss.input_capture.10999,"aw",%nobits
 16751              		.align	2
 16754              	input_capture.10999:
 16755 0000 00000000 		.space	8
 16755      00000000 
 16756              		.section	.bss.output_compare.11000,"aw",%nobits
 16757              		.align	2
 16760              	output_compare.11000:
 16761 0000 00000000 		.space	24
 16761      00000000 
 16761      00000000 
 16761      00000000 
 16761      00000000 
 16762              		.section	.bss.output_compare.11226,"aw",%nobits
 16763              		.align	2
 16766              	output_compare.11226:
 16767 0000 00000000 		.space	24
 16767      00000000 
 16767      00000000 
 16767      00000000 
 16767      00000000 
 16768              		.section	.bss.input_capture.11225,"aw",%nobits
 16769              		.align	2
 16772              	input_capture.11225:
 16773 0000 00000000 		.space	8
 16773      00000000 
 16774              		.text
 16775              	.Letext0:
 16776              		.file 2 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 16777              		.file 3 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 16778              		.file 4 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 16779              		.file 5 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 16780              		.file 6 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 16781              		.file 7 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 16782              		.file 8 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal.h"
 16783              		.file 9 "../firmware/cmsis/inc/core_cm4.h"
 16784              		.file 10 "../firmware/cmsis/inc/system_gd32f3x0.h"
 16785              		.file 11 "../firmware/cmsis/inc/gd32f3x0.h"
 16786              		.file 12 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_dma.h"
 16787              		.file 13 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-ar
 16788              		.file 14 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_rcu.h"
 16789              		.file 15 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_timer.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f3x0_hal_timer.c
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16     .text.hal_timer_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:24     .text.hal_timer_init:00000000 hal_timer_init
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12260  .text.hals_timer_master_slave_mode_config:00000000 hals_timer_master_slave_mode_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12202  .text.hals_timer_master_output_trigger_source_select:00000000 hals_timer_master_output_trigger_source_select
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:258    .text.hal_timer_init:00000150 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:268    .text.hal_timer_input_capture_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:275    .text.hal_timer_input_capture_config:00000000 hal_timer_input_capture_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14956  .text.hals_timer_channel_input_capture_config:00000000 hals_timer_channel_input_capture_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:322    .text.hal_timer_output_compare_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:329    .text.hal_timer_output_compare_config:00000000 hal_timer_output_compare_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13109  .text.hals_timer_channel_output_config:00000000 hals_timer_channel_output_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:376    .text.hal_timer_break_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:383    .text.hal_timer_break_config:00000000 hal_timer_break_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:469    .text.hal_timer_ocpre_clear_source_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:476    .text.hal_timer_ocpre_clear_source_config:00000000 hal_timer_ocpre_clear_source_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12438  .text.hals_timer_external_trigger_config:00000000 hals_timer_external_trigger_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:571    .text.hal_timer_ci0_input_select:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:578    .text.hal_timer_ci0_input_select:00000000 hal_timer_ci0_input_select
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:662    .text.hal_timer_single_pulse_mode_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:669    .text.hal_timer_single_pulse_mode_config:00000000 hal_timer_single_pulse_mode_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:749    .text.hal_timer_clock_source_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:756    .text.hal_timer_clock_source_config:00000000 hal_timer_clock_source_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12326  .text.hals_timer_input_trigger_source_select:00000000 hals_timer_input_trigger_source_select
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:1480   .text.hal_timer_slave_mode_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:1487   .text.hal_timer_slave_mode_config:00000000 hal_timer_slave_mode_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12661  .text.hals_timer_interrupt_disable:00000000 hals_timer_interrupt_disable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12875  .text.hals_timer_dma_disable:00000000 hals_timer_dma_disable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12382  .text.hals_timer_slave_mode_select:00000000 hals_timer_slave_mode_select
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:1825   .text.hal_timer_decoder_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:1832   .text.hal_timer_decoder_config:00000000 hal_timer_decoder_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:1962   .text.hal_timer_decoder_config:000000ac $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16742  .bss.ic0_capture.10993:00000000 ic0_capture.10993
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16748  .bss.ic1_capture.10994:00000000 ic1_capture.10994
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:1968   .text.hal_timer_hall_sensor_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:1975   .text.hal_timer_hall_sensor_config:00000000 hal_timer_hall_sensor_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2119   .text.hal_timer_hall_sensor_config:000000d0 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16754  .bss.input_capture.10999:00000000 input_capture.10999
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16760  .bss.output_compare.11000:00000000 output_compare.11000
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2125   .text.hal_timer_struct_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2132   .text.hal_timer_struct_init:00000000 hal_timer_struct_init
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2157   .text.hal_timer_struct_init:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2172   .text.hal_timer_struct_init:00000058 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2677   .text.hal_timer_deinit:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2684   .text.hal_timer_deinit:00000000 hal_timer_deinit
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2826   .text.hal_timer_deinit:000000e8 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2836   .text.hal_timer_counter_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2843   .text.hal_timer_counter_start:00000000 hal_timer_counter_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16445  .text._timer_enable:00000000 _timer_enable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2893   .text.hal_timer_counter_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2900   .text.hal_timer_counter_stop:00000000 hal_timer_counter_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16546  .text._timer_disable:00000000 _timer_disable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2951   .text.hal_timer_counter_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:2958   .text.hal_timer_counter_start_interrupt:00000000 hal_timer_counter_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12778  .text.hals_timer_interrupt_flag_clear:00000000 hals_timer_interrupt_flag_clear
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12613  .text.hals_timer_interrupt_enable:00000000 hals_timer_interrupt_enable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3027   .text.hal_timer_counter_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3034   .text.hal_timer_counter_stop_interrupt:00000000 hal_timer_counter_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3101   .text.hal_timer_counter_start_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3108   .text.hal_timer_counter_start_dma:00000000 hal_timer_counter_start_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12825  .text.hals_timer_dma_enable:00000000 hals_timer_dma_enable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3210   .text.hal_timer_counter_start_dma:0000008c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16011  .text._update_dma_full_transfer_complete:00000000 _update_dma_full_transfer_complete
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16391  .text._timer_dma_error:00000000 _timer_dma_error
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3216   .text.hal_timer_counter_stop_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3223   .text.hal_timer_counter_stop_dma:00000000 hal_timer_counter_stop_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3285   .text.hal_timer_input_capture_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3292   .text.hal_timer_input_capture_start:00000000 hal_timer_input_capture_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14682  .text.hals_timer_channel_output_state_config:00000000 hals_timer_channel_output_state_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3351   .text.hal_timer_input_capture_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3358   .text.hal_timer_input_capture_stop:00000000 hal_timer_input_capture_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3418   .text.hal_timer_input_capture_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3425   .text.hal_timer_input_capture_start_interrupt:00000000 hal_timer_input_capture_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3470   .text.hal_timer_input_capture_start_interrupt:0000003c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3474   .text.hal_timer_input_capture_start_interrupt:0000004c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3569   .text.hal_timer_input_capture_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3576   .text.hal_timer_input_capture_stop_interrupt:00000000 hal_timer_input_capture_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3618   .text.hal_timer_input_capture_stop_interrupt:00000038 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3622   .text.hal_timer_input_capture_stop_interrupt:00000048 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3718   .text.hal_timer_input_capture_start_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3725   .text.hal_timer_input_capture_start_dma:00000000 hal_timer_input_capture_start_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3778   .text.hal_timer_input_capture_start_dma:00000048 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3782   .text.hal_timer_input_capture_start_dma:00000058 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3976   .text.hal_timer_input_capture_start_dma:00000184 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16065  .text._channelx_capture_dma_full_transfer_complete:00000000 _channelx_capture_dma_full_transfer_complete
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3982   .text.hal_timer_input_capture_stop_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:3989   .text.hal_timer_input_capture_stop_dma:00000000 hal_timer_input_capture_stop_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4027   .text.hal_timer_input_capture_stop_dma:00000030 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4031   .text.hal_timer_input_capture_stop_dma:00000040 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4123   .text.hal_timer_output_compare_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4130   .text.hal_timer_output_compare_start:00000000 hal_timer_output_compare_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16616  .text._timer_primary_output_config:00000000 _timer_primary_output_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4193   .text.hal_timer_output_compare_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4200   .text.hal_timer_output_compare_stop:00000000 hal_timer_output_compare_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4264   .text.hal_timer_output_compare_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4271   .text.hal_timer_output_compare_start_interrupt:00000000 hal_timer_output_compare_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4316   .text.hal_timer_output_compare_start_interrupt:0000003c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4320   .text.hal_timer_output_compare_start_interrupt:0000004c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4419   .text.hal_timer_output_compare_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4426   .text.hal_timer_output_compare_stop_interrupt:00000000 hal_timer_output_compare_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4468   .text.hal_timer_output_compare_stop_interrupt:00000038 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4472   .text.hal_timer_output_compare_stop_interrupt:00000048 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4572   .text.hal_timer_output_compare_start_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4579   .text.hal_timer_output_compare_start_dma:00000000 hal_timer_output_compare_start_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4632   .text.hal_timer_output_compare_start_dma:00000048 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4636   .text.hal_timer_output_compare_start_dma:00000058 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4834   .text.hal_timer_output_compare_start_dma:0000018c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16174  .text._channelx_compare_dma_full_transfer_complete:00000000 _channelx_compare_dma_full_transfer_complete
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4840   .text.hal_timer_output_compare_stop_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4847   .text.hal_timer_output_compare_stop_dma:00000000 hal_timer_output_compare_stop_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4885   .text.hal_timer_output_compare_stop_dma:00000030 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4889   .text.hal_timer_output_compare_stop_dma:00000040 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4985   .text.hal_timer_output_compare_complementary_channel_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:4992   .text.hal_timer_output_compare_complementary_channel_start:00000000 hal_timer_output_compare_complementary_channel_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14829  .text.hals_timer_channel_complementary_output_state_config:00000000 hals_timer_channel_complementary_output_state_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5055   .text.hal_timer_output_compare_complementary_channel_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5062   .text.hal_timer_output_compare_complementary_channel_stop:00000000 hal_timer_output_compare_complementary_channel_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5126   .text.hal_timer_output_compare_complementary_channel_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5133   .text.hal_timer_output_compare_complementary_channel_start_interrupt:00000000 hal_timer_output_compare_complementary_channel_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5265   .text.hal_timer_output_compare_complementary_channel_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5272   .text.hal_timer_output_compare_complementary_channel_stop_interrupt:00000000 hal_timer_output_compare_complementary_channel_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5420   .text.hal_timer_output_compare_complementary_channel_start_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5427   .text.hal_timer_output_compare_complementary_channel_start_dma:00000000 hal_timer_output_compare_complementary_channel_start_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5641   .text.hal_timer_output_compare_complementary_channel_start_dma:00000140 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5647   .text.hal_timer_output_compare_complementary_channel_stop_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5654   .text.hal_timer_output_compare_complementary_channel_stop_dma:00000000 hal_timer_output_compare_complementary_channel_stop_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5777   .text.hal_timer_single_pulse_mode_channel_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5784   .text.hal_timer_single_pulse_mode_channel_config:00000000 hal_timer_single_pulse_mode_channel_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5991   .text.hal_timer_single_pulse_mode_channel_config:00000128 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16766  .bss.output_compare.11226:00000000 output_compare.11226
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16772  .bss.input_capture.11225:00000000 input_capture.11225
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:5997   .text.hal_timer_single_pulse_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6004   .text.hal_timer_single_pulse_start:00000000 hal_timer_single_pulse_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6069   .text.hal_timer_single_pulse_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6076   .text.hal_timer_single_pulse_stop:00000000 hal_timer_single_pulse_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6145   .text.hal_timer_single_pulse_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6152   .text.hal_timer_single_pulse_start_interrupt:00000000 hal_timer_single_pulse_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6254   .text.hal_timer_single_pulse_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6261   .text.hal_timer_single_pulse_stop_interrupt:00000000 hal_timer_single_pulse_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6362   .text.hal_timer_single_pulse_complementary_channel_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6369   .text.hal_timer_single_pulse_complementary_channel_start:00000000 hal_timer_single_pulse_complementary_channel_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6469   .text.hal_timer_single_pulse_complementary_channel_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6476   .text.hal_timer_single_pulse_complementary_channel_stop:00000000 hal_timer_single_pulse_complementary_channel_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6580   .text.hal_timer_single_pulse_complementary_channel_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6587   .text.hal_timer_single_pulse_complementary_channel_start_interrupt:00000000 hal_timer_single_pulse_complementary_channel_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6724   .text.hal_timer_single_pulse_complementary_channel_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6731   .text.hal_timer_single_pulse_complementary_channel_stop_interrupt:00000000 hal_timer_single_pulse_complementary_channel_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6867   .text.hal_timer_slave_mode_interrupt_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:6874   .text.hal_timer_slave_mode_interrupt_config:00000000 hal_timer_slave_mode_interrupt_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7211   .text.hal_timer_decoder_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7218   .text.hal_timer_decoder_start:00000000 hal_timer_decoder_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11316  .text.hals_timer_enable:00000000 hals_timer_enable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7326   .text.hal_timer_decoder_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7333   .text.hal_timer_decoder_stop:00000000 hal_timer_decoder_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7440   .text.hal_timer_decoder_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7447   .text.hal_timer_decoder_start_interrupt:00000000 hal_timer_decoder_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7610   .text.hal_timer_decoder_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7617   .text.hal_timer_decoder_stop_interrupt:00000000 hal_timer_decoder_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7776   .text.hal_timer_decoder_start_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:7783   .text.hal_timer_decoder_start_dma:00000000 hal_timer_decoder_start_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8077   .text.hal_timer_decoder_start_dma:000001c8 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8083   .text.hal_timer_decoder_stop_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8090   .text.hal_timer_decoder_stop_dma:00000000 hal_timer_decoder_stop_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8241   .text.hal_timer_hall_sensor_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8248   .text.hal_timer_hall_sensor_start:00000000 hal_timer_hall_sensor_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8307   .text.hal_timer_hall_sensor_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8314   .text.hal_timer_hall_sensor_stop:00000000 hal_timer_hall_sensor_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8372   .text.hal_timer_hall_sensor_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8379   .text.hal_timer_hall_sensor_start_interrupt:00000000 hal_timer_hall_sensor_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8457   .text.hal_timer_hall_sensor_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8464   .text.hal_timer_hall_sensor_stop_interrupt:00000000 hal_timer_hall_sensor_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8538   .text.hal_timer_hall_sensor_start_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8545   .text.hal_timer_hall_sensor_start_dma:00000000 hal_timer_hall_sensor_start_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8656   .text.hal_timer_hall_sensor_start_dma:000000a0 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8662   .text.hal_timer_hall_sensor_stop_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8669   .text.hal_timer_hall_sensor_stop_dma:00000000 hal_timer_hall_sensor_stop_dma
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8738   .text.hal_timer_dma_transfer_write_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:8745   .text.hal_timer_dma_transfer_write_start:00000000 hal_timer_dma_transfer_write_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9234   .text.hal_timer_dma_transfer_write_start:0000030c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16283  .text._commutation_dma_full_transfer_complete:00000000 _commutation_dma_full_transfer_complete
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16337  .text._trigger_dma_full_transfer_complete:00000000 _trigger_dma_full_transfer_complete
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9241   .text.hal_timer_dma_transfer_write_start:00000320 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12994  .text.hals_timer_dma_transfer_config:00000000 hals_timer_dma_transfer_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9268   .text.hal_timer_dma_transfer_write_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9275   .text.hal_timer_dma_transfer_write_stop:00000000 hal_timer_dma_transfer_write_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9465   .text.hal_timer_dma_transfer_read_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9472   .text.hal_timer_dma_transfer_read_start:00000000 hal_timer_dma_transfer_read_start
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9961   .text.hal_timer_dma_transfer_read_start:0000030c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9968   .text.hal_timer_dma_transfer_read_start:00000320 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:9995   .text.hal_timer_dma_transfer_read_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10002  .text.hal_timer_dma_transfer_read_stop:00000000 hal_timer_dma_transfer_read_stop
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10192  .text.hal_timer_commutation_event_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10199  .text.hal_timer_commutation_event_config:00000000 hal_timer_commutation_event_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12072  .text.hals_timer_channel_control_shadow_config:00000000 hals_timer_channel_control_shadow_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12135  .text.hals_timer_channel_control_shadow_update_config:00000000 hals_timer_channel_control_shadow_update_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10290  .text.hal_timer_commutation_event_interrupt_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10297  .text.hal_timer_commutation_event_interrupt_config:00000000 hal_timer_commutation_event_interrupt_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10401  .text.hal_timer_commutation_event_dma_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10408  .text.hal_timer_commutation_event_dma_config:00000000 hal_timer_commutation_event_dma_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10535  .text.hal_timer_commutation_event_dma_config:000000ac $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10541  .text.hal_timer_irq_handle_set:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10548  .text.hal_timer_irq_handle_set:00000000 hal_timer_irq_handle_set
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10836  .text.hal_timer_irq_handle_all_reset:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10843  .text.hal_timer_irq_handle_all_reset:00000000 hal_timer_irq_handle_all_reset
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10899  .text.hal_timer_irq:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:10906  .text.hal_timer_irq:00000000 hal_timer_irq
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12711  .text.hals_timer_interrupt_flag_get:00000000 hals_timer_interrupt_flag_get
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11309  .text.hals_timer_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11352  .text.hals_timer_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11359  .text.hals_timer_disable:00000000 hals_timer_disable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11395  .text.hals_timer_update_event_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11402  .text.hals_timer_update_event_enable:00000000 hals_timer_update_event_enable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11438  .text.hals_timer_update_event_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11445  .text.hals_timer_update_event_disable:00000000 hals_timer_update_event_disable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11481  .text.hals_timer_update_source_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11488  .text.hals_timer_update_source_config:00000000 hals_timer_update_source_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11544  .text.hals_timer_counter_up_direction:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11551  .text.hals_timer_counter_up_direction:00000000 hals_timer_counter_up_direction
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11587  .text.hals_timer_counter_down_direction:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11594  .text.hals_timer_counter_down_direction:00000000 hals_timer_counter_down_direction
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11630  .text.hals_timer_counter_alignment:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11637  .text.hals_timer_counter_alignment:00000000 hals_timer_counter_alignment
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11684  .text.hals_timer_auto_reload_shadow_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11691  .text.hals_timer_auto_reload_shadow_enable:00000000 hals_timer_auto_reload_shadow_enable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11727  .text.hals_timer_auto_reload_shadow_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11734  .text.hals_timer_auto_reload_shadow_disable:00000000 hals_timer_auto_reload_shadow_disable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11770  .text.hals_timer_counter_value_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11777  .text.hals_timer_counter_value_config:00000000 hals_timer_counter_value_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11815  .text.hals_timer_counter_read:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11822  .text.hals_timer_counter_read:00000000 hals_timer_counter_read
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11863  .text.hals_timer_prescaler_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11870  .text.hals_timer_prescaler_config:00000000 hals_timer_prescaler_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11925  .text.hals_timer_prescaler_read:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11932  .text.hals_timer_prescaler_read:00000000 hals_timer_prescaler_read
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11973  .text.hals_timer_autoreload_value_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:11980  .text.hals_timer_autoreload_value_config:00000000 hals_timer_autoreload_value_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12018  .text.hals_timer_repetition_value_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12025  .text.hals_timer_repetition_value_config:00000000 hals_timer_repetition_value_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12065  .text.hals_timer_channel_control_shadow_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12128  .text.hals_timer_channel_control_shadow_update_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12195  .text.hals_timer_master_output_trigger_source_select:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12253  .text.hals_timer_master_slave_mode_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12319  .text.hals_timer_input_trigger_source_select:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12375  .text.hals_timer_slave_mode_select:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12431  .text.hals_timer_external_trigger_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12504  .text.hals_timer_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12511  .text.hals_timer_flag_get:00000000 hals_timer_flag_get
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12559  .text.hals_timer_flag_clear:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12566  .text.hals_timer_flag_clear:00000000 hals_timer_flag_clear
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12606  .text.hals_timer_interrupt_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12654  .text.hals_timer_interrupt_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12704  .text.hals_timer_interrupt_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12771  .text.hals_timer_interrupt_flag_clear:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12818  .text.hals_timer_dma_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12868  .text.hals_timer_dma_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12920  .text.hals_timer_channel_dma_request_source_select:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12927  .text.hals_timer_channel_dma_request_source_select:00000000 hals_timer_channel_dma_request_source_select
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:12987  .text.hals_timer_dma_transfer_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13052  .text.hals_timer_event_software_generate:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13059  .text.hals_timer_event_software_generate:00000000 hals_timer_event_software_generate
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13102  .text.hals_timer_channel_output_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13135  .text.hals_timer_channel_output_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13139  .text.hals_timer_channel_output_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13570  .text.hals_timer_channel_output_config:000002d4 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13577  .text.hals_timer_channel_output_config:000002e8 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13681  .text.hals_timer_channel_output_mode_config:00000000 hals_timer_channel_output_mode_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13831  .text.hals_timer_channel_output_pulse_value_config:00000000 hals_timer_channel_output_pulse_value_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14378  .text.hals_timer_channel_output_polarity_config:00000000 hals_timer_channel_output_polarity_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13928  .text.hals_timer_channel_output_shadow_config:00000000 hals_timer_channel_output_shadow_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14078  .text.hals_timer_channel_output_fast_config:00000000 hals_timer_channel_output_fast_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14228  .text.hals_timer_channel_output_clear_config:00000000 hals_timer_channel_output_clear_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13674  .text.hals_timer_channel_output_mode_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13708  .text.hals_timer_channel_output_mode_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13712  .text.hals_timer_channel_output_mode_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13824  .text.hals_timer_channel_output_pulse_value_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13857  .text.hals_timer_channel_output_pulse_value_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13861  .text.hals_timer_channel_output_pulse_value_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13921  .text.hals_timer_channel_output_shadow_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13955  .text.hals_timer_channel_output_shadow_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:13959  .text.hals_timer_channel_output_shadow_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14071  .text.hals_timer_channel_output_fast_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14105  .text.hals_timer_channel_output_fast_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14109  .text.hals_timer_channel_output_fast_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14221  .text.hals_timer_channel_output_clear_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14255  .text.hals_timer_channel_output_clear_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14259  .text.hals_timer_channel_output_clear_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14371  .text.hals_timer_channel_output_polarity_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14405  .text.hals_timer_channel_output_polarity_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14409  .text.hals_timer_channel_output_polarity_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14523  .text.hals_timer_channel_complementary_output_polarity_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14530  .text.hals_timer_channel_complementary_output_polarity_config:00000000 hals_timer_channel_complementary_output_polarity_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14557  .text.hals_timer_channel_complementary_output_polarity_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14561  .text.hals_timer_channel_complementary_output_polarity_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14675  .text.hals_timer_channel_output_state_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14708  .text.hals_timer_channel_output_state_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14712  .text.hals_timer_channel_output_state_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14822  .text.hals_timer_channel_complementary_output_state_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14949  .text.hals_timer_channel_input_capture_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14982  .text.hals_timer_channel_input_capture_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:14986  .text.hals_timer_channel_input_capture_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15402  .text.hals_timer_channel_input_capture_prescaler_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15409  .text.hals_timer_channel_input_capture_prescaler_config:00000000 hals_timer_channel_input_capture_prescaler_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15436  .text.hals_timer_channel_input_capture_prescaler_config:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15440  .text.hals_timer_channel_input_capture_prescaler_config:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15552  .text.hals_timer_input_capture_register_read:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15559  .text.hals_timer_input_capture_register_read:00000000 hals_timer_input_capture_register_read
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15584  .text.hals_timer_input_capture_register_read:00000018 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15588  .text.hals_timer_input_capture_register_read:00000028 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15646  .text.hals_timer_break_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15653  .text.hals_timer_break_enable:00000000 hals_timer_break_enable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15691  .text.hals_timer_break_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15698  .text.hals_timer_break_disable:00000000 hals_timer_break_disable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15736  .text.hals_timer_automatic_output_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15743  .text.hals_timer_automatic_output_enable:00000000 hals_timer_automatic_output_enable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15781  .text.hals_timer_automatic_output_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15788  .text.hals_timer_automatic_output_disable:00000000 hals_timer_automatic_output_disable
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15826  .text.hals_timer_channel_remap_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15833  .text.hals_timer_channel_remap_config:00000000 hals_timer_channel_remap_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15871  .text.hals_timer_write_chxval_register_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15878  .text.hals_timer_write_chxval_register_config:00000000 hals_timer_write_chxval_register_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15938  .text.hals_timer_output_value_selection_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:15945  .text.hals_timer_output_value_selection_config:00000000 hals_timer_output_value_selection_config
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16005  .text._update_dma_full_transfer_complete:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16059  .text._channelx_capture_dma_full_transfer_complete:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16168  .text._channelx_compare_dma_full_transfer_complete:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16277  .text._commutation_dma_full_transfer_complete:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16331  .text._trigger_dma_full_transfer_complete:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16385  .text._timer_dma_error:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16439  .text._timer_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16533  .text._timer_enable:00000064 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16540  .text._timer_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16610  .text._timer_primary_output_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16731  .text._timer_primary_output_config:00000090 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16739  .bss.ic0_capture.10993:00000000 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16745  .bss.ic1_capture.10994:00000000 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16751  .bss.input_capture.10999:00000000 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16757  .bss.output_compare.11000:00000000 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16763  .bss.output_compare.11226:00000000 $d
C:\Users\peter\AppData\Local\Temp\ccRCnSWc.s:16769  .bss.input_capture.11225:00000000 $d
                           .group:00000000 wm4.0.b316ac8f61e0e6e0285f1e03e5bd3513
                           .group:00000000 wm4.stdarg.h.31.b55da1089056868966f25de5dbfc7d3c
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.newlib.h.18.ac66930cc5dc086504ebba5cc05ab7f1
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.gd32f3x0_hal.h.52.43337a488df56bad1a66550eb74593ea
                           .group:00000000 wm4.gd32f3x0.h.36.5dfcb46b6e5e152feffb6039fee007e2
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.7d82f39a4c9e2de723b837137e6ae289
                           .group:00000000 wm4.gd32f3x0.h.180.82f67477079136206c5871e7542ee564
                           .group:00000000 wm4.gd32f3x0_libopt.h.36.45b869ab1209cc1a50f3dfc76a311cb9
                           .group:00000000 wm4.gd32f3x0_hal_dma.h.41.ca879783be1737b965b3ae4e7f93f872
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.gd32f3x0_hal_fmc.h.43.2987de260e370bf3f5b8a24cb7cf3bf8
                           .group:00000000 wm4.gd32f3x0_hal_pmu.h.36.5635520c461bb7aaf91bffd9cbfc72ad
                           .group:00000000 wm4.gd32f3x0_hal_gpio.h.36.a12be1408d39f193128846456cde3d37
                           .group:00000000 wm4.gd32f3x0_hal_rcu.h.38.87d0c22ec8715f857cfeeefdccb19c2d
                           .group:00000000 wm4.gd32f3x0_hal_exti.h.36.1ea5944bb2717abba6eb4f5f2b24bf84
                           .group:00000000 wm4.gd32f3x0_hal_sys.h.35.2ceb07a2f85f308445b52768bbccb36f
                           .group:00000000 wm4.gd32f3x0_hal_syscfg.h.36.72a727ef72a22345530b3ff53cbe3ce3
                           .group:00000000 wm4.gd32f3x0_hal_nvic.h.36.4aa8cd20672a0a2c198d8567b1de409e
                           .group:00000000 wm4.gd32f3x0_hal_cmp.h.36.f85d9d5e9ce0d5ec5a6c328e83b87368
                           .group:00000000 wm4.gd32f3x0_hal_crc.h.36.1900d76e2c07c18b1ef1c9b856f287b8
                           .group:00000000 wm4.gd32f3x0_hal_adc.h.36.8c3322d47f1ee3cab423f686efb96e34
                           .group:00000000 wm4.gd32f3x0_hal_ctc.h.36.847bc0cba62101d5ce7e8bf46a1d8bff
                           .group:00000000 wm4.gd32f3x0_hal_fwdgt.h.37.9a77d48f0ebb1bea9efac8306d3abfa3
                           .group:00000000 wm4.gd32f3x0_hal_wwdgt.h.36.19843a8487f7f073536e58bdf0d3f2d3
                           .group:00000000 wm4.gd32f3x0_hal_spi_com.h.36.6baebef46bf9bda5babad635e2a47342
                           .group:00000000 wm4.gd32f3x0_hal_spi.h.36.c5af6148e40a30fadbbdd1f06ceea13d
                           .group:00000000 wm4.gd32f3x0_hal_i2s.h.36.e903082eeeee8f5fb4aff85df922f163
                           .group:00000000 wm4.gd32f3x0_hal_usart_com.h.36.69752e97184d87492213ad2f277017fc
                           .group:00000000 wm4.gd32f3x0_hal_uart.h.36.cbee0c6c192eff6011d6338977fcd04b
                           .group:00000000 wm4.gd32f3x0_hal_usrt.h.36.ffd63cfab4e0501d677bc717158e43a6
                           .group:00000000 wm4.gd32f3x0_hal_irda.h.36.3910de0ccf8d5623643304fed3f81eb2
                           .group:00000000 wm4.gd32f3x0_hal_smartcard.h.36.ab9bc113f17ef2e0fb1ebed69f0678d8
                           .group:00000000 wm4.gd32f3x0_hal_rtc.h.36.5e01e9f7c643662797b76c8fb127db6a
                           .group:00000000 wm4.gd32f3x0_hal_i2c_com.h.36.93c032b15c0ba33e15ba767e036a725b
                           .group:00000000 wm4.gd32f3x0_hal_i2c.h.36.5070b63e35481aadf06d643445a9b538
                           .group:00000000 wm4.gd32f3x0_hal_smbus.h.36.ff84c1a5256828a88dd698d2f412ded9
                           .group:00000000 wm4.gd32f3x0_hal_timer.h.36.1cc370b1b382cdb697c16ab5f59079f9
                           .group:00000000 wm4.gd32f3x0_hal.h.138.6420920baed40fecd6e3a38f9485824a

UNDEFINED SYMBOLS
hal_rcu_periph_reset_enable
hal_rcu_periph_reset_disable
hal_dma_start_interrupt
hal_dma_stop
