--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.032 - 0.039)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y18.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y19.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X55Y19.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (1.125ns logic, 0.289ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y19.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y19.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X55Y19.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y19.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y19.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X55Y19.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y18.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y19.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X55Y19.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.825ns logic, 0.232ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y85.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y85.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y85.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y18.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y18.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y18.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 211422 paths analyzed, 5275 endpoints analyzed, 1535 failing endpoints
 1535 timing errors detected. (1525 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  15.267ns.
--------------------------------------------------------------------------------
Slack (setup path):     -7.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.942ns (Levels of Logic = 10)
  Clock Path Skew:      -0.325ns (0.674 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y122.F4    net (fanout=43)       0.956   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X101Y121.SR    net (fanout=1)        0.721   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X101Y121.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     14.942ns (6.739ns logic, 8.203ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.947ns (Levels of Logic = 10)
  Clock Path Skew:      -0.311ns (0.688 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y123.F4    net (fanout=43)       0.956   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y123.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<23>_SW0
    SLICE_X96Y124.SR     net (fanout=1)        0.726   ftop/gbe0/dcp_dcp_dcpRespF/N58
    SLICE_X96Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     14.947ns (6.739ns logic, 8.208ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.883ns (Levels of Logic = 10)
  Clock Path Skew:      -0.339ns (0.660 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X101Y118.G1    net (fanout=43)       0.673   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N84
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<2>_SW0
    SLICE_X99Y120.SR     net (fanout=1)        0.985   ftop/gbe0/dcp_dcp_dcpRespF/N44
    SLICE_X99Y120.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.883ns (6.699ns logic, 8.184ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.851ns (Levels of Logic = 10)
  Clock Path Skew:      -0.328ns (0.671 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X104Y118.F1    net (fanout=43)       0.628   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X98Y117.SR     net (fanout=1)        0.958   ftop/gbe0/dcp_dcp_dcpRespF/N52
    SLICE_X98Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     14.851ns (6.739ns logic, 8.112ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.793ns (Levels of Logic = 10)
  Clock Path Skew:      -0.365ns (0.634 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X98Y122.F3     net (fanout=43)       0.805   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X98Y122.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X97Y118.SR     net (fanout=1)        0.723   ftop/gbe0/dcp_dcp_dcpRespF/N42
    SLICE_X97Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     14.793ns (6.739ns logic, 8.054ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.812ns (Levels of Logic = 10)
  Clock Path Skew:      -0.339ns (0.660 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y119.G2    net (fanout=43)       0.589   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y119.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X98Y120.SR     net (fanout=1)        0.943   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X98Y120.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     14.812ns (6.754ns logic, 8.058ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.785ns (Levels of Logic = 10)
  Clock Path Skew:      -0.337ns (0.662 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y124.F3     net (fanout=43)       0.838   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y124.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<28>_SW0
    SLICE_X97Y123.SR     net (fanout=1)        0.721   ftop/gbe0/dcp_dcp_dcpRespF/N48
    SLICE_X97Y123.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     14.785ns (6.700ns logic, 8.085ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.848ns (Levels of Logic = 10)
  Clock Path Skew:      -0.267ns (0.732 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y126.F2     net (fanout=43)       1.082   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y126.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<20>_SW0
    SLICE_X98Y129.SR     net (fanout=1)        0.540   ftop/gbe0/dcp_dcp_dcpRespF/N64
    SLICE_X98Y129.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     14.848ns (6.700ns logic, 8.148ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.740ns (Levels of Logic = 10)
  Clock Path Skew:      -0.356ns (0.643 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y118.F3     net (fanout=43)       0.529   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y118.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<34>_SW0
    SLICE_X97Y120.SR     net (fanout=1)        0.985   ftop/gbe0/dcp_dcp_dcpRespF/N34
    SLICE_X97Y120.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     14.740ns (6.700ns logic, 8.040ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.803ns (Levels of Logic = 10)
  Clock Path Skew:      -0.291ns (0.708 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y129.F4    net (fanout=43)       0.813   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y129.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<21>_SW0
    SLICE_X96Y127.SR     net (fanout=1)        0.725   ftop/gbe0/dcp_dcp_dcpRespF/N62
    SLICE_X96Y127.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     14.803ns (6.739ns logic, 8.064ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.814ns (Levels of Logic = 10)
  Clock Path Skew:      -0.270ns (0.729 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y126.F2    net (fanout=43)       1.065   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y126.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X103Y125.SR    net (fanout=1)        0.484   ftop/gbe0/dcp_dcp_dcpRespF/N78
    SLICE_X103Y125.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.814ns (6.739ns logic, 8.075ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.714ns (Levels of Logic = 10)
  Clock Path Skew:      -0.353ns (0.646 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X98Y115.F3     net (fanout=43)       0.755   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X98Y115.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<37>_SW0
    SLICE_X96Y116.SR     net (fanout=1)        0.694   ftop/gbe0/dcp_dcp_dcpRespF/N28
    SLICE_X96Y116.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     14.714ns (6.739ns logic, 7.975ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.743ns (Levels of Logic = 10)
  Clock Path Skew:      -0.267ns (0.732 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X101Y130.F3    net (fanout=43)       0.808   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X101Y130.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X99Y129.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X99Y129.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     14.743ns (6.700ns logic, 8.043ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.648ns (Levels of Logic = 10)
  Clock Path Skew:      -0.355ns (0.674 - 1.029)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y68.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X107Y69.F1     net (fanout=2)        0.693   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y122.F4    net (fanout=43)       0.956   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X101Y121.SR    net (fanout=1)        0.721   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X101Y121.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     14.648ns (6.739ns logic, 7.909ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.653ns (Levels of Logic = 10)
  Clock Path Skew:      -0.341ns (0.688 - 1.029)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y68.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X107Y69.F1     net (fanout=2)        0.693   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y123.F4    net (fanout=43)       0.956   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y123.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<23>_SW0
    SLICE_X96Y124.SR     net (fanout=1)        0.726   ftop/gbe0/dcp_dcp_dcpRespF/N58
    SLICE_X96Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     14.653ns (6.739ns logic, 7.914ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.628ns (Levels of Logic = 10)
  Clock Path Skew:      -0.355ns (0.674 - 1.029)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y68.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X107Y69.F2     net (fanout=2)        0.748   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y122.F4    net (fanout=43)       0.956   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y122.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X101Y121.SR    net (fanout=1)        0.721   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X101Y121.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     14.628ns (6.664ns logic, 7.964ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.627ns (Levels of Logic = 10)
  Clock Path Skew:      -0.356ns (0.643 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y120.F4    net (fanout=43)       0.796   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y120.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<33>_SW0
    SLICE_X97Y121.SR     net (fanout=1)        0.566   ftop/gbe0/dcp_dcp_dcpRespF/N36
    SLICE_X97Y121.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     14.627ns (6.739ns logic, 7.888ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.633ns (Levels of Logic = 10)
  Clock Path Skew:      -0.341ns (0.688 - 1.029)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y68.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X107Y69.F2     net (fanout=2)        0.748   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y123.F4    net (fanout=43)       0.956   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y123.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<23>_SW0
    SLICE_X96Y124.SR     net (fanout=1)        0.726   ftop/gbe0/dcp_dcp_dcpRespF/N58
    SLICE_X96Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     14.633ns (6.664ns logic, 7.969ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.589ns (Levels of Logic = 10)
  Clock Path Skew:      -0.369ns (0.660 - 1.029)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y68.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X107Y69.F1     net (fanout=2)        0.693   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X101Y118.G1    net (fanout=43)       0.673   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X101Y118.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N84
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<2>_SW0
    SLICE_X99Y120.SR     net (fanout=1)        0.985   ftop/gbe0/dcp_dcp_dcpRespF/N44
    SLICE_X99Y120.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.589ns (6.699ns logic, 7.890ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.621ns (Levels of Logic = 10)
  Clock Path Skew:      -0.337ns (0.662 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y62.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X107Y69.F3     net (fanout=4)        0.987   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X107Y69.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.G1     net (fanout=1)        0.628   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138893
    SLICE_X109Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11388136
    SLICE_X109Y71.F4     net (fanout=3)        0.042   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1138
    SLICE_X109Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.G1     net (fanout=1)        0.630   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X107Y71.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X107Y71.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X107Y71.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.F1     net (fanout=1)        0.624   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X105Y73.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X101Y112.G1    net (fanout=84)       1.964   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X101Y112.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.F3    net (fanout=58)       0.286   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X101Y112.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X102Y118.G3    net (fanout=7)        0.982   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X98Y124.F2     net (fanout=43)       0.868   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X98Y124.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<22>_SW0
    SLICE_X96Y123.SR     net (fanout=1)        0.488   ftop/gbe0/dcp_dcp_dcpRespF/N60
    SLICE_X96Y123.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     14.621ns (6.739ns logic, 7.882ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.714ns (Levels of Logic = 0)
  Clock Path Skew:      6.274ns (6.989 - 0.715)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y163.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y170.BY     net (fanout=1)        0.427   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y170.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (1.287ns logic, 0.427ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 0)
  Clock Path Skew:      6.267ns (6.989 - 0.722)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y166.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y170.BX     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y170.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (1.252ns logic, 0.456ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 0)
  Clock Path Skew:      6.259ns (6.979 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y165.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X98Y179.BX     net (fanout=1)        0.468   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X98Y179.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (1.252ns logic, 0.468ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.680ns (Levels of Logic = 0)
  Clock Path Skew:      6.209ns (6.947 - 0.738)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y168.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X97Y179.BX     net (fanout=1)        0.468   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X97Y179.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (1.212ns logic, 0.468ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.866ns (Levels of Logic = 0)
  Clock Path Skew:      6.263ns (6.983 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y166.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X98Y176.BX     net (fanout=1)        0.614   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X98Y176.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (1.252ns logic, 0.614ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 0)
  Clock Path Skew:      6.263ns (6.980 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y162.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X101Y183.BX    net (fanout=1)        0.655   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X101Y183.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (1.212ns logic, 0.655ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 0)
  Clock Path Skew:      6.268ns (6.983 - 0.715)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y162.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X98Y176.BY     net (fanout=1)        0.640   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X98Y176.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.287ns logic, 0.640ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 0)
  Clock Path Skew:      6.259ns (6.979 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y164.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X98Y179.BY     net (fanout=1)        0.640   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X98Y179.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.287ns logic, 0.640ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 0)
  Clock Path Skew:      6.263ns (6.980 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y163.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X101Y183.BY    net (fanout=1)        0.884   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X101Y183.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (1.272ns logic, 0.884ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 0)
  Clock Path Skew:      6.274ns (6.947 - 0.673)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y167.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X97Y179.BY     net (fanout=1)        4.247   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X97Y179.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (1.272ns logic, 4.247ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.452 - 0.394)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y36.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21
    SLICE_X102Y39.BY     net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
    SLICE_X102Y39.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.452 - 0.394)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y36.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21
    SLICE_X102Y39.BY     net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
    SLICE_X102Y39.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.135 - 0.130)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y45.XQ     Tcko                  0.396   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<0>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0
    SLICE_X108Y46.BY     net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<0>
    SLICE_X108Y46.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<0>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.266ns logic, 0.332ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.135 - 0.130)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y45.XQ     Tcko                  0.396   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<0>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0
    SLICE_X108Y46.BY     net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<0>
    SLICE_X108Y46.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<0>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.267ns logic, 0.332ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem44.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.089 - 0.086)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem44.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y43.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43
    SLICE_X102Y45.BY     net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<43>
    SLICE_X102Y45.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<43>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem44.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem44.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.089 - 0.086)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem44.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y43.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43
    SLICE_X102Y45.BY     net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<43>
    SLICE_X102Y45.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<43>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem44.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.066 - 0.056)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y35.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<9>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9
    SLICE_X104Y35.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<9>
    SLICE_X104Y35.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<9>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.066 - 0.056)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y35.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<9>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9
    SLICE_X104Y35.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<9>
    SLICE_X104Y35.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<9>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.079 - 0.068)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y35.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    SLICE_X108Y34.BY     net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
    SLICE_X108Y34.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<11>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.079 - 0.068)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y35.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    SLICE_X108Y34.BY     net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
    SLICE_X108Y34.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<11>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_2/SR
  Location pin: SLICE_X78Y177.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_2/SR
  Location pin: SLICE_X78Y177.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_5/SR
  Location pin: SLICE_X88Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_5/SR
  Location pin: SLICE_X88Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X88Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X88Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X90Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X90Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X90Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X90Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X112Y126.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X112Y126.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X106Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X106Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X108Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X108Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X112Y133.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X112Y133.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1/SR
  Location pin: SLICE_X88Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1/SR
  Location pin: SLICE_X88Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.107ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.610 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y165.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X105Y164.F4    net (fanout=3)        1.405   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.SR    net (fanout=17)       2.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.003ns (2.592ns logic, 5.411ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.612 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y165.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X105Y164.F4    net (fanout=3)        1.405   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.SR    net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.958ns (2.592ns logic, 5.366ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (0.610 - 0.724)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y165.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X105Y164.F2    net (fanout=3)        1.012   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.SR    net (fanout=17)       2.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (2.667ns logic, 5.018ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.612 - 0.724)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y165.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X105Y164.F2    net (fanout=3)        1.012   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.SR    net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (2.667ns logic, 4.973ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (0.610 - 0.735)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y173.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y164.G4    net (fanout=20)       0.946   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X104Y164.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.SR    net (fanout=17)       2.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (2.649ns logic, 4.966ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.612 - 0.735)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y173.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y164.G4    net (fanout=20)       0.946   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X104Y164.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.SR    net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (2.649ns logic, 4.921ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.530ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.590 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y165.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X105Y164.F4    net (fanout=3)        1.405   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y131.SR    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y131.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.530ns (2.592ns logic, 4.938ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.610 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y164.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X105Y164.F3    net (fanout=3)        0.977   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.SR    net (fanout=17)       2.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.549ns (2.566ns logic, 4.983ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.612 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y164.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X105Y164.F3    net (fanout=3)        0.977   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.SR    net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.504ns (2.566ns logic, 4.938ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.256ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (0.577 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y165.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X105Y164.F4    net (fanout=3)        1.405   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y123.SR    net (fanout=17)       1.854   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.256ns (2.592ns logic, 4.664ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (0.582 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y165.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X105Y164.F4    net (fanout=3)        1.405   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y124.SR    net (fanout=17)       1.859   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y124.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (2.592ns logic, 4.669ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (0.589 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y165.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X105Y164.F4    net (fanout=3)        1.405   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y129.SR    net (fanout=17)       1.866   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y129.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (2.592ns logic, 4.676ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.590 - 0.724)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y165.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X105Y164.F2    net (fanout=3)        1.012   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y131.SR    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y131.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (2.667ns logic, 4.545ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.145ns (0.590 - 0.735)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y173.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y164.G4    net (fanout=20)       0.946   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X104Y164.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y131.SR    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y131.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (2.649ns logic, 4.493ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.137ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.610 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y165.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X105Y164.F1    net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.SR    net (fanout=17)       2.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.137ns (2.667ns logic, 4.470ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.076ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.590 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y164.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X105Y164.F3    net (fanout=3)        0.977   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y131.SR    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y131.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (2.566ns logic, 4.510ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.610 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y165.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X104Y164.G3    net (fanout=3)        0.424   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X104Y164.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.SR    net (fanout=17)       2.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (2.649ns logic, 4.444ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.612 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y165.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X105Y164.F1    net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X105Y164.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.SR    net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (2.667ns logic, 4.425ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.610 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y165.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X104Y164.G2    net (fanout=4)        0.417   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X104Y164.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.SR    net (fanout=17)       2.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.057ns (2.620ns logic, 4.437ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.612 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y165.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X104Y164.G3    net (fanout=3)        0.424   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X104Y164.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X104Y164.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y156.G4    net (fanout=4)        1.384   ftop/gbe0/gmac/N31
    SLICE_X110Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.SR    net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.048ns (2.649ns logic, 4.399ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.450 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y175.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X108Y174.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y151.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X111Y151.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X111Y151.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.452 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X106Y176.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X106Y176.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.037 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X108Y175.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X108Y175.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y151.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X112Y150.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X112Y150.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.025 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y158.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X111Y156.BX    net (fanout=2)        0.324   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X111Y156.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.041 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X108Y173.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X108Y173.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.016 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y155.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X113Y155.BX    net (fanout=4)        0.381   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X113Y155.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.479ns logic, 0.381ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.452 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y177.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X106Y176.BY    net (fanout=2)        0.345   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X106Y176.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.614ns logic, 0.345ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.450 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y175.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X108Y174.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.037 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X108Y175.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X108Y175.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.041 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y172.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y173.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y173.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.032 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y159.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X111Y158.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X111Y158.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.049 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y176.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X106Y177.BY    net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X106Y177.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.614ns logic, 0.328ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.452 - 0.384)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X107Y176.BX    net (fanout=2)        0.532   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X107Y176.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.479ns logic, 0.532ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.945ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.041 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X108Y173.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X108Y173.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y151.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X112Y150.BY    net (fanout=1)        0.354   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X112Y150.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.614ns logic, 0.354ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y153.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X113Y153.BX    net (fanout=6)        0.490   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X113Y153.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.478ns logic, 0.490ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.986ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.031ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.443 - 0.398)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxPipe_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X108Y176.BY    net (fanout=2)        0.475   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X108Y176.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.556ns logic, 0.475ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.036 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y170.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X110Y175.BX    net (fanout=2)        0.484   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X110Y175.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.498ns logic, 0.484ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X102Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X102Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X112Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X112Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X112Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X112Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X112Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X112Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X112Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X112Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X112Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X112Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X112Y146.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X112Y146.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X112Y146.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X112Y146.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X112Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X112Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 120797343 paths analyzed, 46002 endpoints analyzed, 5349 failing endpoints
 5349 timing errors detected. (5349 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.094ns.
--------------------------------------------------------------------------------
Slack (setup path):     -14.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.926ns (Levels of Logic = 10)
  Clock Path Skew:      -0.168ns (0.651 - 0.819)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.G3     net (fanout=12)       0.471   ftop/edp0/Sh5763
    SLICE_X35Y192.Y      Tilo                  0.561   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW1
    SLICE_X35Y193.F1     net (fanout=1)        0.383   ftop/edp0/N2637
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.926ns (11.183ns logic, 14.743ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_419 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.731ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.262ns (0.725 - 0.987)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_419
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X37Y191.F2     net (fanout=12)       0.169   ftop/edp0/Sh5763
    SLICE_X37Y191.X      Tilo                  0.562   ftop/edp0/N2820
                                                       ftop/edp0/Sh6563_SW0_SW0
    SLICE_X34Y203.G2     net (fanout=1)        0.606   ftop/edp0/N2820
    SLICE_X34Y203.Y      Tilo                  0.616   ftop/edp0/N1367
                                                       ftop/edp0/Sh6563
    SLICE_X34Y203.F1     net (fanout=1)        0.373   ftop/edp0/Sh6563/O
    SLICE_X34Y203.X      Tilo                  0.601   ftop/edp0/N1367
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7788<9>_SW0
    SLICE_X35Y200.F1     net (fanout=1)        0.600   ftop/edp0/N1367
    SLICE_X35Y200.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<419>
                                                       ftop/edp0/edp_dgdpTx_vec_419_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_419
    -------------------------------------------------  ---------------------------
    Total                                     25.731ns (12.008ns logic, 13.723ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.799ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.651 - 0.805)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y162.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X61Y169.G4     net (fanout=4)        0.906   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.G3     net (fanout=12)       0.471   ftop/edp0/Sh5763
    SLICE_X35Y192.Y      Tilo                  0.561   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW1
    SLICE_X35Y193.F1     net (fanout=1)        0.383   ftop/edp0/N2637
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.799ns (11.212ns logic, 14.587ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_419 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.604ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.248ns (0.725 - 0.973)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_419
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y162.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X61Y169.G4     net (fanout=4)        0.906   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X37Y191.F2     net (fanout=12)       0.169   ftop/edp0/Sh5763
    SLICE_X37Y191.X      Tilo                  0.562   ftop/edp0/N2820
                                                       ftop/edp0/Sh6563_SW0_SW0
    SLICE_X34Y203.G2     net (fanout=1)        0.606   ftop/edp0/N2820
    SLICE_X34Y203.Y      Tilo                  0.616   ftop/edp0/N1367
                                                       ftop/edp0/Sh6563
    SLICE_X34Y203.F1     net (fanout=1)        0.373   ftop/edp0/Sh6563/O
    SLICE_X34Y203.X      Tilo                  0.601   ftop/edp0/N1367
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7788<9>_SW0
    SLICE_X35Y200.F1     net (fanout=1)        0.600   ftop/edp0/N1367
    SLICE_X35Y200.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<419>
                                                       ftop/edp0/edp_dgdpTx_vec_419_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_419
    -------------------------------------------------  ---------------------------
    Total                                     25.604ns (12.037ns logic, 13.567ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_163 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.526ns (Levels of Logic = 10)
  Clock Path Skew:      -0.291ns (0.696 - 0.987)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_163
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X38Y205.G3     net (fanout=12)       0.875   ftop/edp0/Sh5763
    SLICE_X38Y205.Y      Tilo                  0.616   ftop/edp0/N853
                                                       ftop/edp0/Sh6563_SW0
    SLICE_X38Y205.F2     net (fanout=2)        0.336   ftop/edp0/N717
    SLICE_X38Y205.X      Tilo                  0.601   ftop/edp0/N853
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<3>_SW0
    SLICE_X28Y204.SR     net (fanout=1)        1.063   ftop/edp0/N853
    SLICE_X28Y204.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<163>
                                                       ftop/edp0/edp_dgdpTx_vec_163
    -------------------------------------------------  ---------------------------
    Total                                     25.526ns (11.277ns logic, 14.249ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.608ns (Levels of Logic = 10)
  Clock Path Skew:      -0.168ns (0.651 - 0.819)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.F3     net (fanout=12)       0.448   ftop/edp0/Sh5763
    SLICE_X35Y192.X      Tilo                  0.562   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW2
    SLICE_X35Y193.F2     net (fanout=1)        0.087   ftop/edp0/N2638
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.608ns (11.184ns logic, 14.424ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_675 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.459ns (Levels of Logic = 10)
  Clock Path Skew:      -0.293ns (0.694 - 0.987)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_675
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X38Y205.G3     net (fanout=12)       0.875   ftop/edp0/Sh5763
    SLICE_X38Y205.Y      Tilo                  0.616   ftop/edp0/N853
                                                       ftop/edp0/Sh6563_SW0
    SLICE_X38Y207.F1     net (fanout=2)        0.399   ftop/edp0/N717
    SLICE_X38Y207.X      Tilo                  0.601   ftop/edp0/N1161
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<5>_SW0
    SLICE_X30Y200.SR     net (fanout=1)        0.933   ftop/edp0/N1161
    SLICE_X30Y200.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<675>
                                                       ftop/edp0/edp_dgdpTx_vec_675
    -------------------------------------------------  ---------------------------
    Total                                     25.459ns (11.277ns logic, 14.182ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_392 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.563ns (Levels of Logic = 11)
  Clock Path Skew:      -0.179ns (0.808 - 0.987)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_392
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X37Y163.F3     net (fanout=225)      3.226   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X37Y163.X      Tilo                  0.562   ftop/edp0/N2060
                                                       ftop/edp0/Sh4112_SW0_SW0
    SLICE_X37Y168.F3     net (fanout=1)        0.457   ftop/edp0/N2060
    SLICE_X37Y168.X      Tilo                  0.562   ftop/edp0/Sh4112
                                                       ftop/edp0/Sh4112
    SLICE_X36Y177.G1     net (fanout=4)        0.592   ftop/edp0/Sh4112
    SLICE_X36Y177.X      Tif5x                 0.853   ftop/edp0/Sh4920
                                                       ftop/edp0/Sh492031_F
                                                       ftop/edp0/Sh492031
    SLICE_X50Y164.G4     net (fanout=4)        2.367   ftop/edp0/Sh4920
    SLICE_X50Y164.X      Tif5x                 0.853   ftop/edp0/Sh5736
                                                       ftop/edp0/Sh573628_F
                                                       ftop/edp0/Sh573628
    SLICE_X62Y160.F1     net (fanout=4)        1.383   ftop/edp0/Sh5736
    SLICE_X62Y160.X      Tilo                  0.601   ftop/edp0/N3914
                                                       ftop/edp0/Sh6536_F
    SLICE_X61Y184.G4     net (fanout=1)        0.818   ftop/edp0/N3914
    SLICE_X61Y184.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<136>
                                                       ftop/edp0/Sh6536
    SLICE_X41Y186.F1     net (fanout=3)        1.198   ftop/edp0/Sh6536
    SLICE_X41Y186.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<392>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<2>321
                                                       ftop/edp0/edp_dgdpTx_vec_392
    -------------------------------------------------  ---------------------------
    Total                                     25.563ns (11.461ns logic, 14.102ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.566ns (Levels of Logic = 10)
  Clock Path Skew:      -0.164ns (0.651 - 0.815)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_3 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y164.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<3>
                                                       ftop/edp0/edp_dgdpTx_num_full_3
    SLICE_X61Y169.G1     net (fanout=6)        0.702   ftop/edp0/edp_dgdpTx_num_full<3>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.G3     net (fanout=12)       0.471   ftop/edp0/Sh5763
    SLICE_X35Y192.Y      Tilo                  0.561   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW1
    SLICE_X35Y193.F1     net (fanout=1)        0.383   ftop/edp0/N2637
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.566ns (11.183ns logic, 14.383ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_738 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.350ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.368ns (0.619 - 0.987)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_738
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X48Y159.F3     net (fanout=225)      2.356   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X48Y159.X      Tilo                  0.601   ftop/edp0/N1645
                                                       ftop/edp0/Sh4018_SW0
    SLICE_X49Y160.F4     net (fanout=1)        0.266   ftop/edp0/N1645
    SLICE_X49Y160.X      Tilo                  0.562   ftop/edp0/Sh4018
                                                       ftop/edp0/Sh4018
    SLICE_X52Y164.G1     net (fanout=4)        0.822   ftop/edp0/Sh4018
    SLICE_X52Y164.X      Tif5x                 0.853   ftop/edp0/Sh4818
                                                       ftop/edp0/Sh481828_F
                                                       ftop/edp0/Sh481828
    SLICE_X42Y189.F4     net (fanout=4)        2.188   ftop/edp0/Sh4818
    SLICE_X42Y189.X      Tilo                  0.601   ftop/edp0/Sh5634
                                                       ftop/edp0/Sh5634
    SLICE_X29Y174.F1     net (fanout=8)        1.993   ftop/edp0/Sh5634
    SLICE_X29Y174.X      Tilo                  0.562   ftop/edp0/N2888
                                                       ftop/edp0/Sh6626_SW5
    SLICE_X27Y176.G2     net (fanout=1)        0.679   ftop/edp0/N2888
    SLICE_X27Y176.Y      Tilo                  0.561   ftop/edp0/N1409
                                                       ftop/edp0/Sh6626
    SLICE_X27Y176.F2     net (fanout=1)        0.598   ftop/edp0/Sh6626/O
    SLICE_X27Y176.X      Tilo                  0.562   ftop/edp0/N1409
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7756<8>_SW0
    SLICE_X26Y182.G4     net (fanout=1)        0.547   ftop/edp0/N1409
    SLICE_X26Y182.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<738>
                                                       ftop/edp0/edp_dgdpTx_vec_738_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_738
    -------------------------------------------------  ---------------------------
    Total                                     25.350ns (11.840ns logic, 13.510ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.547ns (Levels of Logic = 10)
  Clock Path Skew:      -0.168ns (0.651 - 0.819)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y165.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y165.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X2Y22.A4      net (fanout=1)        1.662   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.G3     net (fanout=12)       0.471   ftop/edp0/Sh5763
    SLICE_X35Y192.Y      Tilo                  0.561   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW1
    SLICE_X35Y193.F1     net (fanout=1)        0.383   ftop/edp0/N2637
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.547ns (11.183ns logic, 14.364ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_738 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.301ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.398ns (0.476 - 0.874)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_3 to ftop/edp0/edp_dgdpTx_vec_738
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y136.XQ     Tcko                  0.521   ftop/edp0/edp_postSeqDwell<3>
                                                       ftop/edp0/edp_postSeqDwell_3
    SLICE_X45Y136.G1     net (fanout=2)        0.665   ftop/edp0/edp_postSeqDwell<3>
    SLICE_X45Y136.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X45Y136.F3     net (fanout=5)        0.070   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X45Y136.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X44Y153.G4     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X44Y153.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X44Y153.F1     net (fanout=11)       0.753   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X44Y153.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X42Y153.G3     net (fanout=2)        0.759   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X42Y153.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X42Y153.F4     net (fanout=3)        0.409   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X42Y153.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X43Y153.G3     net (fanout=10)       0.107   ftop/edp0/N2
    SLICE_X43Y153.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X47Y149.G2     net (fanout=8)        1.130   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X47Y149.Y      Tilo                  0.561   ftop/edp0/x__h55201_and0013<6>4
                                                       ftop/edp0/x__h55201_and0012<0>11
    SLICE_X49Y144.F4     net (fanout=10)       0.609   ftop/edp0/N206
    SLICE_X49Y144.X      Tilo                  0.562   ftop/edp0/x__h55201_and0013<2>4
                                                       ftop/edp0/x__h55201_and0013<2>4
    SLICE_X48Y155.F1     net (fanout=1)        0.854   ftop/edp0/x__h55201_and0013<2>4
    SLICE_X48Y155.X      Tilo                  0.601   ftop/edp0/x__h55201<22>
                                                       ftop/edp0/x__h55201_and0013<2>17
    SLICE_X46Y167.G2     net (fanout=4)        1.225   ftop/edp0/x__h55201<22>
    SLICE_X46Y167.X      Tif5x                 0.853   ftop/edp0/Sh4022
                                                       ftop/edp0/Sh40222
                                                       ftop/edp0/Sh4022_f5
    SLICE_X44Y165.F1     net (fanout=4)        0.427   ftop/edp0/Sh4022
    SLICE_X44Y165.X      Tif5x                 0.853   ftop/edp0/Sh4834
                                                       ftop/edp0/Sh483428_G
                                                       ftop/edp0/Sh483428
    SLICE_X42Y189.G3     net (fanout=4)        1.815   ftop/edp0/Sh4834
    SLICE_X42Y189.Y      Tilo                  0.616   ftop/edp0/Sh5634
                                                       ftop/edp0/Sh5634_SW0
    SLICE_X42Y189.F3     net (fanout=1)        0.021   ftop/edp0/Sh5634_SW0/O
    SLICE_X42Y189.X      Tilo                  0.601   ftop/edp0/Sh5634
                                                       ftop/edp0/Sh5634
    SLICE_X29Y174.F1     net (fanout=8)        1.993   ftop/edp0/Sh5634
    SLICE_X29Y174.X      Tilo                  0.562   ftop/edp0/N2888
                                                       ftop/edp0/Sh6626_SW5
    SLICE_X27Y176.G2     net (fanout=1)        0.679   ftop/edp0/N2888
    SLICE_X27Y176.Y      Tilo                  0.561   ftop/edp0/N1409
                                                       ftop/edp0/Sh6626
    SLICE_X27Y176.F2     net (fanout=1)        0.598   ftop/edp0/Sh6626/O
    SLICE_X27Y176.X      Tilo                  0.562   ftop/edp0/N1409
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7756<8>_SW0
    SLICE_X26Y182.G4     net (fanout=1)        0.547   ftop/edp0/N1409
    SLICE_X26Y182.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<738>
                                                       ftop/edp0/edp_dgdpTx_vec_738_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_738
    -------------------------------------------------  ---------------------------
    Total                                     25.301ns (11.642ns logic, 13.659ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_163 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.399ns (Levels of Logic = 10)
  Clock Path Skew:      -0.277ns (0.696 - 0.973)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_163
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y162.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X61Y169.G4     net (fanout=4)        0.906   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X38Y205.G3     net (fanout=12)       0.875   ftop/edp0/Sh5763
    SLICE_X38Y205.Y      Tilo                  0.616   ftop/edp0/N853
                                                       ftop/edp0/Sh6563_SW0
    SLICE_X38Y205.F2     net (fanout=2)        0.336   ftop/edp0/N717
    SLICE_X38Y205.X      Tilo                  0.601   ftop/edp0/N853
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<3>_SW0
    SLICE_X28Y204.SR     net (fanout=1)        1.063   ftop/edp0/N853
    SLICE_X28Y204.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<163>
                                                       ftop/edp0/edp_dgdpTx_vec_163
    -------------------------------------------------  ---------------------------
    Total                                     25.399ns (11.306ns logic, 14.093ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.516ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.651 - 0.805)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y162.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X65Y166.G3     net (fanout=3)        0.852   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X65Y166.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas2
    SLICE_X62Y164.G2     net (fanout=9)        0.620   ftop/edp0/edp_dgdpTx_delta_deq_whas2
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.G3     net (fanout=12)       0.471   ftop/edp0/Sh5763
    SLICE_X35Y192.Y      Tilo                  0.561   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW1
    SLICE_X35Y193.F1     net (fanout=1)        0.383   ftop/edp0/N2637
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.516ns (11.183ns logic, 14.333ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.490ns (Levels of Logic = 10)
  Clock Path Skew:      -0.164ns (0.651 - 0.815)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y164.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<3>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X65Y166.G4     net (fanout=7)        0.797   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X65Y166.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas2
    SLICE_X62Y164.G2     net (fanout=9)        0.620   ftop/edp0/edp_dgdpTx_delta_deq_whas2
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.G3     net (fanout=12)       0.471   ftop/edp0/Sh5763
    SLICE_X35Y192.Y      Tilo                  0.561   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW1
    SLICE_X35Y193.F1     net (fanout=1)        0.383   ftop/edp0/N2637
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.490ns (11.212ns logic, 14.278ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.486ns (Levels of Logic = 10)
  Clock Path Skew:      -0.168ns (0.651 - 0.819)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X64Y166.G1     net (fanout=9)        0.652   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X64Y166.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
    SLICE_X64Y166.F2     net (fanout=1)        0.315   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2/O
    SLICE_X64Y166.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11
    DSP48A_X2Y22.A2      net (fanout=1)        1.592   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.G3     net (fanout=12)       0.471   ftop/edp0/Sh5763
    SLICE_X35Y192.Y      Tilo                  0.561   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW1
    SLICE_X35Y193.F1     net (fanout=1)        0.383   ftop/edp0/N2637
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.486ns (11.183ns logic, 14.303ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_766 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.283ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.367ns (0.620 - 0.987)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_766
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y155.BX     net (fanout=249)      1.694   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y155.X      Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X42Y173.G2     net (fanout=2)        0.870   ftop/edp0/N795
    SLICE_X42Y173.Y      Tilo                  0.616   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X51Y171.F4     net (fanout=7)        1.687   ftop/edp0/Sh4002
    SLICE_X51Y171.X      Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X45Y180.F3     net (fanout=9)        1.127   ftop/edp0/Sh4814
    SLICE_X45Y180.X      Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y178.G1     net (fanout=6)        1.332   ftop/edp0/Sh5662
    SLICE_X28Y178.Y      Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y178.F2     net (fanout=1)        0.366   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y178.X      Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X26Y201.G4     net (fanout=3)        1.355   ftop/edp0/Sh6654
    SLICE_X26Y201.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<766>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7753<6>_SW0
    SLICE_X26Y201.F1     net (fanout=1)        0.610   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7753<6>_SW0/O
    SLICE_X26Y201.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<766>
                                                       ftop/edp0/edp_dgdpTx_vec_766_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_766
    -------------------------------------------------  ---------------------------
    Total                                     25.283ns (12.181ns logic, 13.102ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_227 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.481ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.651 - 0.805)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_227
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y162.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X61Y169.G4     net (fanout=4)        0.906   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X35Y192.F3     net (fanout=12)       0.448   ftop/edp0/Sh5763
    SLICE_X35Y192.X      Tilo                  0.562   ftop/edp0/N2638
                                                       ftop/edp0/Sh6627_SW2
    SLICE_X35Y193.F2     net (fanout=1)        0.087   ftop/edp0/N2638
    SLICE_X35Y193.X      Tilo                  0.562   ftop/edp0/N941
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7807<7>_SW0
    SLICE_X66Y202.SR     net (fanout=1)        1.914   ftop/edp0/N941
    SLICE_X66Y202.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<227>
                                                       ftop/edp0/edp_dgdpTx_vec_227
    -------------------------------------------------  ---------------------------
    Total                                     25.481ns (11.213ns logic, 14.268ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_419 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.371ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.258ns (0.725 - 0.983)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_3 to ftop/edp0/edp_dgdpTx_vec_419
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y164.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<3>
                                                       ftop/edp0/edp_dgdpTx_num_full_3
    SLICE_X61Y169.G1     net (fanout=6)        0.702   ftop/edp0/edp_dgdpTx_num_full<3>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y164.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y164.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y22.A3      net (fanout=1)        2.041   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X37Y191.F2     net (fanout=12)       0.169   ftop/edp0/Sh5763
    SLICE_X37Y191.X      Tilo                  0.562   ftop/edp0/N2820
                                                       ftop/edp0/Sh6563_SW0_SW0
    SLICE_X34Y203.G2     net (fanout=1)        0.606   ftop/edp0/N2820
    SLICE_X34Y203.Y      Tilo                  0.616   ftop/edp0/N1367
                                                       ftop/edp0/Sh6563
    SLICE_X34Y203.F1     net (fanout=1)        0.373   ftop/edp0/Sh6563/O
    SLICE_X34Y203.X      Tilo                  0.601   ftop/edp0/N1367
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7788<9>_SW0
    SLICE_X35Y200.F1     net (fanout=1)        0.600   ftop/edp0/N1367
    SLICE_X35Y200.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<419>
                                                       ftop/edp0/edp_dgdpTx_vec_419_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_419
    -------------------------------------------------  ---------------------------
    Total                                     25.371ns (12.008ns logic, 13.363ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_419 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.352ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.262ns (0.725 - 0.987)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_419
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.XQ     Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X61Y169.G2     net (fanout=5)        1.062   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X61Y169.Y      Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.G4     net (fanout=9)        0.820   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X62Y164.Y      Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y165.F4     net (fanout=8)        0.138   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y165.X      Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X2Y22.A4      net (fanout=1)        1.662   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X2Y22.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X41Y158.F4     net (fanout=225)      2.632   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X41Y158.X      Tilo                  0.562   ftop/edp0/N2052
                                                       ftop/edp0/Sh4159_SW1
    SLICE_X41Y176.G3     net (fanout=2)        1.267   ftop/edp0/N2052
    SLICE_X41Y176.X      Tif5x                 0.791   ftop/edp0/N781
                                                       ftop/edp0/Sh4963_SW0_F
                                                       ftop/edp0/Sh4963_SW0
    SLICE_X56Y176.G4     net (fanout=2)        1.379   ftop/edp0/N781
    SLICE_X56Y176.Y      Tilo                  0.616   ftop/edp0/Sh5795
                                                       ftop/edp0/Sh4963
    SLICE_X37Y190.G2     net (fanout=3)        2.636   ftop/edp0/Sh4963
    SLICE_X37Y190.X      Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576331_F
                                                       ftop/edp0/Sh576331
    SLICE_X37Y191.F2     net (fanout=12)       0.169   ftop/edp0/Sh5763
    SLICE_X37Y191.X      Tilo                  0.562   ftop/edp0/N2820
                                                       ftop/edp0/Sh6563_SW0_SW0
    SLICE_X34Y203.G2     net (fanout=1)        0.606   ftop/edp0/N2820
    SLICE_X34Y203.Y      Tilo                  0.616   ftop/edp0/N1367
                                                       ftop/edp0/Sh6563
    SLICE_X34Y203.F1     net (fanout=1)        0.373   ftop/edp0/Sh6563/O
    SLICE_X34Y203.X      Tilo                  0.601   ftop/edp0/N1367
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7788<9>_SW0
    SLICE_X35Y200.F1     net (fanout=1)        0.600   ftop/edp0/N1367
    SLICE_X35Y200.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<419>
                                                       ftop/edp0/edp_dgdpTx_vec_419_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_419
    -------------------------------------------------  ---------------------------
    Total                                     25.352ns (12.008ns logic, 13.344ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.181ns (0.831 - 0.650)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X70Y71.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X70Y71.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.287ns logic, 0.310ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.181ns (0.831 - 0.650)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X70Y71.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X70Y71.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.288ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_31 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.779 - 0.665)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_31 to ftop/pat0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y15.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<31>
                                                       ftop/cp/wci_reqF_q_0_31
    SLICE_X66Y17.BY      net (fanout=2)        0.319   ftop/cp_wci_Vm_5_MData<31>
    SLICE_X66Y17.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.287ns logic, 0.319ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_31 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.779 - 0.665)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_31 to ftop/pat0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y15.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<31>
                                                       ftop/cp/wci_reqF_q_0_31
    SLICE_X66Y17.BY      net (fanout=2)        0.319   ftop/cp_wci_Vm_5_MData<31>
    SLICE_X66Y17.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.288ns logic, 0.319ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.479 - 0.392)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y29.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X64Y28.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X64Y28.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.122ns (0.587 - 0.465)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y76.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_4_q_0_7
    SLICE_X46Y76.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X46Y76.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.479 - 0.392)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y29.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X64Y28.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X64Y28.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.122ns (0.587 - 0.465)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y76.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_4_q_0_7
    SLICE_X46Y76.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X46Y76.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_7 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.438 - 0.363)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_7 to ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y25.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<7>
                                                       ftop/cp/wci_reqF_q_0_7
    SLICE_X64Y24.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<7>
    SLICE_X64Y24.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.669 - 0.590)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y137.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X72Y134.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X72Y134.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.287ns logic, 0.310ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_7 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.438 - 0.363)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_7 to ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y25.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<7>
                                                       ftop/cp/wci_reqF_q_0_7
    SLICE_X64Y24.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<7>
    SLICE_X64Y24.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.669 - 0.590)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y137.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X72Y134.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X72Y134.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.288ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.447 - 0.378)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y19.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X62Y20.BY      net (fanout=2)        0.331   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X62Y20.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.266ns logic, 0.331ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.447 - 0.378)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y19.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X62Y20.BY      net (fanout=2)        0.331   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X62Y20.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.267ns logic, 0.331ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.385 - 0.302)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y16.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_3
    SLICE_X100Y17.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X100Y17.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.385 - 0.302)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y16.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_3
    SLICE_X100Y17.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X100Y17.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_17 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.387 - 0.300)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_17 to ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y80.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_3_q_0_17
    SLICE_X92Y80.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_9_MData<17>
    SLICE_X92Y80.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_9 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.517 - 0.415)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_9 to ftop/iqadc/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<9>
                                                       ftop/cp/wci_reqF_4_q_0_9
    SLICE_X52Y77.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_10_MData<9>
    SLICE_X52Y77.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_17 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.387 - 0.300)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_17 to ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y80.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_3_q_0_17
    SLICE_X92Y80.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_9_MData<17>
    SLICE_X92Y80.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_9 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.517 - 0.415)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_9 to ftop/iqadc/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<9>
                                                       ftop/cp/wci_reqF_4_q_0_9
    SLICE_X52Y77.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_10_MData<9>
    SLICE_X52Y77.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.267ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X10Y96.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X10Y96.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rstSync/reset_hold<0>/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_0/SR
  Location pin: SLICE_X14Y20.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rstSync/reset_hold<0>/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_0/SR
  Location pin: SLICE_X14Y20.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_1/SR
  Location pin: SLICE_X76Y167.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_1/SR
  Location pin: SLICE_X76Y167.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_0/SR
  Location pin: SLICE_X76Y167.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_0/SR
  Location pin: SLICE_X76Y167.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_5/SR
  Location pin: SLICE_X74Y167.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_5/SR
  Location pin: SLICE_X74Y167.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_4/SR
  Location pin: SLICE_X74Y167.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_4/SR
  Location pin: SLICE_X74Y167.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_15/SR
  Location pin: SLICE_X96Y2.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_15/SR
  Location pin: SLICE_X96Y2.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_14/SR
  Location pin: SLICE_X96Y2.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_14/SR
  Location pin: SLICE_X96Y2.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_7/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_16/SR
  Location pin: SLICE_X96Y3.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_7/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_16/SR
  Location pin: SLICE_X96Y3.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbewrk/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/gbewrk/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X74Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_9
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbewrk/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/gbewrk/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X74Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_9
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     26.094ns|            0|         5349|            2|    120797343|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     26.094ns|          N/A|         5349|            0|    120797343|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   15.267|         |    3.486|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   26.094|         |         |         |
sys0_clkp      |   26.094|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   26.094|         |         |         |
sys0_clkp      |   26.094|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 6886  Score: 23730877  (Setup/Max: 23690362, Hold: 40515)

Constraints cover 121011289 paths, 0 nets, and 100919 connections

Design statistics:
   Minimum period:  26.094ns{1}   (Maximum frequency:  38.323MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 31 10:22:40 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 827 MB



