
---------- Begin Simulation Statistics ----------
final_tick                               1774595635000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  18480                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887620                       # Number of bytes of host memory used
host_op_rate                                    34833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   541.13                       # Real time elapsed on the host
host_tick_rate                               40605285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021973                       # Number of seconds simulated
sim_ticks                                 21972776250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       244304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        497163                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682652                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032937                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155691                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682652                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526961                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026371                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14440917                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511574                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7399                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545498                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171389                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39609428                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.475877                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.683918                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35611343     89.91%     89.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793767      2.00%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       372868      0.94%     92.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561163      1.42%     94.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444547      1.12%     95.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201467      0.51%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74728      0.19%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4047      0.01%     96.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545498      3.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39609428                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.394552                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.394552                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30579910                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64779057                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607015                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519812                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389332                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820341                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377286                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2076                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606140                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026371                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314889                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36956086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719470                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          482                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778664                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114377                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570468                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648873                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.812812                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43916419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.758338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.038675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31238167     71.13%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701928      1.60%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737807      1.68%     74.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987212      2.25%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260538      2.87%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779628      1.78%     81.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901555      2.05%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745581      1.70%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6564003     14.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43916419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16037954                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12336593                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9964                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500199                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.303368                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366106                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606140                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7421051                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602022                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733266                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090754                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12759966                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423512                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277214                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1423405                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389332                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1340452                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322417                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259669                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782965                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42224520                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52852064                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718998                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30359355                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.202672                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277702                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76790719                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464524                       # number of integer regfile writes
system.switch_cpus.ipc                       0.227554                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.227554                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292536      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629863     47.88%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216768      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2974      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658110      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730928      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259621     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876071     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700731                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800456                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43416672                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19504507                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365035                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099339                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053714                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181860      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202672      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473010     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664498     53.70%     81.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576540     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34707078                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119060717                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967546                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804463                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700731                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60174                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16666217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43916419                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.313876                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.368303                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31264009     71.19%     71.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1202303      2.74%     73.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660443      3.78%     77.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271077      2.89%     80.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015562      4.59%     85.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1815334      4.13%     89.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2173176      4.95%     94.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929783      2.12%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584732      3.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43916419                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.313006                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314971                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14344                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383181                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198758                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43945532                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8841598                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         140098                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024170                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472667                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2596                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155524829                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310547                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532375                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764734                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21383522                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389332                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21896576                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160095                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820736                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157134                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5624443                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85123299                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348327                       # The number of ROB writes
system.switch_cpus.timesIdled                     417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          610                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506143                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            610                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126920                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       121850                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122454                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126920                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       750022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       750022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 750022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23981376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23981376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23981376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252859                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1011249000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317446250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21972776250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          249076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          244702                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7798400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           498465                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001224                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034961                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 497855     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    610      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             498465                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379225500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          331                       # number of demand (read+write) hits
system.l2.demand_hits::total                      904                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          573                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          331                       # number of overall hits
system.l2.overall_hits::total                     904                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252460                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252859                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252460                       # number of overall misses
system.l2.overall_misses::total                252859                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     34307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20716133500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20750440500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     34307000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20716133500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20750440500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253763                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253763                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996438                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996438                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86853.164557                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82057.092213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82063.286258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86853.164557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82057.092213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82063.286258                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              121850                       # number of writebacks
system.l2.writebacks::total                    121850                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252855                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     30357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18191533500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18221890500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     30357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18191533500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18221890500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996422                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996422                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76853.164557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72057.092213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72064.584446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76853.164557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72057.092213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72064.584446                       # average overall mshr miss latency
system.l2.replacements                         244702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          612                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10068392500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10068392500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79946.581281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79946.581281                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8809002500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8809002500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69946.581281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69946.581281                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     34307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.409278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86853.164557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86415.617128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     30357000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30357000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.407216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76853.164557                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76853.164557                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10647741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10647741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84157.894737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84156.564419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9382531000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9382531000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74157.894737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74157.894737                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7974.246330                       # Cycle average of tags in use
system.l2.tags.total_refs                      490512                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    244702                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.345019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.101530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.085942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    10.388766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7962.325073                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.971964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973419                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2277466                       # Number of tag accesses
system.l2.tags.data_accesses                  2277466                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16157440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16182976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7798400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7798400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       121850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             121850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1150515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    735339031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736501197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1150515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1156340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      354911911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            354911911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      354911911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1150515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    735339031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1091413107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000614906500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              613702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114702                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252855                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121850                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252855                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7478                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3117969500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7859000750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12331.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31081.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   226267                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  110933                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252855                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    639.900934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   447.503896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.109471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4419     11.79%     11.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5167     13.79%     25.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3530      9.42%     35.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1507      4.02%     39.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1710      4.56%     43.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1903      5.08%     48.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1511      4.03%     52.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2053      5.48%     58.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15670     41.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37470                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.657162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.219198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.136426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7267     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.12%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            6      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.671814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4693     64.33%     64.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              203      2.78%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2324     31.86%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      0.74%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.27%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16182720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7796352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16182720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7798400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       736.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       354.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21972653500                       # Total gap between requests
system.mem_ctrls.avgGap                      58639.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16157440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7796352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1150514.605545123108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 735339031.179548859596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 354818704.350116014481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     14105750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7844895000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 515246184750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35710.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31073.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4228528.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132589800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70473150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898112040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315841320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1733899440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7394534760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2210543520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12755994030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.536291                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5610182000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    733460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15629124250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            134967420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             71725500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907272660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320048640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1733899440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7428697140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2181774720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12778385520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.555347                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5534686500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    733460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15704619750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21972766250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313806                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313806                       # number of overall hits
system.cpu.icache.overall_hits::total         6313816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1083                       # number of overall misses
system.cpu.icache.overall_misses::total          1085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     49293000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49293000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     49293000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49293000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314901                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314901                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 45515.235457                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45431.336406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 45515.235457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45431.336406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.icache.writebacks::total               612                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41800500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41800500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41800500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41800500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 43182.334711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43182.334711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 43182.334711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43182.334711                       # average overall mshr miss latency
system.cpu.icache.replacements                    612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313806                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     49293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 45515.235457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45431.336406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41800500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41800500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 43182.334711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43182.334711                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.832289                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.223856                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.830053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630772                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630772                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11837134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11837135                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13307853                       # number of overall hits
system.cpu.dcache.overall_hits::total        13307854                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       554174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         554176                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       648315                       # number of overall misses
system.cpu.dcache.overall_misses::total        648317                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43625290497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43625290497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43625290497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43625290497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391308                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391311                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956171                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044723                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78721.286991                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78721.002889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67290.268615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67290.061030                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3603151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        17724                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24374                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             299                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   147.827644                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.277592                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       349146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       349146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       349146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       349146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252792                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16692820997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16692820997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21110738497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21110738497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81417.274699                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81417.274699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83510.310837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83510.310837                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10012786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10012787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       428231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        428233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33242004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33242004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77626.337187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77625.974645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       349146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       349146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6435476500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6435476500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81374.173358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81374.173358                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10383286497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10383286497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82444.331936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82444.331936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10257344497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10257344497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81444.339876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81444.339876                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470719                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470719                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94141                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94141                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564860                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564860                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4417917500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4417917500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92494.713592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92494.713592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774595635000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.643543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12376958                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.160171                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.641284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012345                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          907                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165134                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1804578742500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55791                       # Simulator instruction rate (inst/s)
host_mem_usage                                 912524                       # Number of bytes of host memory used
host_op_rate                                   118799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   716.97                       # Real time elapsed on the host
host_tick_rate                               41819390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029983                       # Number of seconds simulated
sim_ticks                                 29983107500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       348113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        696378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1369806                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        17997                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1395344                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1131314                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1369806                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       238492                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1619983                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117700                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6837                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5401339                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5167009                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18291                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4591795                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8732754                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     58657719                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.130728                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.418933                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44466049     75.81%     75.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2407858      4.10%     79.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2324852      3.96%     83.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1076008      1.83%     85.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1624343      2.77%     88.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       727752      1.24%     89.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       903609      1.54%     91.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       535453      0.91%     92.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4591795      7.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     58657719                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.998874                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.998874                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46252993                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78381317                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2740891                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8701197                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113411                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1990474                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23507694                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5543                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8994435                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2910                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1619983                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4234045                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              55278619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8088                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37208384                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          360                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2021                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          226822                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.027015                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4404468                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1249014                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.620489                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     59798966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.367387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.841294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47190352     78.91%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           431070      0.72%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           751456      1.26%     80.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           932393      1.56%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           823878      1.38%     83.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           562349      0.94%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           781696      1.31%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           366444      0.61%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7959328     13.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     59798966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99735850                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53985665                       # number of floating regfile writes
system.switch_cpus.idleCycles                  167249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28180                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1212022                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.275650                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32996041                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8994430                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2160983                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23573450                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           95                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9803348                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77223137                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      24001611                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       139848                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76495918                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          15161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      13886770                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113411                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      13889845                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        89206                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1542707                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          887                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2400250                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2958834                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          887                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88406918                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              74990943                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.621888                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54979160                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.250553                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75830723                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76267955                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10828669                       # number of integer regfile writes
system.switch_cpus.ipc                       0.500282                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.500282                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817853      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16723142     21.82%     22.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14827      0.02%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           394      0.00%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       289483      0.38%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          966      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139429      0.18%     23.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6140      0.01%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74370      0.10%     23.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           92      0.00%     23.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576295     19.02%     42.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           25      0.00%     42.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663330     13.91%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2927747      3.82%     60.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008602      1.32%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21118339     27.56%     89.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7988327     10.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76635764                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65491732                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    128017024                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61947752                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66667522                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3447410                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044984                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           62127      1.80%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            726      0.02%      1.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             40      0.00%      1.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       327848      9.51%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       698571     20.26%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         273830      7.94%     39.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133567      3.87%     43.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1679636     48.72%     92.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       270676      7.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13773589                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     88517005                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13043191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21453730                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77151997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76635764                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10897249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16123                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65193                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4736643                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59798966                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.281557                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.294510                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41721606     69.77%     69.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2687765      4.49%     74.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2315764      3.87%     78.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1957512      3.27%     81.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2878684      4.81%     86.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2436472      4.07%     90.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2582318      4.32%     94.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1497829      2.50%     97.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1721016      2.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59798966                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.277982                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4234378                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   446                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        68936                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       980907                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23573450                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9803348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36066045                       # number of misc regfile reads
system.switch_cpus.numCycles                 59966215                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        17185261                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         440136                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3658242                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6229034                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         77501                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221484728                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77700250                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71211662                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9707685                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22221890                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113411                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29134148                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9763357                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100578750                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78324116                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          219                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           50                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12388866                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            127895717                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151259044                       # The number of ROB writes
system.switch_cpus.timesIdled                    1911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       886930                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2197                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29983107500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             208346                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160152                       # Transaction distribution
system.membus.trans_dist::CleanEvict           187959                       # Transaction distribution
system.membus.trans_dist::ReadExReq            139921                       # Transaction distribution
system.membus.trans_dist::ReadExResp           139921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        208346                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1044645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1044645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1044645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32538816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32538816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32538816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            348267                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  348267    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              348267                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1387970500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1895572250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29983107500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29983107500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  29983107500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29983107500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       358396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3407                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          431836                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162889                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277090                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1319941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       446016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40846336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41292352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          350253                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10249792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           793795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002777                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052620                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 791591     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2204      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             793795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          645116000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         659970500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5346995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29983107500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1572                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        93702                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95274                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1572                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        93702                       # number of overall hits
system.l2.overall_hits::total                   95274                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1990                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       346277                       # number of demand (read+write) misses
system.l2.demand_misses::total                 348267                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1990                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       346277                       # number of overall misses
system.l2.overall_misses::total                348267                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    173135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  33116921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33290057000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    173135500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  33116921500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33290057000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       439979                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443541                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       439979                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443541                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.558675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.787031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785197                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.558675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.787031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785197                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87002.763819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95637.081007                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95587.744460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87002.763819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95637.081007                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95587.744460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160152                       # number of writebacks
system.l2.writebacks::total                    160152                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       346277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            348267                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       346277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           348267                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    153235500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  29654151500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29807387000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    153235500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  29654151500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29807387000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.558675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.787031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.785197                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.558675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.787031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.785197                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77002.763819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85637.081007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85587.744460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77002.763819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85637.081007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85587.744460                       # average overall mshr miss latency
system.l2.replacements                         350252                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       198244                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           198244                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       198244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       198244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3404                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3404                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3404                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3404                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           53                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            53                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        22968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22968                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       139921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              139921                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  12481892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12481892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.858996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.858996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89206.709500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89206.709500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       139921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         139921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  11082682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11082682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.858996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.858996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79206.709500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79206.709500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    173135500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    173135500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.558675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87002.763819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87002.763819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    153235500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    153235500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.558675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.558675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77002.763819                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77002.763819                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        70734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             70734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       206356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          206356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20635029500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20635029500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.744726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.744726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99997.235360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99997.235360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       206356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       206356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18571469500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18571469500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.744726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.744726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89997.235360                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89997.235360                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29983107500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      902290                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    358444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.517241                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.407060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    25.326310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8131.266630                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5991                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          723                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3897952                       # Number of tag accesses
system.l2.tags.data_accesses                  3897952                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29983107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       127360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     22161728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22289088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       127360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        127360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10249728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10249728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       346277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              348267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4247725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    739140464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743388189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4247725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4247725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      341850090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            341850090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      341850090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4247725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    739140464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1085238280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    346140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000951204250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9759                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9759                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              791177                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150603                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      348267                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    348267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    137                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10031                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8908702500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1740650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15436140000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25590.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44340.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136715                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131823                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                348267                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       239747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.687571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.366866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.495631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       190369     79.40%     79.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20639      8.61%     88.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10571      4.41%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4688      1.96%     94.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1734      0.72%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1188      0.50%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          802      0.33%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1027      0.43%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8729      3.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       239747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.675786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.524577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.565612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9735     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9759                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.412030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.390253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.872024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7870     80.64%     80.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              107      1.10%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1474     15.10%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              269      2.76%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.38%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9759                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22280320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10250560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22289088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10249728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       743.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       341.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    743.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    341.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29983072000                       # Total gap between requests
system.mem_ctrls.avgGap                      58973.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       127360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     22152960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10250560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4247725.156573580578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 738848033.013255834579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 341877839.046536445618                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       346277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     71233500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15364906500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 733700200750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35795.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44371.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4581274.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            896341320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            476390145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1290476460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          428953500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2366978640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12076877850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1343510880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18879528795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.672184                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3348869250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1001260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25632978250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            815523660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            433449720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1195171740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          407107800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2366978640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12029889330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1383080160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18631201050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.389929                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3454331250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1001260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25527516250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    51955873750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10543635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10543645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10543635                       # number of overall hits
system.cpu.icache.overall_hits::total        10543645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5300                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5298                       # number of overall misses
system.cpu.icache.overall_misses::total          5300                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    280917500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    280917500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    280917500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    280917500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10548933                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10548945                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10548933                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10548945                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000502                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000502                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000502                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000502                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53023.310683                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53003.301887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53023.310683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53003.301887                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          862                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4019                       # number of writebacks
system.cpu.icache.writebacks::total              4019                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          767                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          767                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          767                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          767                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    236912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    236912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    236912000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    236912000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52286.912381                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52286.912381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52286.912381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52286.912381                       # average overall mshr miss latency
system.cpu.icache.replacements                   4019                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10543635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10543645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5300                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    280917500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    280917500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10548933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10548945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53023.310683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53003.301887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          767                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          767                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    236912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    236912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52286.912381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52286.912381                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.581763                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10548178                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2326.975072                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002199                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.579563                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.022616                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.022621                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21102423                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21102423                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39415013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39415014                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41232639                       # number of overall hits
system.cpu.dcache.overall_hits::total        41232640                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1397661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1397663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1522189                       # number of overall misses
system.cpu.dcache.overall_misses::total       1522191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 101675308071                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 101675308071                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 101675308071                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 101675308071                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40812674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40812677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42754828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42754831                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034246                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034246                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72746.759100                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72746.655003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66795.455801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66795.368039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9724228                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18032                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            115378                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             302                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    84.281475                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.708609                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       323788                       # number of writebacks
system.cpu.dcache.writebacks::total            323788                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       766407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       766407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       766407                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       766407                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692771                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692771                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  50226543571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50226543571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  55895750571                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55895750571                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79566.297514                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79566.297514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80684.310647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80684.310647                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691748                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30909122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30909123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1108757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1108759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  78156408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  78156408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32017879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32017882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70490.114606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70489.987454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       766334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       766334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26997848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26997848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78843.558990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78843.558990                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  23518900071                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23518900071                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81407.318940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81407.318940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  23228695571                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23228695571                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80423.138690                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80423.138690                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1817626                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1817626                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       124528                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       124528                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942154                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942154                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.064118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5669207000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5669207000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92156.753418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92156.753418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1804578742500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            29.447248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41925413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692772                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.518342                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    29.445027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.028755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.028757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86202434                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86202434                       # Number of data accesses

---------- End Simulation Statistics   ----------
