// Seed: 4253025538
module module_0 (
    input  uwire id_0,
    input  wor   id_1
    , id_12, id_13,
    output wire  id_2,
    output uwire id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  tri1  id_6,
    output tri0  id_7,
    input  wor   id_8,
    input  uwire id_9,
    output tri1  id_10
);
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    inout tri0 id_6
    , id_26,
    input wor id_7,
    output wor id_8,
    output supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input uwire id_12,
    output tri id_13,
    output tri1 id_14,
    input supply1 id_15,
    output supply1 id_16,
    input supply1 id_17,
    output tri1 id_18,
    output tri1 id_19,
    input tri1 id_20,
    input supply1 id_21,
    output supply0 id_22,
    output supply1 id_23,
    input supply0 id_24
);
  assign id_18 = id_15;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_8,
      id_9,
      id_1,
      id_18,
      id_20,
      id_8,
      id_17,
      id_0,
      id_18
  );
endmodule
