# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Project file /home/rjlawson/Downloads/cpre381/lab2/lab2v2.mpf was not found.
# Unable to open project.
cd /home/rjlawson/Downloads/cpre381/lab1
# reading modelsim.ini
cd /home/rjlawson/Downloads/lab1
# reading modelsim.ini
vsim -voptargs=+acc work.testbench
# vsim -voptargs="+acc" work.testbench 
# Start time: 06:23:04 on Nov 07,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n_dataflow(dataflow)#1
add wave -position insertpoint  \
sim:/testbench/generic_m_data/N \
sim:/testbench/generic_m_data/i_D0 \
sim:/testbench/generic_m_data/i_D1 \
sim:/testbench/generic_m_data/i_S \
sim:/testbench/generic_m_data/o_O \
sim:/testbench/generic_m_data/s \
sim:/testbench/generic_m_data/a \
sim:/testbench/generic_m_data/b \
sim:/testbench/generic_m_data/c
run
run
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/testbench/generic_m/N \
sim:/testbench/generic_m/i_S \
sim:/testbench/generic_m/i_D0 \
sim:/testbench/generic_m/i_D1 \
sim:/testbench/generic_m/o_O
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
quit -sim
# End time: 06:40:13 on Nov 07,2021, Elapsed time: 0:17:09
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_fulladder
# vsim -voptargs="+acc" work.tb_fulladder 
# Start time: 06:40:23 on Nov 07,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fulladder(structural)#1
# Loading work.fulladder(structural)#1
# Loading work.fulladdermap(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.fulladder_data(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fulladder/A \
sim:/tb_fulladder/o_data \
sim:/tb_fulladder/o_D0 \
sim:/tb_fulladder/o_D1 \
sim:/tb_fulladder/o_D2 \
sim:/tb_fulladder/s_D0 \
sim:/tb_fulladder/s_D1 \
sim:/tb_fulladder/s_D2
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
add wave -position insertpoint  \
sim:/tb_fulladder/generic_fullAdder/N \
sim:/tb_fulladder/generic_fullAdder/i_D0_1 \
sim:/tb_fulladder/generic_fullAdder/i_D1_1 \
sim:/tb_fulladder/generic_fullAdder/i_D2_1 \
sim:/tb_fulladder/generic_fullAdder/o_S_1 \
sim:/tb_fulladder/generic_fullAdder/o_D_1 \
sim:/tb_fulladder/generic_fullAdder/i_D4
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
add wave -position insertpoint  \
sim:/tb_fulladder/generic_fullAdder_data/N \
sim:/tb_fulladder/generic_fullAdder_data/i_D0 \
sim:/tb_fulladder/generic_fullAdder_data/i_D1 \
sim:/tb_fulladder/generic_fullAdder_data/i_D2 \
sim:/tb_fulladder/generic_fullAdder_data/o_S \
sim:/tb_fulladder/generic_fullAdder_data/o_D \
sim:/tb_fulladder/generic_fullAdder_data/s_S
run
run
quit -sim
# End time: 07:02:32 on Nov 07,2021, Elapsed time: 0:22:09
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.testbench_ones
# vsim -voptargs="+acc" work.testbench_ones 
# Start time: 07:05:06 on Nov 07,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_ones(behavioral)#1
# Loading work.onescomp(structural)#1
# Loading work.invg(dataflow)#1
add wave -position insertpoint  \
sim:/testbench_ones/generic_onescomp/N \
sim:/testbench_ones/generic_onescomp/i_A \
sim:/testbench_ones/generic_onescomp/o_F
run
quit -sim
# End time: 07:19:08 on Nov 07,2021, Elapsed time: 0:14:02
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_as
# vsim -voptargs="+acc" work.tb_as 
# Start time: 07:19:18 on Nov 07,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_as(structure)#1
# Loading work.addersubtracter(structural)#1
# Loading work.onescomp(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n_dataflow(dataflow)#1
# Loading work.fulladder(structural)#1
# Loading work.fulladdermap(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.andg2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_as/generic_AS/N \
sim:/tb_as/generic_AS/i_D0 \
sim:/tb_as/generic_AS/i_D1 \
sim:/tb_as/generic_AS/i_D2 \
sim:/tb_as/generic_AS/i_Sel \
sim:/tb_as/generic_AS/o_S \
sim:/tb_as/generic_AS/o_D \
sim:/tb_as/generic_AS/o_Comp \
sim:/tb_as/generic_AS/o_Sel
run
quit -sim
# End time: 07:27:04 on Nov 07,2021, Elapsed time: 0:07:46
# Errors: 0, Warnings: 0
