{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 03:19:13 2013 " "Info: Processing started: Sat Nov 23 03:19:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y animation.v(456) " "Info (10281): Verilog HDL Declaration information at animation.v(456): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 456 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "animation.v(487) " "Warning (10268): Verilog HDL information at animation.v(487): always construct contains both blocking and non-blocking assignments" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 487 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y animation.v(471) " "Info (10281): Verilog HDL Declaration information at animation.v(471): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 471 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.v 6 6 " "Info (12021): Found 6 design units, including 6 entities, in source file animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Info (12023): Found entity 1: animation" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 moveInstances " "Info (12023): Found entity 2: moveInstances" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 flipflop " "Info (12023): Found entity 3: flipflop" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 NextState " "Info (12023): Found entity 4: NextState" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 changeCoordinate " "Info (12023): Found entity 5: changeCoordinate" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 main_clock " "Info (12023): Found entity 6: main_clock" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Info (12022): Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Info (12023): Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duckrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file duckrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 DuckROM " "Info (12023): Found entity 1: DuckROM" {  } { { "DuckROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duckrom1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file duckrom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DuckROM1 " "Info (12023): Found entity 1: DuckROM1" {  } { { "DuckROM1.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romcolortest.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file romcolortest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMColorTest " "Info (12023): Found entity 1: ROMColorTest" {  } { { "ROMColorTest.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ROMColorTest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgroundrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file backgroundrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 BackgroundROM " "Info (12023): Found entity 1: BackgroundROM" {  } { { "BackgroundROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/BackgroundROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "targetrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file targetrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TargetROM " "Info (12023): Found entity 1: TargetROM" {  } { { "TargetROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/TargetROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Info (12127): Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intialInputX animation.v(46) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(46): object \"intialInputX\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intialInputY animation.v(47) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(47): object \"intialInputY\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(119) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(119): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeX animation.v(121) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(121): variable \"duckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeY animation.v(122) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(122): variable \"duckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputX animation.v(123) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(123): variable \"inputX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputX animation.v(124) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(124): variable \"inputX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(124) " "Warning (10230): Verilog HDL assignment warning at animation.v(124): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputY animation.v(128) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(128): variable \"inputY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputY animation.v(129) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(129): variable \"inputY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(133) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(133): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "targetSizeX animation.v(135) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(135): variable \"targetSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "targetSizeY animation.v(136) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(136): variable \"targetSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputX animation.v(137) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(137): variable \"inputX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputX animation.v(138) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(138): variable \"inputX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(138) " "Warning (10230): Verilog HDL assignment warning at animation.v(138): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputY animation.v(142) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(142): variable \"inputY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputY animation.v(143) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(143): variable \"inputY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sizeX animation.v(117) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(117): inferring latch(es) for variable \"sizeX\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sizeY animation.v(117) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(117): inferring latch(es) for variable \"sizeY\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finalX animation.v(117) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(117): inferring latch(es) for variable \"finalX\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finalY animation.v(117) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(117): inferring latch(es) for variable \"finalY\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalY\[0\] animation.v(133) " "Info (10041): Inferred latch for \"finalY\[0\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalY\[1\] animation.v(133) " "Info (10041): Inferred latch for \"finalY\[1\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalY\[2\] animation.v(133) " "Info (10041): Inferred latch for \"finalY\[2\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalY\[3\] animation.v(133) " "Info (10041): Inferred latch for \"finalY\[3\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalY\[4\] animation.v(133) " "Info (10041): Inferred latch for \"finalY\[4\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalY\[5\] animation.v(133) " "Info (10041): Inferred latch for \"finalY\[5\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalY\[6\] animation.v(133) " "Info (10041): Inferred latch for \"finalY\[6\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalX\[0\] animation.v(133) " "Info (10041): Inferred latch for \"finalX\[0\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalX\[1\] animation.v(133) " "Info (10041): Inferred latch for \"finalX\[1\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalX\[2\] animation.v(133) " "Info (10041): Inferred latch for \"finalX\[2\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalX\[3\] animation.v(133) " "Info (10041): Inferred latch for \"finalX\[3\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalX\[4\] animation.v(133) " "Info (10041): Inferred latch for \"finalX\[4\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalX\[5\] animation.v(133) " "Info (10041): Inferred latch for \"finalX\[5\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalX\[6\] animation.v(133) " "Info (10041): Inferred latch for \"finalX\[6\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalX\[7\] animation.v(133) " "Info (10041): Inferred latch for \"finalX\[7\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[0\] animation.v(133) " "Info (10041): Inferred latch for \"sizeY\[0\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[1\] animation.v(133) " "Info (10041): Inferred latch for \"sizeY\[1\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[2\] animation.v(133) " "Info (10041): Inferred latch for \"sizeY\[2\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[3\] animation.v(133) " "Info (10041): Inferred latch for \"sizeY\[3\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[4\] animation.v(133) " "Info (10041): Inferred latch for \"sizeY\[4\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[5\] animation.v(133) " "Info (10041): Inferred latch for \"sizeY\[5\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[6\] animation.v(133) " "Info (10041): Inferred latch for \"sizeY\[6\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[0\] animation.v(133) " "Info (10041): Inferred latch for \"sizeX\[0\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[1\] animation.v(133) " "Info (10041): Inferred latch for \"sizeX\[1\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[2\] animation.v(133) " "Info (10041): Inferred latch for \"sizeX\[2\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[3\] animation.v(133) " "Info (10041): Inferred latch for \"sizeX\[3\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[4\] animation.v(133) " "Info (10041): Inferred latch for \"sizeX\[4\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[5\] animation.v(133) " "Info (10041): Inferred latch for \"sizeX\[5\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[6\] animation.v(133) " "Info (10041): Inferred latch for \"sizeX\[6\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[7\] animation.v(133) " "Info (10041): Inferred latch for \"sizeX\[7\]\" at animation.v(133)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "animation.v" "VGA" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background2 " "Info (12134): Parameter \"INIT_FILE\" = \"background2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2g1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2g1 " "Info (12023): Found entity 1: altsyncram_v2g1" {  } { { "db/altsyncram_v2g1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_v2g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_v2g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsq1 " "Info (12023): Found entity 1: altsyncram_vsq1" {  } { { "db/altsyncram_vsq1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_vsq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsq1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\|altsyncram_vsq1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_vsq1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\|altsyncram_vsq1:altsyncram1\"" {  } { { "db/altsyncram_v2g1.tdf" "altsyncram1" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_v2g1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_vsq1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_vsq1.tdf" 37 2 0 } } { "db/altsyncram_v2g1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_v2g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } } { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 91 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\|altsyncram_vsq1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\|altsyncram_vsq1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_vsq1.tdf" "decode3" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_vsq1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\|altsyncram_vsq1:altsyncram1\|decode_6oa:decode_a " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\|altsyncram_vsq1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_vsq1.tdf" "decode_a" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_vsq1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\|altsyncram_vsq1:altsyncram1\|mux_hib:mux5 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_v2g1:auto_generated\|altsyncram_vsq1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_vsq1.tdf" "mux5" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_vsq1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DuckROM1 DuckROM1:DuckROM1_inst " "Info (12128): Elaborating entity \"DuckROM1\" for hierarchy \"DuckROM1:DuckROM1_inst\"" {  } { { "animation.v" "DuckROM1_inst" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\"" {  } { { "DuckROM1.v" "altsyncram_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\"" {  } { { "DuckROM1.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Duck transparent.mif " "Info (12134): Parameter \"init_file\" = \"Duck transparent.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DuckROM1.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_is81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_is81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_is81 " "Info (12023): Found entity 1: altsyncram_is81" {  } { { "db/altsyncram_is81.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_is81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_is81 DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\|altsyncram_is81:auto_generated " "Info (12128): Elaborating entity \"altsyncram_is81\" for hierarchy \"DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\|altsyncram_is81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BackgroundROM BackgroundROM:BackgroundROM_inst " "Info (12128): Elaborating entity \"BackgroundROM\" for hierarchy \"BackgroundROM:BackgroundROM_inst\"" {  } { { "animation.v" "BackgroundROM_inst" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\"" {  } { { "BackgroundROM.v" "altsyncram_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/BackgroundROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\"" {  } { { "BackgroundROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/BackgroundROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file background2.mif " "Info (12134): Parameter \"init_file\" = \"background2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "BackgroundROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/BackgroundROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jd81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jd81 " "Info (12023): Found entity 1: altsyncram_jd81" {  } { { "db/altsyncram_jd81.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_jd81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jd81 BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated " "Info (12128): Elaborating entity \"altsyncram_jd81\" for hierarchy \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info (12023): Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\|decode_9oa:deep_decode " "Info (12128): Elaborating entity \"decode_9oa\" for hierarchy \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_jd81.tdf" "deep_decode" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_jd81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info (12023): Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\|mux_kib:mux2 " "Info (12128): Elaborating entity \"mux_kib\" for hierarchy \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_jd81.tdf" "mux2" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_jd81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TargetROM TargetROM:TargetROM_inst " "Info (12128): Elaborating entity \"TargetROM\" for hierarchy \"TargetROM:TargetROM_inst\"" {  } { { "animation.v" "TargetROM_inst" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TargetROM:TargetROM_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\"" {  } { { "TargetROM.v" "altsyncram_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/TargetROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TargetROM:TargetROM_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\"" {  } { { "TargetROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/TargetROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TargetROM:TargetROM_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Target.mif " "Info (12134): Parameter \"init_file\" = \"Target.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TargetROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/TargetROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aq71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aq71 " "Info (12023): Found entity 1: altsyncram_aq71" {  } { { "db/altsyncram_aq71.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_aq71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aq71 TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\|altsyncram_aq71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_aq71\" for hierarchy \"TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\|altsyncram_aq71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveInstances moveInstances:stage5 " "Info (12128): Elaborating entity \"moveInstances\" for hierarchy \"moveInstances:stage5\"" {  } { { "animation.v" "stage5" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enterAgain animation.v(224) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(224): object \"enterAgain\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 animation.v(227) " "Warning (10230): Verilog HDL assignment warning at animation.v(227): truncated value with size 32 to match size of target (26)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(237) " "Warning (10230): Verilog HDL assignment warning at animation.v(237): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(238) " "Warning (10230): Verilog HDL assignment warning at animation.v(238): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(239) " "Warning (10230): Verilog HDL assignment warning at animation.v(239): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(241) " "Warning (10230): Verilog HDL assignment warning at animation.v(241): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(247) " "Warning (10230): Verilog HDL assignment warning at animation.v(247): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(248) " "Warning (10230): Verilog HDL assignment warning at animation.v(248): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(315) " "Warning (10230): Verilog HDL assignment warning at animation.v(315): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(323) " "Warning (10230): Verilog HDL assignment warning at animation.v(323): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(334) " "Warning (10230): Verilog HDL assignment warning at animation.v(334): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(339) " "Warning (10230): Verilog HDL assignment warning at animation.v(339): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(344) " "Warning (10230): Verilog HDL assignment warning at animation.v(344): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(349) " "Warning (10230): Verilog HDL assignment warning at animation.v(349): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 animation.v(381) " "Warning (10230): Verilog HDL assignment warning at animation.v(381): truncated value with size 32 to match size of target (26)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_clock moveInstances:stage5\|main_clock:C0 " "Info (12128): Elaborating entity \"main_clock\" for hierarchy \"moveInstances:stage5\|main_clock:C0\"" {  } { { "animation.v" "C0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState NextState:stage2 " "Info (12128): Elaborating entity \"NextState\" for hierarchy \"NextState:stage2\"" {  } { { "animation.v" "stage2" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter animation.v(485) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(485): object \"counter\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalX animation.v(491) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(491): variable \"finalX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 491 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(491) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(491): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 491 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalX animation.v(493) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(493): variable \"finalX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(493) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(493): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(495) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(495): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 495 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y animation.v(487) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(487): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 487 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start animation.v(487) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(487): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 487 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start animation.v(487) " "Info (10041): Inferred latch for \"start\" at animation.v(487)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] animation.v(487) " "Info (10041): Inferred latch for \"Y\[0\]\" at animation.v(487)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] animation.v(487) " "Info (10041): Inferred latch for \"Y\[1\]\" at animation.v(487)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:stage3 " "Info (12128): Elaborating entity \"flipflop\" for hierarchy \"flipflop:stage3\"" {  } { { "animation.v" "stage3" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changeCoordinate changeCoordinate:stage4 " "Info (12128): Elaborating entity \"changeCoordinate\" for hierarchy \"changeCoordinate:stage4\"" {  } { { "animation.v" "stage4" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(540) " "Warning (10230): Verilog HDL assignment warning at animation.v(540): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(541) " "Warning (10230): Verilog HDL assignment warning at animation.v(541): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 animation.v(544) " "Warning (10230): Verilog HDL assignment warning at animation.v(544): truncated value with size 32 to match size of target (15)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 animation.v(546) " "Warning (10230): Verilog HDL assignment warning at animation.v(546): truncated value with size 32 to match size of target (15)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(551) " "Warning (10230): Verilog HDL assignment warning at animation.v(551): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 animation.v(552) " "Warning (10230): Verilog HDL assignment warning at animation.v(552): truncated value with size 32 to match size of target (15)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(553) " "Warning (10230): Verilog HDL assignment warning at animation.v(553): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 animation.v(560) " "Warning (10230): Verilog HDL assignment warning at animation.v(560): truncated value with size 32 to match size of target (15)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {               } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "moveInstances:stage5\|Mult0 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"moveInstances:stage5\|Mult0\"" {  } { { "animation.v" "Mult0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 227 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "moveInstances:stage5\|lpm_mult:Mult0 " "Info (12130): Elaborated megafunction instantiation \"moveInstances:stage5\|lpm_mult:Mult0\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moveInstances:stage5\|lpm_mult:Mult0 " "Info (12133): Instantiated megafunction \"moveInstances:stage5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e5t.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e5t " "Info (12023): Found entity 1: mult_e5t" {  } { { "db/mult_e5t.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/mult_e5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState:stage2\|Y\[0\] " "Warning (13012): Latch NextState:stage2\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flipflop:stage3\|y\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:stage3\|y\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 460 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 487 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState:stage2\|Y\[1\] " "Warning (13012): Latch NextState:stage2\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flipflop:stage3\|y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:stage3\|y\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 460 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 487 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalY\[6\] " "Warning (13012): Latch finalY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalY\[5\] " "Warning (13012): Latch finalY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalY\[4\] " "Warning (13012): Latch finalY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalY\[3\] " "Warning (13012): Latch finalY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalY\[2\] " "Warning (13012): Latch finalY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalY\[1\] " "Warning (13012): Latch finalY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalY\[0\] " "Warning (13012): Latch finalY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalX\[7\] " "Warning (13012): Latch finalX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalX\[6\] " "Warning (13012): Latch finalX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalX\[5\] " "Warning (13012): Latch finalX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalX\[4\] " "Warning (13012): Latch finalX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalX\[3\] " "Warning (13012): Latch finalX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalX\[2\] " "Warning (13012): Latch finalX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalX\[1\] " "Warning (13012): Latch finalX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "finalX\[0\] " "Warning (13012): Latch finalX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moveInstances:stage5\|ID\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal moveInstances:stage5\|ID\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.map.smsg " "Info (144001): Generated suppressed messages file C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning (21074): Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1277 " "Info (21057): Implemented 1277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info (21059): Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1172 " "Info (21061): Implemented 1172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Info (21064): Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info (21062): Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Info: Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 03:19:34 2013 " "Info: Processing ended: Sat Nov 23 03:19:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
