Analysis & Synthesis report for CPU_ECE3710_RegFile_and_ALU
Fri Nov 15 23:20:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |CPU|FSM:fsm|currentState
 12. State Machine - |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|phy_state_reg
 13. State Machine - |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|state_reg
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Source assignments for ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated
 23. Parameter Settings for User Entity Instance: ktane_mem:memory
 24. Parameter Settings for User Entity Instance: ktane_mem:memory|BlockRam:br
 25. Parameter Settings for User Entity Instance: ktane_mem:memory|button_mem:button_mem
 26. Parameter Settings for User Entity Instance: ktane_mem:memory|button_mem:button_mem|oleds:button_oled
 27. Parameter Settings for User Entity Instance: ktane_mem:memory|keypad_mem:keypad_mem
 28. Parameter Settings for User Entity Instance: ktane_mem:memory|morse_mem:morse_mem
 29. Parameter Settings for User Entity Instance: ktane_mem:memory|wire_mem:wires_mem
 30. Parameter Settings for User Entity Instance: ktane_mem:memory|extras_mem:extras_mem
 31. Parameter Settings for User Entity Instance: ktane_mem:memory|extras_mem:extras_mem|timer:t1
 32. Parameter Settings for User Entity Instance: ktane_mem:memory|mux5:output_mux
 33. Parameter Settings for User Entity Instance: RegisterFile:rf
 34. Parameter Settings for User Entity Instance: ALUControl:aluController
 35. Parameter Settings for User Entity Instance: ALU:alu
 36. Parameter Settings for User Entity Instance: FSM:fsm
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. Parameter Settings for Inferred Entity Instance: ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0
 39. Parameter Settings for Inferred Entity Instance: ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "FSM:fsm"
 43. Port Connectivity Checks: "mux4to1:immediateMux"
 44. Port Connectivity Checks: "ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1"
 45. Port Connectivity Checks: "ktane_mem:memory|button_mem:button_mem|oleds:button_oled"
 46. Signal Tap Logic Analyzer Settings
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 49. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 50. Elapsed Time Per Partition
 51. Connections to In-System Debugging Instance "auto_signaltap_0"
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 15 23:20:38 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; CPU_ECE3710_RegFile_and_ALU                 ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1602                                        ;
; Total pins                      ; 70                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,055,104                                   ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+
; Option                                                                          ; Setting            ; Default Value               ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                             ;
; Top-level entity name                                                           ; CPU                ; CPU_ECE3710_RegFile_and_ALU ;
; Family name                                                                     ; Cyclone V          ; Cyclone V                   ;
; Maximum processors allowed for parallel compilation                             ; 8                  ;                             ;
; Use smart compilation                                                           ; Off                ; Off                         ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                          ;
; Enable compact report table                                                     ; Off                ; Off                         ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                        ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                         ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                         ;
; Preserve fewer node names                                                       ; On                 ; On                          ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                      ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993                   ;
; State Machine Processing                                                        ; Auto               ; Auto                        ;
; Safe State Machine                                                              ; Off                ; Off                         ;
; Extract Verilog State Machines                                                  ; On                 ; On                          ;
; Extract VHDL State Machines                                                     ; On                 ; On                          ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                         ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                        ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                          ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                          ;
; Parallel Synthesis                                                              ; On                 ; On                          ;
; DSP Block Balancing                                                             ; Auto               ; Auto                        ;
; NOT Gate Push-Back                                                              ; On                 ; On                          ;
; Power-Up Don't Care                                                             ; On                 ; On                          ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                         ;
; Remove Duplicate Registers                                                      ; On                 ; On                          ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                         ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                         ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                         ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                         ;
; Ignore SOFT Buffers                                                             ; On                 ; On                          ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                         ;
; Optimization Technique                                                          ; Balanced           ; Balanced                    ;
; Carry Chain Length                                                              ; 70                 ; 70                          ;
; Auto Carry Chains                                                               ; On                 ; On                          ;
; Auto Open-Drain Pins                                                            ; On                 ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                         ;
; Auto ROM Replacement                                                            ; On                 ; On                          ;
; Auto RAM Replacement                                                            ; On                 ; On                          ;
; Auto DSP Block Replacement                                                      ; On                 ; On                          ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                        ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                          ;
; Strict RAM Replacement                                                          ; Off                ; Off                         ;
; Allow Synchronous Control Signals                                               ; On                 ; On                          ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                         ;
; Auto Resource Sharing                                                           ; Off                ; Off                         ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                         ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                         ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                          ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                         ;
; Timing-Driven Synthesis                                                         ; On                 ; On                          ;
; Report Parameter Settings                                                       ; On                 ; On                          ;
; Report Source Assignments                                                       ; On                 ; On                          ;
; Report Connectivity Checks                                                      ; On                 ; On                          ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                         ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                           ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation          ;
; HDL message level                                                               ; Level2             ; Level2                      ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                         ;
; Clock MUX Protection                                                            ; On                 ; On                          ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                         ;
; Block Design Naming                                                             ; Auto               ; Auto                        ;
; SDC constraint protection                                                       ; Off                ; Off                         ;
; Synthesis Effort                                                                ; Auto               ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                          ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                         ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                      ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                        ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                          ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                          ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                         ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; alex-stuff/wire_mem.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/wire_mem.v                                              ;             ;
; alex-stuff/timer.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/timer.v                                                 ;             ;
; alex-stuff/sec_to_sevseg.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v                                         ;             ;
; alex-stuff/rgb_led.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/rgb_led.v                                               ;             ;
; alex-stuff/oleds.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v                                                 ;             ;
; alex-stuff/mux5.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/mux5.v                                                  ;             ;
; alex-stuff/morse_mem.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/morse_mem.v                                             ;             ;
; alex-stuff/ktane_mem.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v                                             ;             ;
; alex-stuff/keypad_mem.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v                                            ;             ;
; alex-stuff/I2C.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v                                                   ;             ;
; alex-stuff/extras_mem.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/extras_mem.v                                            ;             ;
; alex-stuff/divider.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/divider.v                                               ;             ;
; alex-stuff/button_mem.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v                                            ;             ;
; alex-stuff/bcd_to_sevseg.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/bcd_to_sevseg.v                                         ;             ;
; mux4to1.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/mux4to1.v                                                          ;             ;
; mux2to1.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/mux2to1.v                                                          ;             ;
; RegisterFile.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v                                                     ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v                                                              ;             ;
; BlockRam.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v                                                         ;             ;
; ALUControl.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALUControl.v                                                       ;             ;
; ProgramCounter.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ProgramCounter.v                                                   ;             ;
; ZeroExtender.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ZeroExtender.v                                                     ;             ;
; SignExtender.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/SignExtender.v                                                     ;             ;
; Decoder.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v                                                          ;             ;
; CPU.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v                                                              ;             ;
; FSM.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v                                                              ;             ;
; InstructionRegister.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v                                              ;             ;
; explode.dat                                                        ; yes             ; Auto-Found Unspecified File                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/explode.dat                                                        ;             ;
; glyph1.txt                                                         ; yes             ; Auto-Found File                                       ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/glyph1.txt                                                         ;             ;
; glyph2.txt                                                         ; yes             ; Auto-Found File                                       ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/glyph2.txt                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                     ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;             ;
; db/altsyncram_ib84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/altsyncram_ib84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                   ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                        ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sldea92c129/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
; db/altsyncram_f3u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/altsyncram_f3u1.tdf                                             ;             ;
; db/cpu_ece3710_regfile_and_alu.ram0_blockram_6ecff6b0.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cpu_ece3710_regfile_and_alu.ram0_blockram_6ecff6b0.hdl.mif      ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/decode_dla.tdf                                                  ;             ;
; db/mux_chb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/mux_chb.tdf                                                     ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                 ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                            ;             ;
; db/lpm_divide_ibm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_ibm.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_mve.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_mve.tdf                                               ;             ;
; db/lpm_divide_mbm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_mbm.tdf                                              ;             ;
; db/sign_div_unsign_slh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_slh.tdf                                         ;             ;
; db/alt_u_div_uve.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_uve.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1638        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2381        ;
;     -- 7 input functions                    ; 39          ;
;     -- 6 input functions                    ; 642         ;
;     -- 5 input functions                    ; 446         ;
;     -- 4 input functions                    ; 342         ;
;     -- <=3 input functions                  ; 912         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1602        ;
;                                             ;             ;
; I/O pins                                    ; 70          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1055104     ;
;                                             ;             ;
; Total DSP Blocks                            ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1200        ;
; Total fan-out                               ; 19755       ;
; Average fan-out                             ; 4.58        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |CPU                                                                                                                                    ; 2381 (0)            ; 1602 (0)                  ; 1055104           ; 1          ; 70   ; 0            ; |CPU                                                                                                                                                                                                                                                                                                                                            ; CPU                               ; work         ;
;    |ALU:alu|                                                                                                                            ; 377 (377)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |CPU|ALU:alu                                                                                                                                                                                                                                                                                                                                    ; ALU                               ; work         ;
;    |ALUControl:aluController|                                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALUControl:aluController                                                                                                                                                                                                                                                                                                                   ; ALUControl                        ; work         ;
;    |Decoder:decoder|                                                                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|Decoder:decoder                                                                                                                                                                                                                                                                                                                            ; Decoder                           ; work         ;
;    |FSM:fsm|                                                                                                                            ; 32 (32)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|FSM:fsm                                                                                                                                                                                                                                                                                                                                    ; FSM                               ; work         ;
;    |InstructionRegister:ir|                                                                                                             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|InstructionRegister:ir                                                                                                                                                                                                                                                                                                                     ; InstructionRegister               ; work         ;
;    |ProgramCounter:pc|                                                                                                                  ; 41 (41)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|ProgramCounter:pc                                                                                                                                                                                                                                                                                                                          ; ProgramCounter                    ; work         ;
;    |RegisterFile:rf|                                                                                                                    ; 114 (114)           ; 240 (240)                 ; 0                 ; 0          ; 0    ; 0            ; |CPU|RegisterFile:rf                                                                                                                                                                                                                                                                                                                            ; RegisterFile                      ; work         ;
;    |ktane_mem:memory|                                                                                                                   ; 1255 (42)           ; 366 (7)                   ; 1048576           ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory                                                                                                                                                                                                                                                                                                                           ; ktane_mem                         ; work         ;
;       |BlockRam:br|                                                                                                                     ; 39 (0)              ; 3 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|BlockRam:br                                                                                                                                                                                                                                                                                                               ; BlockRam                          ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 39 (0)              ; 3 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_f3u1:auto_generated|                                                                                            ; 39 (0)              ; 3 (3)                     ; 1048576           ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_f3u1                   ; work         ;
;                |decode_dla:decode2|                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|decode_dla:decode2                                                                                                                                                                                                                                        ; decode_dla                        ; work         ;
;                |mux_chb:mux3|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|mux_chb:mux3                                                                                                                                                                                                                                              ; mux_chb                           ; work         ;
;       |button_mem:button_mem|                                                                                                           ; 602 (43)            ; 266 (11)                  ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|button_mem:button_mem                                                                                                                                                                                                                                                                                                     ; button_mem                        ; work         ;
;          |oleds:button_oled|                                                                                                            ; 542 (381)           ; 214 (109)                 ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled                                                                                                                                                                                                                                                                                   ; oleds                             ; work         ;
;             |I2C:U1|                                                                                                                    ; 120 (120)           ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1                                                                                                                                                                                                                                                                            ; I2C                               ; work         ;
;             |divider:div|                                                                                                               ; 41 (41)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|divider:div                                                                                                                                                                                                                                                                       ; divider                           ; work         ;
;          |rgb_led:l1|                                                                                                                   ; 11 (11)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|button_mem:button_mem|rgb_led:l1                                                                                                                                                                                                                                                                                          ; rgb_led                           ; work         ;
;          |rgb_led:l2|                                                                                                                   ; 6 (6)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|button_mem:button_mem|rgb_led:l2                                                                                                                                                                                                                                                                                          ; rgb_led                           ; work         ;
;       |extras_mem:extras_mem|                                                                                                           ; 479 (21)            ; 71 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem                                                                                                                                                                                                                                                                                                     ; extras_mem                        ; work         ;
;          |timer:t1|                                                                                                                     ; 458 (57)            ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1                                                                                                                                                                                                                                                                                            ; timer                             ; work         ;
;             |sec_to_sevseg:s1|                                                                                                          ; 401 (36)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1                                                                                                                                                                                                                                                                           ; sec_to_sevseg                     ; work         ;
;                |lpm_divide:Div0|                                                                                                        ; 166 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                   |lpm_divide_mbm:auto_generated|                                                                                       ; 166 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0|lpm_divide_mbm:auto_generated                                                                                                                                                                                                                             ; lpm_divide_mbm                    ; work         ;
;                      |sign_div_unsign_slh:divider|                                                                                      ; 166 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                 ; sign_div_unsign_slh               ; work         ;
;                         |alt_u_div_uve:divider|                                                                                         ; 166 (166)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                                                                                                                                                                           ; alt_u_div_uve                     ; work         ;
;                |lpm_divide:Div1|                                                                                                        ; 178 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                   |lpm_divide_ibm:auto_generated|                                                                                       ; 178 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                             ; lpm_divide_ibm                    ; work         ;
;                      |sign_div_unsign_olh:divider|                                                                                      ; 178 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                 ; sign_div_unsign_olh               ; work         ;
;                         |alt_u_div_mve:divider|                                                                                         ; 178 (178)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                           ; alt_u_div_mve                     ; work         ;
;                |sevseg:s1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s1                                                                                                                                                                                                                                                                 ; sevseg                            ; work         ;
;                |sevseg:s2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s2                                                                                                                                                                                                                                                                 ; sevseg                            ; work         ;
;                |sevseg:s3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s3                                                                                                                                                                                                                                                                 ; sevseg                            ; work         ;
;       |keypad_mem:keypad_mem|                                                                                                           ; 25 (25)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|keypad_mem:keypad_mem                                                                                                                                                                                                                                                                                                     ; keypad_mem                        ; work         ;
;       |morse_mem:morse_mem|                                                                                                             ; 29 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|morse_mem:morse_mem                                                                                                                                                                                                                                                                                                       ; morse_mem                         ; work         ;
;          |sevseg:s1|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|morse_mem:morse_mem|sevseg:s1                                                                                                                                                                                                                                                                                             ; sevseg                            ; work         ;
;          |sevseg:s2|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|morse_mem:morse_mem|sevseg:s2                                                                                                                                                                                                                                                                                             ; sevseg                            ; work         ;
;       |mux5:output_mux|                                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|mux5:output_mux                                                                                                                                                                                                                                                                                                           ; mux5                              ; work         ;
;       |wire_mem:wires_mem|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ktane_mem:memory|wire_mem:wires_mem                                                                                                                                                                                                                                                                                                        ; wire_mem                          ; work         ;
;    |mux2to1:brReadAddrSelectMux|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|mux2to1:brReadAddrSelectMux                                                                                                                                                                                                                                                                                                                ; mux2to1                           ; work         ;
;    |mux2to1:pcOrReg1Mux|                                                                                                                ; 108 (108)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|mux2to1:pcOrReg1Mux                                                                                                                                                                                                                                                                                                                        ; mux2to1                           ; work         ;
;    |mux2to1:ramOrAluToRf|                                                                                                               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|mux2to1:ramOrAluToRf                                                                                                                                                                                                                                                                                                                       ; mux2to1                           ; work         ;
;    |mux2to1:reg2OrImmediateMux|                                                                                                         ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|mux2to1:reg2OrImmediateMux                                                                                                                                                                                                                                                                                                                 ; mux2to1                           ; work         ;
;    |mux4to1:immediateMux|                                                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|mux4to1:immediateMux                                                                                                                                                                                                                                                                                                                       ; mux4to1                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (59)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 271 (2)             ; 885 (102)                 ; 6528              ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 269 (0)             ; 783 (0)                   ; 6528              ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 269 (67)            ; 783 (278)                 ; 6528              ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 6528              ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ib84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6528              ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib84:auto_generated                                                                                                                                                 ; altsyncram_ib84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 64 (1)              ; 271 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 51 (0)              ; 255 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 153 (153)                 ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 51 (0)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 99 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_29i:auto_generated                                                             ; cntr_29i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+
; ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 51           ; 128          ; 51           ; 6528    ; None                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|FSM:fsm|currentState                                                                         ;
+-------------------------+-------------------------+----------------------+---------------------+------------------+
; Name                    ; currentState.WRITE_BACK ; currentState.EXECUTE ; currentState.DECODE ; currentState.000 ;
+-------------------------+-------------------------+----------------------+---------------------+------------------+
; currentState.000        ; 0                       ; 0                    ; 0                   ; 0                ;
; currentState.DECODE     ; 0                       ; 0                    ; 1                   ; 1                ;
; currentState.EXECUTE    ; 0                       ; 1                    ; 0                   ; 1                ;
; currentState.WRITE_BACK ; 1                       ; 0                    ; 0                   ; 1                ;
+-------------------------+-------------------------+----------------------+---------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|phy_state_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+
; Name                                     ; phy_state_reg.PHY_STATE_STOP_3 ; phy_state_reg.PHY_STATE_STOP_2 ; phy_state_reg.PHY_STATE_STOP_1 ; phy_state_reg.PHY_STATE_READ_BIT_4 ; phy_state_reg.PHY_STATE_READ_BIT_3 ; phy_state_reg.PHY_STATE_READ_BIT_2 ; phy_state_reg.PHY_STATE_READ_BIT_1 ; phy_state_reg.PHY_STATE_WRITE_BIT_3 ; phy_state_reg.PHY_STATE_WRITE_BIT_2 ; phy_state_reg.PHY_STATE_WRITE_BIT_1 ; phy_state_reg.PHY_STATE_START_2 ; phy_state_reg.PHY_STATE_START_1 ; phy_state_reg.PHY_STATE_REPEATED_START_2 ; phy_state_reg.PHY_STATE_REPEATED_START_1 ; phy_state_reg.PHY_STATE_ACTIVE ; phy_state_reg.PHY_STATE_IDLE ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+
; phy_state_reg.PHY_STATE_IDLE             ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 0                            ;
; phy_state_reg.PHY_STATE_ACTIVE           ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 1                              ; 1                            ;
; phy_state_reg.PHY_STATE_REPEATED_START_1 ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 1                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_REPEATED_START_2 ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 1                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_START_1          ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 1                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_START_2          ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 1                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_1      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 1                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_2      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 1                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_3      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_1       ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_2       ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_3       ; 0                              ; 0                              ; 0                              ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_4       ; 0                              ; 0                              ; 0                              ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_1           ; 0                              ; 0                              ; 1                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_2           ; 0                              ; 1                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_3           ; 1                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|state_reg                                                                                                                                                                                                                                                            ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+
; Name                         ; state_reg.STATE_STOP ; state_reg.STATE_READ ; state_reg.STATE_WRITE_3 ; state_reg.STATE_WRITE_2 ; state_reg.STATE_WRITE_1 ; state_reg.STATE_ADDRESS_2 ; state_reg.STATE_ADDRESS_1 ; state_reg.STATE_START ; state_reg.STATE_START_WAIT ; state_reg.STATE_ACTIVE_READ ; state_reg.STATE_ACTIVE_WRITE ; state_reg.STATE_IDLE ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+
; state_reg.STATE_IDLE         ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 0                    ;
; state_reg.STATE_ACTIVE_WRITE ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 1                            ; 1                    ;
; state_reg.STATE_ACTIVE_READ  ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 1                           ; 0                            ; 1                    ;
; state_reg.STATE_START_WAIT   ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 1                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_START        ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 1                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_ADDRESS_1    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 1                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_ADDRESS_2    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 1                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_1      ; 0                    ; 0                    ; 0                       ; 0                       ; 1                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_2      ; 0                    ; 0                    ; 0                       ; 1                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_3      ; 0                    ; 0                    ; 1                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_READ         ; 0                    ; 1                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_STOP         ; 1                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                 ;
+----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; Latch Name                                                           ; Latch Enable Signal                                                 ; Free of Timing Hazards ;
+----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; InstructionRegister:ir|out[12]                                       ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[13]                                       ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[14]                                       ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[15]                                       ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[4]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[5]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[6]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[7]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[0]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[10]                                       ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[11]                                       ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[1]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[2]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[3]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[8]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; InstructionRegister:ir|out[9]                                        ; FSM:fsm|currentState.000                                            ; yes                    ;
; ALU:alu|result[0]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[10]                                                   ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[11]                                                   ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[12]                                                   ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[13]                                                   ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[14]                                                   ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[15]                                                   ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[1]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[2]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[3]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[4]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[5]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[6]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[7]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[8]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ALU:alu|result[9]                                                    ; ALU:alu|result[15]                                                  ; yes                    ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|cmd_start   ; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|Selector30 ; yes                    ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|packetEnded ; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|Selector0  ; yes                    ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|isStartSeq  ; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|WideOr2    ; yes                    ;
; Number of user-specified and inferred latches = 35                   ;                                                                     ;                        ;
+----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ktane_mem:memory|keypad_mem:keypad_mem|q[0..15]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ktane_mem:memory|button_mem:button_mem|q[0..7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|data_byte_counter[0..2]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|CS[3,4]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|addr_reg[1,6]                                                                                                          ; Merged with ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|addr_reg[0]                                                                                                            ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|mode_read_reg                                                                                                          ; Merged with ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|addr_reg[0]                                                                                                            ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|addr_reg[3..5]                                                                                                         ; Merged with ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|addr_reg[2]                                                                                                            ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|mode_write_multiple_reg                                                                                                ; Merged with ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|addr_reg[2]                                                                                                            ;
; ktane_mem:memory|wire_mem:wires_mem|q[1..15]                                                                                                                                           ; Merged with ktane_mem:memory|wire_mem:wires_mem|q[0]                                                                                                                                               ;
; ktane_mem:memory|button_mem:button_mem|rgb_led:l2|counter[4]                                                                                                                           ; Merged with ktane_mem:memory|button_mem:button_mem|rgb_led:l1|counter[4]                                                                                                                           ;
; ktane_mem:memory|button_mem:button_mem|rgb_led:l2|counter[3]                                                                                                                           ; Merged with ktane_mem:memory|button_mem:button_mem|rgb_led:l1|counter[3]                                                                                                                           ;
; ktane_mem:memory|button_mem:button_mem|rgb_led:l2|counter[2]                                                                                                                           ; Merged with ktane_mem:memory|button_mem:button_mem|rgb_led:l1|counter[2]                                                                                                                           ;
; ktane_mem:memory|button_mem:button_mem|rgb_led:l2|counter[1]                                                                                                                           ; Merged with ktane_mem:memory|button_mem:button_mem|rgb_led:l1|counter[1]                                                                                                                           ;
; ktane_mem:memory|button_mem:button_mem|rgb_led:l2|counter[0]                                                                                                                           ; Merged with ktane_mem:memory|button_mem:button_mem|rgb_led:l1|counter[0]                                                                                                                           ;
; ktane_mem:memory|BlockRam:br|q[0]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[1]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[2]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[3]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[4]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[5]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[6]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[7]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[8]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[9]~en                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[10]~en                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[11]~en                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[12]~en                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[13]~en                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[14]~en                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|BlockRam:br|q[15]~en                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|wire_mem:wires_mem|q[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|addr_reg[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|delay_sda_reg                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ktane_mem:memory|wires_en                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; RegisterFile:rf|DataBlock[0][0]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][1]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][2]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][3]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][4]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][5]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][6]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][7]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][8]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][9]                                                                                                                                                        ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][10]                                                                                                                                                       ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][11]                                                                                                                                                       ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][12]                                                                                                                                                       ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][13]                                                                                                                                                       ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][14]                                                                                                                                                       ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; RegisterFile:rf|DataBlock[0][15]                                                                                                                                                       ; Stuck at GND due to stuck port sclear                                                                                                                                                              ;
; FSM:fsm|currentState~2                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; FSM:fsm|currentState~3                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; FSM:fsm|currentState~4                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|phy_state_reg~2                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|phy_state_reg~3                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|phy_state_reg~4                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|phy_state_reg~5                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|phy_state_reg~6                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|state_reg~2                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|state_reg~3                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|state_reg~4                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|state_reg~5                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|state_reg~6                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 105                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ktane_mem:memory|keypad_mem:keypad_mem|q[13]                                                                                                                 ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[13]~en, ktane_mem:memory|wire_mem:wires_mem|q[0],                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ; ktane_mem:memory|wires_en, RegisterFile:rf|DataBlock[0][0],                                                                                                   ;
;                                                                                                                                                              ;                           ; RegisterFile:rf|DataBlock[0][1], RegisterFile:rf|DataBlock[0][2],                                                                                             ;
;                                                                                                                                                              ;                           ; RegisterFile:rf|DataBlock[0][3], RegisterFile:rf|DataBlock[0][4],                                                                                             ;
;                                                                                                                                                              ;                           ; RegisterFile:rf|DataBlock[0][5], RegisterFile:rf|DataBlock[0][6],                                                                                             ;
;                                                                                                                                                              ;                           ; RegisterFile:rf|DataBlock[0][7], RegisterFile:rf|DataBlock[0][8],                                                                                             ;
;                                                                                                                                                              ;                           ; RegisterFile:rf|DataBlock[0][9], RegisterFile:rf|DataBlock[0][10],                                                                                            ;
;                                                                                                                                                              ;                           ; RegisterFile:rf|DataBlock[0][11], RegisterFile:rf|DataBlock[0][12],                                                                                           ;
;                                                                                                                                                              ;                           ; RegisterFile:rf|DataBlock[0][13], RegisterFile:rf|DataBlock[0][14],                                                                                           ;
;                                                                                                                                                              ;                           ; RegisterFile:rf|DataBlock[0][15]                                                                                                                              ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[3]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[3]~en, ktane_mem:memory|BlockRam:br|q[14]~en,                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ; ktane_mem:memory|BlockRam:br|q[15]~en                                                                                                                         ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[12]                                                                                                                 ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[12]~en                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[11]                                                                                                                 ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[11]~en                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[10]                                                                                                                 ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[10]~en                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[9]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[9]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[8]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[8]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[7]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[7]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[6]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[6]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[5]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[5]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[4]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[4]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[2]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[2]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[1]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[1]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|keypad_mem:keypad_mem|q[0]                                                                                                                  ; Stuck at GND              ; ktane_mem:memory|BlockRam:br|q[0]~en                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|data_byte_counter[2]                                                                                ; Stuck at GND              ; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|addr_reg[0]                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1602  ;
; Number of registers using Synchronous Clear  ; 306   ;
; Number of registers using Synchronous Load   ; 176   ;
; Number of registers using Asynchronous Clear ; 373   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 828   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|scl_o_reg                                                                                                                                                                                                                                                       ; 4       ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|data_counter[0]                                                                                                                                                                                                                                                        ; 14      ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|scl_i_reg                                                                                                                                                                                                                                                       ; 2       ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|sda_i_reg                                                                                                                                                                                                                                                       ; 3       ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|last_sda_i_reg                                                                                                                                                                                                                                                  ; 1       ;
; ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|sda_o_reg                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                            ;
+-----------------------------------------+----------------------------------------+------+
; Register Name                           ; Megafunction                           ; Type ;
+-----------------------------------------+----------------------------------------+------+
; ktane_mem:memory|BlockRam:br|q[0]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[1]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[2]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[3]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[4]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[5]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[6]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[7]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[8]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[9]~reg0  ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[10]~reg0 ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[11]~reg0 ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[12]~reg0 ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[13]~reg0 ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[14]~reg0 ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
; ktane_mem:memory|BlockRam:br|q[15]~reg0 ; ktane_mem:memory|BlockRam:br|ram_rtl_0 ; RAM  ;
+-----------------------------------------+----------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|secLeft[10]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|RegisterFile:rf|DataBlock[0][7]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPU|ktane_mem:memory|extras_mem:extras_mem|q[0]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CPU|ProgramCounter:pc|currentInstruction[0]                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CPU|ktane_mem:memory|output_sel[0]                                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|data_reg[4]                                                                                                                                                                                                                                                                              ;
; 11:1               ; 17 bits   ; 119 LEs       ; 0 LEs                ; 119 LEs                ; Yes        ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|delay_reg[16]                                                                                                                                                                                                                                                                            ;
; 15:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|bit_count_reg[1]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|data_in_ready_next                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1|state_next                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPU|mux2to1:reg2OrImmediateMux|out[1]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPU|ALU:alu|ShiftLeft0                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|Mux1                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |CPU|ktane_mem:memory|mux5:output_mux|Mux13                                                                                                                                                                                                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |CPU|ktane_mem:memory|mux5:output_mux|Mux5                                                                                                                                                                                                                                                                                                                    ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |CPU|RegisterFile:rf|register2Data[1]                                                                                                                                                                                                                                                                                                                         ;
; 18:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |CPU|mux2to1:pcOrReg1Mux|out[1]                                                                                                                                                                                                                                                                                                                               ;
; 38:1               ; 2 bits    ; 50 LEs        ; 36 LEs               ; 14 LEs                 ; No         ; |CPU|ALU:alu|result[3]                                                                                                                                                                                                                                                                                                                                        ;
; 40:1               ; 2 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; No         ; |CPU|ALU:alu|result[5]                                                                                                                                                                                                                                                                                                                                        ;
; 40:1               ; 2 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; No         ; |CPU|ALU:alu|result[4]                                                                                                                                                                                                                                                                                                                                        ;
; 44:1               ; 2 bits    ; 58 LEs        ; 42 LEs               ; 16 LEs                 ; No         ; |CPU|ALU:alu|result[14]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |CPU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                       ;
; ADDR_WIDTH     ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|BlockRam:br ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|button_mem:button_mem ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|button_mem:button_mem|oleds:button_oled ;
+----------------+---------+----------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                       ;
+----------------+---------+----------------------------------------------------------------------------+
; address        ; 1010010 ; Unsigned Binary                                                            ;
; rw             ; 0       ; Unsigned Binary                                                            ;
; idle           ; 00000   ; Unsigned Binary                                                            ;
; begin_seq      ; 00001   ; Unsigned Binary                                                            ;
; end_seq        ; 00010   ; Unsigned Binary                                                            ;
; begin_data     ; 00011   ; Unsigned Binary                                                            ;
; end_data       ; 00100   ; Unsigned Binary                                                            ;
; start_data     ; 00101   ; Unsigned Binary                                                            ;
+----------------+---------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|keypad_mem:keypad_mem ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|morse_mem:morse_mem ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                           ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|wire_mem:wires_mem ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                          ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|extras_mem:extras_mem ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|extras_mem:extras_mem|timer:t1 ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; clockSpeed     ; 50000000 ; Signed Integer                                                   ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ktane_mem:memory|mux5:output_mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:rf ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 16    ; Signed Integer                      ;
; REGISTER_BITS  ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALUControl:aluController ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; ADD            ; 00000101 ; Unsigned Binary                           ;
; ADDUI          ; 01100000 ; Unsigned Binary                           ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; WIDTH          ; 16    ; Signed Integer              ;
; ctlLen         ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:fsm ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; IF             ; 000   ; Unsigned Binary             ;
; DECODE         ; 001   ; Unsigned Binary             ;
; EXECUTE        ; 010   ; Unsigned Binary             ;
; WRITE_BACK     ; 011   ; Unsigned Binary             ;
; RESET          ; 100   ; Unsigned Binary             ;
; EQ             ; 0000  ; Unsigned Binary             ;
; NE             ; 0001  ; Unsigned Binary             ;
; CarrySet       ; 0010  ; Unsigned Binary             ;
; CarryClear     ; 0011  ; Unsigned Binary             ;
; HI             ; 0100  ; Unsigned Binary             ;
; LS             ; 0101  ; Unsigned Binary             ;
; GT             ; 0110  ; Unsigned Binary             ;
; LE             ; 0111  ; Unsigned Binary             ;
; FS             ; 1000  ; Unsigned Binary             ;
; FC             ; 1001  ; Unsigned Binary             ;
; LO             ; 1010  ; Unsigned Binary             ;
; HS             ; 1011  ; Unsigned Binary             ;
; LT             ; 1100  ; Unsigned Binary             ;
; GE             ; 1101  ; Unsigned Binary             ;
; UC             ; 1110  ; Unsigned Binary             ;
; NJ             ; 1111  ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 51                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 51                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 174                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 51                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0                  ;
+------------------------------------+---------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                         ; Type           ;
+------------------------------------+---------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped        ;
; WIDTH_A                            ; 16                                                            ; Untyped        ;
; WIDTHAD_A                          ; 16                                                            ; Untyped        ;
; NUMWORDS_A                         ; 65536                                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WIDTH_B                            ; 16                                                            ; Untyped        ;
; WIDTHAD_B                          ; 16                                                            ; Untyped        ;
; NUMWORDS_B                         ; 65536                                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; INIT_FILE                          ; db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_f3u1                                               ; Untyped        ;
+------------------------------------+---------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 65536                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 65536                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ;
+-------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM:fsm"                                                                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; registerWriteAddress     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instructionRegisterValue ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux4to1:immediateMux" ;
+------------+-------+----------+------------------+
; Port       ; Type  ; Severity ; Details          ;
+------------+-------+----------+------------------+
; in1[15..8] ; Input ; Info     ; Stuck at GND     ;
; in4        ; Input ; Info     ; Stuck at GND     ;
+------------+-------+----------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1"                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rst               ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_address[5..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cmd_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_address[6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_ready         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_valid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_last     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scl_t             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sda_t             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_control       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; missed_ack        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; prescale          ; Input  ; Info     ; Stuck at GND                                                                        ;
; stop_on_idle      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ktane_mem:memory|button_mem:button_mem|oleds:button_oled" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 51                  ; 51               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 626                         ;
;     CLR               ; 11                          ;
;     CLR SCLR          ; 29                          ;
;     ENA               ; 344                         ;
;     ENA SCLR          ; 47                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 131                         ;
;     plain             ; 48                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 2021                        ;
;     arith             ; 485                         ;
;         0 data inputs ; 57                          ;
;         1 data inputs ; 252                         ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 87                          ;
;         4 data inputs ; 33                          ;
;         5 data inputs ; 48                          ;
;     extend            ; 39                          ;
;         7 data inputs ; 39                          ;
;     normal            ; 1469                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 171                         ;
;         4 data inputs ; 267                         ;
;         5 data inputs ; 295                         ;
;         6 data inputs ; 565                         ;
;     shared            ; 28                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 4                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 121                         ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 49.20                       ;
; Average LUT depth     ; 15.23                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 885                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 79                                                     ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 188                                                    ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 10                                                     ;
;     plain             ; 433                                                    ;
; arriav_lcell_comb     ; 271                                                    ;
;     arith             ; 75                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 70                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 196                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 23                                                     ;
;         5 data inputs ; 79                                                     ;
;         6 data inputs ; 65                                                     ;
; boundary_port         ; 339                                                    ;
; stratixv_ram_block    ; 51                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.08                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 94                                       ;
;     normal            ; 94                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.34                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:18     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                        ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+
; Name                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                        ; Details ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+
; FSM:fsm|irReadEnable                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM:fsm|currentState.000~_wirecell       ; N/A     ;
; FSM:fsm|irReadEnable                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM:fsm|currentState.000~_wirecell       ; N/A     ;
; InstructionRegister:ir|instruction[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux15~0 ; N/A     ;
; InstructionRegister:ir|instruction[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux15~0 ; N/A     ;
; InstructionRegister:ir|instruction[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux5~3  ; N/A     ;
; InstructionRegister:ir|instruction[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux5~3  ; N/A     ;
; InstructionRegister:ir|instruction[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux4~1  ; N/A     ;
; InstructionRegister:ir|instruction[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux4~1  ; N/A     ;
; InstructionRegister:ir|instruction[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux3~1  ; N/A     ;
; InstructionRegister:ir|instruction[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux3~1  ; N/A     ;
; InstructionRegister:ir|instruction[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux2~1  ; N/A     ;
; InstructionRegister:ir|instruction[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux2~1  ; N/A     ;
; InstructionRegister:ir|instruction[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux1~1  ; N/A     ;
; InstructionRegister:ir|instruction[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux1~1  ; N/A     ;
; InstructionRegister:ir|instruction[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux0~1  ; N/A     ;
; InstructionRegister:ir|instruction[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux0~1  ; N/A     ;
; InstructionRegister:ir|instruction[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux14~0 ; N/A     ;
; InstructionRegister:ir|instruction[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux14~0 ; N/A     ;
; InstructionRegister:ir|instruction[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux13~1 ; N/A     ;
; InstructionRegister:ir|instruction[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux13~1 ; N/A     ;
; InstructionRegister:ir|instruction[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux12~0 ; N/A     ;
; InstructionRegister:ir|instruction[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux12~0 ; N/A     ;
; InstructionRegister:ir|instruction[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux11~2 ; N/A     ;
; InstructionRegister:ir|instruction[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux11~2 ; N/A     ;
; InstructionRegister:ir|instruction[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux10~1 ; N/A     ;
; InstructionRegister:ir|instruction[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux10~1 ; N/A     ;
; InstructionRegister:ir|instruction[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux9~1  ; N/A     ;
; InstructionRegister:ir|instruction[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux9~1  ; N/A     ;
; InstructionRegister:ir|instruction[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux8~1  ; N/A     ;
; InstructionRegister:ir|instruction[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux8~1  ; N/A     ;
; InstructionRegister:ir|instruction[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux7~1  ; N/A     ;
; InstructionRegister:ir|instruction[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux7~1  ; N/A     ;
; InstructionRegister:ir|instruction[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux6~1  ; N/A     ;
; InstructionRegister:ir|instruction[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|mux5:output_mux|Mux6~1  ; N/A     ;
; InstructionRegister:ir|out[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[0]            ; N/A     ;
; InstructionRegister:ir|out[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[0]            ; N/A     ;
; InstructionRegister:ir|out[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[10]           ; N/A     ;
; InstructionRegister:ir|out[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[10]           ; N/A     ;
; InstructionRegister:ir|out[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[11]           ; N/A     ;
; InstructionRegister:ir|out[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[11]           ; N/A     ;
; InstructionRegister:ir|out[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[12]           ; N/A     ;
; InstructionRegister:ir|out[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[12]           ; N/A     ;
; InstructionRegister:ir|out[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[13]           ; N/A     ;
; InstructionRegister:ir|out[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[13]           ; N/A     ;
; InstructionRegister:ir|out[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[14]           ; N/A     ;
; InstructionRegister:ir|out[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[14]           ; N/A     ;
; InstructionRegister:ir|out[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[15]           ; N/A     ;
; InstructionRegister:ir|out[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[15]           ; N/A     ;
; InstructionRegister:ir|out[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[1]            ; N/A     ;
; InstructionRegister:ir|out[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[1]            ; N/A     ;
; InstructionRegister:ir|out[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[2]            ; N/A     ;
; InstructionRegister:ir|out[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[2]            ; N/A     ;
; InstructionRegister:ir|out[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[3]            ; N/A     ;
; InstructionRegister:ir|out[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[3]            ; N/A     ;
; InstructionRegister:ir|out[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[4]            ; N/A     ;
; InstructionRegister:ir|out[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[4]            ; N/A     ;
; InstructionRegister:ir|out[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[5]            ; N/A     ;
; InstructionRegister:ir|out[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[5]            ; N/A     ;
; InstructionRegister:ir|out[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[6]            ; N/A     ;
; InstructionRegister:ir|out[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[6]            ; N/A     ;
; InstructionRegister:ir|out[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[7]            ; N/A     ;
; InstructionRegister:ir|out[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[7]            ; N/A     ;
; InstructionRegister:ir|out[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[8]            ; N/A     ;
; InstructionRegister:ir|out[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[8]            ; N/A     ;
; InstructionRegister:ir|out[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[9]            ; N/A     ;
; InstructionRegister:ir|out[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; InstructionRegister:ir|out[9]            ; N/A     ;
; clock                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                                    ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[0]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[0]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[10]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[10]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[11]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[11]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[12]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[12]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[13]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[13]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[14]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[14]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[15]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[15]                       ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[1]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[1]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[2]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[2]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[3]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[3]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[4]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[4]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[5]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[5]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[6]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[6]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[7]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[7]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[8]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[8]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[9]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU:alu|result[9]                        ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|en       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|button_en               ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|en       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ktane_mem:memory|button_en               ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|we       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM:fsm|blockRamWriteEnable~0            ; N/A     ;
; ktane_mem:memory|button_mem:button_mem|we       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM:fsm|blockRamWriteEnable~0            ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 15 23:19:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/wire_mem.v
    Info (12023): Found entity 1: wire_mem File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/wire_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/timer.v
    Info (12023): Found entity 1: timer File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/sec_to_sevseg.v
    Info (12023): Found entity 1: sec_to_sevseg File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/rgb_led.v
    Info (12023): Found entity 1: rgb_led File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/rgb_led.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/oleds.v
    Info (12023): Found entity 1: oleds File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/mux5.v
    Info (12023): Found entity 1: mux5 File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/mux5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/morse_mem.v
    Info (12023): Found entity 1: morse_mem File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/morse_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/ktane_mem.v
    Info (12023): Found entity 1: ktane_mem File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/keypad_mem.v
    Info (12023): Found entity 1: keypad_mem File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/i2c.v
    Info (12023): Found entity 1: I2C File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/extras_mem.v
    Info (12023): Found entity 1: extras_mem File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/extras_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/dual_port_ram.v
    Info (12023): Found entity 1: dual_port_ram File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/dual_port_ram.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/divider.v
    Info (12023): Found entity 1: divider File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/button_mem.v
    Info (12023): Found entity 1: button_mem File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alex-stuff/bcd_to_sevseg.v
    Info (12023): Found entity 1: sevseg File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/bcd_to_sevseg.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file alex-stuff/adc.v
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: mux4to1 File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/mux4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file blockram.v
    Info (12023): Found entity 1: BlockRam File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALUControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ProgramCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zeroextender.v
    Info (12023): Found entity 1: ZeroExtender File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ZeroExtender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: SignExtender File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/SignExtender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file luishift.v
    Info (12023): Found entity 1: LUIShift File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/LUIShift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: Decoder File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v Line: 563
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionregister.v
    Info (12023): Found entity 1: InstructionRegister File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(11): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(17): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(19): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 19
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:pc" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 24
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:brReadAddrSelectMux" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 25
Info (12128): Elaborating entity "ktane_mem" for hierarchy "ktane_mem:memory" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at ktane_mem.v(61): object "ram_en" assigned a value but never read File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 61
Info (12128): Elaborating entity "BlockRam" for hierarchy "ktane_mem:memory|BlockRam:br" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 69
Info (12128): Elaborating entity "button_mem" for hierarchy "ktane_mem:memory|button_mem:button_mem" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 91
Info (12128): Elaborating entity "oleds" for hierarchy "ktane_mem:memory|button_mem:button_mem|oleds:button_oled" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at oleds.v(176): inferring latch(es) for variable "cmd_start", which holds its previous value in one or more paths through the always construct File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 176
Warning (10240): Verilog HDL Always Construct warning at oleds.v(176): inferring latch(es) for variable "isStartSeq", which holds its previous value in one or more paths through the always construct File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 176
Warning (10240): Verilog HDL Always Construct warning at oleds.v(176): inferring latch(es) for variable "packetEnded", which holds its previous value in one or more paths through the always construct File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 176
Warning (10230): Verilog HDL assignment warning at oleds.v(376): truncated value with size 32 to match size of target (6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 376
Warning (10030): Net "glyph1.data_a" at oleds.v(40) has no driver or initial value, using a default initial value '0' File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 40
Warning (10030): Net "glyph1.waddr_a" at oleds.v(40) has no driver or initial value, using a default initial value '0' File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 40
Warning (10030): Net "glyph2.data_a" at oleds.v(41) has no driver or initial value, using a default initial value '0' File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 41
Warning (10030): Net "glyph2.waddr_a" at oleds.v(41) has no driver or initial value, using a default initial value '0' File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 41
Warning (10030): Net "glyph1.we_a" at oleds.v(40) has no driver or initial value, using a default initial value '0' File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 40
Warning (10030): Net "glyph2.we_a" at oleds.v(41) has no driver or initial value, using a default initial value '0' File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 41
Info (10041): Inferred latch for "packetEnded" at oleds.v(176) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 176
Info (10041): Inferred latch for "isStartSeq" at oleds.v(176) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 176
Info (10041): Inferred latch for "cmd_start" at oleds.v(176) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 176
Info (12128): Elaborating entity "divider" for hierarchy "ktane_mem:memory|button_mem:button_mem|oleds:button_oled|divider:div" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 86
Info (12128): Elaborating entity "I2C" for hierarchy "ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at I2C.v(258): object "scl_posedge" assigned a value but never read File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v Line: 258
Warning (10036): Verilog HDL or VHDL warning at I2C.v(259): object "scl_negedge" assigned a value but never read File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v Line: 259
Warning (10230): Verilog HDL assignment warning at I2C.v(462): truncated value with size 32 to match size of target (4) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v Line: 462
Warning (10230): Verilog HDL assignment warning at I2C.v(511): truncated value with size 32 to match size of target (4) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v Line: 511
Warning (10230): Verilog HDL assignment warning at I2C.v(542): truncated value with size 32 to match size of target (4) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v Line: 542
Warning (10230): Verilog HDL assignment warning at I2C.v(606): truncated value with size 32 to match size of target (17) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v Line: 606
Info (12128): Elaborating entity "rgb_led" for hierarchy "ktane_mem:memory|button_mem:button_mem|rgb_led:l1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 21
Info (12128): Elaborating entity "keypad_mem" for hierarchy "ktane_mem:memory|keypad_mem:keypad_mem" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at keypad_mem.v(15): object "setGlyph1" assigned a value but never read File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at keypad_mem.v(15): object "setGlyph2" assigned a value but never read File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at keypad_mem.v(15): object "setGlyph3" assigned a value but never read File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at keypad_mem.v(15): object "setGlyph4" assigned a value but never read File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v Line: 15
Warning (10034): Output port "scl" at keypad_mem.v(12) has no driver File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v Line: 12
Info (12128): Elaborating entity "morse_mem" for hierarchy "ktane_mem:memory|morse_mem:morse_mem" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 93
Info (12128): Elaborating entity "sevseg" for hierarchy "ktane_mem:memory|morse_mem:morse_mem|sevseg:s1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/morse_mem.v Line: 14
Info (12128): Elaborating entity "wire_mem" for hierarchy "ktane_mem:memory|wire_mem:wires_mem" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 94
Warning (10858): Verilog HDL warning at wire_mem.v(18): object ch used but never assigned File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/wire_mem.v Line: 18
Warning (10030): Net "ch[5..0]" at wire_mem.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/wire_mem.v Line: 18
Info (12128): Elaborating entity "extras_mem" for hierarchy "ktane_mem:memory|extras_mem:extras_mem" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 95
Info (12128): Elaborating entity "timer" for hierarchy "ktane_mem:memory|extras_mem:extras_mem|timer:t1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/extras_mem.v Line: 19
Info (12128): Elaborating entity "sec_to_sevseg" for hierarchy "ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/timer.v Line: 13
Warning (10230): Verilog HDL assignment warning at sec_to_sevseg.v(13): truncated value with size 32 to match size of target (4) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 13
Warning (10230): Verilog HDL assignment warning at sec_to_sevseg.v(14): truncated value with size 32 to match size of target (4) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 14
Warning (10230): Verilog HDL assignment warning at sec_to_sevseg.v(15): truncated value with size 32 to match size of target (4) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 15
Info (12128): Elaborating entity "mux5" for hierarchy "ktane_mem:memory|mux5:output_mux" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v Line: 97
Info (12128): Elaborating entity "InstructionRegister" for hierarchy "InstructionRegister:ir" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at InstructionRegister.v(5): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 5
Info (10041): Inferred latch for "out[0]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[1]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[2]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[3]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[4]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[5]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[6]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[7]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[8]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[9]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[10]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[11]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[12]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[13]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[14]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (10041): Inferred latch for "out[15]" at InstructionRegister.v(6) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v Line: 6
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:decoder" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 69
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:rf" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 75
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(26): truncated value with size 32 to match size of target (16) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v Line: 26
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(27): truncated value with size 32 to match size of target (16) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v Line: 27
Info (12128): Elaborating entity "SignExtender" for hierarchy "SignExtender:signExtender" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 79
Info (12128): Elaborating entity "ZeroExtender" for hierarchy "ZeroExtender:zeroExtender" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 81
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux4to1:immediateMux" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 83
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:aluController" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 87
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 90
Warning (10230): Verilog HDL assignment warning at ALU.v(289): truncated value with size 25 to match size of target (17) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 289
Warning (10272): Verilog HDL Case Statement warning at ALU.v(299): case item expression covers a value already covered by a previous case item File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 299
Warning (10240): Verilog HDL Always Construct warning at ALU.v(27): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 27
Info (10041): Inferred latch for "result[0]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[1]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[2]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[3]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[4]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[5]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[6]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[7]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[8]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[9]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[10]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[11]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[12]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[13]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[14]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (10041): Inferred latch for "result[15]" at ALU.v(317) File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:fsm" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ib84.tdf
    Info (12023): Found entity 1: altsyncram_ib84 File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/altsyncram_ib84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.15.23:20:01 Progress: Loading sldea92c129/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea92c129/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/ip/sldea92c129/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "ktane_mem:memory|button_mem:button_mem|oleds:button_oled|glyph1" is uninferred due to inappropriate RAM size File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 40
    Info (276004): RAM logic "ktane_mem:memory|button_mem:button_mem|oleds:button_oled|glyph2" is uninferred due to inappropriate RAM size File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 41
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[0]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[1]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[2]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[3]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[4]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[5]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[6]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[7]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[8]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[9]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[10]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[11]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[12]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[13]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[14]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
    Warning (13049): Converted tri-state buffer "ktane_mem:memory|BlockRam:br|q[15]" feeding internal logic into a wire File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v Line: 19
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ktane_mem:memory|BlockRam:br|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|Div1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|Div0" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 13
Info (12130): Elaborated megafunction instantiation "ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ktane_mem:memory|BlockRam:br|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f3u1.tdf
    Info (12023): Found entity 1: altsyncram_f3u1 File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/altsyncram_f3u1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/mux_chb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 14
Info (12133): Instantiated megafunction "ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1" with the following parameter: File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 13
Info (12133): Instantiated megafunction "ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0" with the following parameter: File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v Line: 13
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf
    Info (12023): Found entity 1: lpm_divide_mbm File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_mbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_uve.tdf Line: 22
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "sda2" has no driver File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 15
Warning (13012): Latch ALU:alu|result[0] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[10] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[11] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[12] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[13] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[14] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[15] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[1] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[2] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[3] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[4] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[5] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[6] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[7] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[8] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ALU:alu|result[9] has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v Line: 317
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:fsm|currentState.EXECUTE File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v Line: 8
Warning (13012): Latch ktane_mem:memory|button_mem:button_mem|oleds:button_oled|cmd_start has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ktane_mem:memory|button_mem:button_mem|oleds:button_oled|CS[0] File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 386
Warning (13012): Latch ktane_mem:memory|button_mem:button_mem|oleds:button_oled|packetEnded has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ktane_mem:memory|button_mem:button_mem|oleds:button_oled|CS[2] File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 386
Warning (13012): Latch ktane_mem:memory|button_mem:button_mem|oleds:button_oled|isStartSeq has unsafe behavior File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 69
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ktane_mem:memory|button_mem:button_mem|oleds:button_oled|CS[2] File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v Line: 386
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|setWord" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|setWord~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|setWord~1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 18
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|q[10]" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|q[10]~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|q[10]~1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 73
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|q[11]" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|q[11]~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|q[11]~5" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 73
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|q[12]" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|q[12]~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|q[12]~9" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 73
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|q[13]" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|q[13]~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|q[13]~13" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 73
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|q[14]" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|q[14]~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|q[14]~17" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 73
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|q[15]" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|q[15]~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|q[15]~21" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 73
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|q[8]" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|q[8]~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|q[8]~25" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 73
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|q[9]" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|q[9]~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|q[9]~29" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 73
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|setColor" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|setColor~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|setColor~1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 18
    Warning (13310): Register "ktane_mem:memory|button_mem:button_mem|setStrip" is converted into an equivalent circuit using register "ktane_mem:memory|button_mem:button_mem|setStrip~_emulated" and latch "ktane_mem:memory|button_mem:button_mem|setStrip~1" File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "scl2" is stuck at GND File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 14
    Warning (13410): Pin "debug_leds[3]" is stuck at GND File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 10
    Warning (13410): Pin "debug_leds[4]" is stuck at GND File: C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v Line: 10
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/output_files/CPU_ECE3710_RegFile_and_ALU.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 135 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3712 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 59 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 3457 logic cells
    Info (21064): Implemented 179 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 5000 megabytes
    Info: Processing ended: Fri Nov 15 23:20:38 2019
    Info: Elapsed time: 00:01:13
    Info: Total CPU time (on all processors): 00:01:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/output_files/CPU_ECE3710_RegFile_and_ALU.map.smsg.


