Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct  7 20:35:36 2024
| Host         : leegwongho running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_test_1_wrapper_control_sets_placed.rpt
| Design       : axi_test_1_wrapper
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   206 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             402 |          140 |
| No           | No                    | Yes                    |              38 |           11 |
| No           | Yes                   | No                     |             406 |          167 |
| Yes          | No                    | No                     |             559 |          307 |
| Yes          | No                    | Yes                    |              46 |           14 |
| Yes          | Yes                   | No                     |             199 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                Enable Signal                                                                                                |                                                                               Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                        |                1 |              1 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                   |                1 |              1 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                             |                1 |              1 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                   |                1 |              1 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                    |                1 |              1 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                             |                1 |              1 |
| ~axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                             | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                      |                1 |              1 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0 |                1 |              1 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/ex_Valid_reg                                                                   |                1 |              1 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                             |                1 |              1 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/start_single_step_reg       |                1 |              1 |
| ~axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                        |                1 |              1 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0       |                1 |              1 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                                                                         |                1 |              1 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                     |                1 |              2 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                1 |              3 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                             |                                                                                                                                                                             |                1 |              3 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
| ~axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                             | axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                              | axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                   |                2 |              4 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                             |                1 |              4 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                          |                3 |              5 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                             |                2 |              6 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                             |                2 |              6 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                |                                                                                                                                                                             |                1 |              6 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | axi_test_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                2 |              6 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/axi_master_fsm_0/inst/M_ARADDR[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                             |                2 |              7 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                             |                2 |              8 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                             |                7 |              8 |
|  axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                             |                1 |              8 |
| ~axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                             |                2 |              8 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S72_out                                                                      |                2 |              8 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/bfm_0/inst/U_WVALID_i_2_n_0                                                                                                                                    |                3 |              9 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                             |                4 |             10 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/bfm_0/inst/led[14]_i_1_n_0                                                                                                                                                                     | axi_test_1_i/bfm_0/inst/U_WVALID_i_2_n_0                                                                                                                                    |                4 |             15 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/axi_master_fsm_0/inst/U_RDATA[31]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                             |                7 |             15 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/axi_slave_fsm_0/inst/S_RDATA[31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                             |                4 |             15 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/E[0]                                                                                       | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                4 |             16 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/bfm_0/inst/U_WDATA[14]_i_1_n_0                                                                                                                                                                 | axi_test_1_i/bfm_0/inst/U_WVALID_i_2_n_0                                                                                                                                    |                2 |             16 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                             |                6 |             17 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                             | axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                          |                5 |             23 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                             |                7 |             32 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               11 |             32 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         |                                                                                                                                                                             |                7 |             32 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                             |               22 |             32 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               10 |             32 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                         |               16 |             33 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axi_test_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                             |               11 |             46 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                       |               33 |             63 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                             |               16 |             64 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/axi_master_fsm_0/inst/M_AWADDR[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                             |               36 |             68 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               23 |             77 |
|  axi_test_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                             |                                                                                                                                                                             |               26 |             81 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/axi_master_fsm_0/inst/state[4]_i_1_n_0                                                                                                                         |               32 |             95 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               35 |            101 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             | axi_test_1_i/axi_slave_fsm_0/inst/state[5]_i_1_n_0                                                                                                                          |               46 |            106 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                     |                                                                                                                                                                             |               32 |            128 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        | axi_test_1_i/axi_slave_fsm_0/inst/slave_memory                                                                                                                                                              |                                                                                                                                                                             |              196 |            256 |
|  axi_test_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                             |                                                                                                                                                                             |              117 |            336 |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


