$date
	Sun May 27 22:36:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module myD $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # dbar $end
$var wire 1 $ q $end
$var wire 1 % qbar $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var wire 1 ( y $end
$var wire 1 ) z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
0'
0&
0%
1$
1#
0"
1!
$end
#1
0$
1)
1&
#3
1$
0)
0&
#4
1%
0$
0(
1)
0#
1'
1"
#5
0)
0'
0!
#10
1)
1'
1!
#15
0)
1#
0'
0!
0"
#20
1$
0%
1(
1!
#21
1%
0$
0(
1)
0#
1'
1"
#23
1$
0%
1(
0)
1#
0'
0"
#25
0(
0!
#29
0#
1"
#30
1%
0$
1)
1'
1!
#34
1$
0%
1(
0)
1#
0'
0"
#35
0(
0!
#40
1%
0$
1)
0#
1'
1!
1"
#45
0)
0'
0!
#48
1)
1&
#50
1'
1!
#55
0'
0!
#58
