 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 09:41:38 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/Q (DFFRHQX8M)             0.41       0.41 f
  U0_RegFile/REG1[6] (Register_File_8_x_16)               0.00       0.41 f
  U0_ALU/B[6] (ALU_16_bit)                                0.00       0.41 f
  U0_ALU/U3/Y (BUFX32M)                                   0.19       0.60 f
  U0_ALU/div_60/b[6] (ALU_16_bit_DW_div_uns_0)            0.00       0.60 f
  U0_ALU/div_60/U66/Y (NOR2X12M)                          0.16       0.76 r
  U0_ALU/div_60/U2/Y (BUFX24M)                            0.16       0.92 r
  U0_ALU/div_60/U55/Y (AND3X12M)                          0.22       1.14 r
  U0_ALU/div_60/U44/Y (AND2X12M)                          0.24       1.38 r
  U0_ALU/div_60/U49/Y (CLKAND2X16M)                       0.22       1.60 r
  U0_ALU/div_60/U25/Y (MX2X6M)                            0.32       1.92 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX4M)     0.62       2.55 f
  U0_ALU/div_60/U26/Y (AND2X12M)                          0.26       2.80 f
  U0_ALU/div_60/U52/Y (CLKINVX4M)                         0.16       2.96 r
  U0_ALU/div_60/U51/Y (NAND2X6M)                          0.15       3.11 f
  U0_ALU/div_60/U42/Y (NAND2X12M)                         0.18       3.29 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.67       3.95 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX4M)     0.46       4.41 r
  U0_ALU/div_60/U17/Y (AND2X12M)                          0.33       4.74 r
  U0_ALU/div_60/U19/Y (INVX10M)                           0.10       4.84 f
  U0_ALU/div_60/U28/Y (NAND2X8M)                          0.14       4.98 r
  U0_ALU/div_60/U27/Y (CLKNAND2X16M)                      0.19       5.17 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.41       5.58 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX4M)     0.50       6.08 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.30       6.38 f
  U0_ALU/div_60/U21/Y (AND2X12M)                          0.25       6.62 f
  U0_ALU/div_60/U36/Y (MX2X6M)                            0.36       6.98 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX2M)
                                                          0.59       7.57 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFX4M)     0.48       8.05 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.25       8.30 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.22       8.52 r
  U0_ALU/div_60/U16/Y (AND2X12M)                          0.32       8.84 r
  U0_ALU/div_60/U1/Y (MX2X6M)                             0.39       9.22 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.61       9.84 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.34 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.51      10.85 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.51      11.35 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.51      11.86 f
  U0_ALU/div_60/U15/Y (AND2X6M)                           0.27      12.13 f
  U0_ALU/div_60/U40/Y (MX2X4M)                            0.32      12.45 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.66      13.11 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.32      13.43 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.27      13.70 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.47      14.17 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)     0.54      14.71 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.30      15.00 f
  U0_ALU/div_60/U13/Y (AND2X12M)                          0.20      15.20 f
  U0_ALU/div_60/U5/Y (CLKINVX40M)                         0.09      15.29 r
  U0_ALU/div_60/U7/Y (INVX32M)                            0.07      15.36 f
  U0_ALU/div_60/U43/Y (MX2XLM)                            0.68      16.04 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.56      16.60 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.31      16.91 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.31      17.22 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_5/CO (ADDFX4M)     0.48      17.69 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.38      18.07 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.50      18.57 f
  U0_ALU/div_60/quotient[0] (ALU_16_bit_DW_div_uns_0)     0.00      18.57 f
  U0_ALU/U22/Y (AOI222X4M)                                0.68      19.26 r
  U0_ALU/U38/Y (AOI31X4M)                                 0.32      19.57 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      19.57 f
  data arrival time                                                 19.57

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -19.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/Q (DFFRHQX8M)             0.41       0.41 f
  U0_RegFile/REG1[6] (Register_File_8_x_16)               0.00       0.41 f
  U0_ALU/B[6] (ALU_16_bit)                                0.00       0.41 f
  U0_ALU/U3/Y (BUFX32M)                                   0.19       0.60 f
  U0_ALU/div_60/b[6] (ALU_16_bit_DW_div_uns_0)            0.00       0.60 f
  U0_ALU/div_60/U66/Y (NOR2X12M)                          0.16       0.76 r
  U0_ALU/div_60/U2/Y (BUFX24M)                            0.16       0.92 r
  U0_ALU/div_60/U55/Y (AND3X12M)                          0.22       1.14 r
  U0_ALU/div_60/U44/Y (AND2X12M)                          0.24       1.38 r
  U0_ALU/div_60/U49/Y (CLKAND2X16M)                       0.22       1.60 r
  U0_ALU/div_60/U25/Y (MX2X6M)                            0.32       1.92 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX4M)     0.62       2.55 f
  U0_ALU/div_60/U26/Y (AND2X12M)                          0.26       2.80 f
  U0_ALU/div_60/U52/Y (CLKINVX4M)                         0.16       2.96 r
  U0_ALU/div_60/U51/Y (NAND2X6M)                          0.15       3.11 f
  U0_ALU/div_60/U42/Y (NAND2X12M)                         0.18       3.29 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.67       3.95 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX4M)     0.46       4.41 r
  U0_ALU/div_60/U17/Y (AND2X12M)                          0.33       4.74 r
  U0_ALU/div_60/U19/Y (INVX10M)                           0.10       4.84 f
  U0_ALU/div_60/U28/Y (NAND2X8M)                          0.14       4.98 r
  U0_ALU/div_60/U27/Y (CLKNAND2X16M)                      0.19       5.17 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.41       5.58 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX4M)     0.50       6.08 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.30       6.38 f
  U0_ALU/div_60/U21/Y (AND2X12M)                          0.25       6.62 f
  U0_ALU/div_60/U36/Y (MX2X6M)                            0.36       6.98 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX2M)
                                                          0.59       7.57 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFX4M)     0.48       8.05 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.25       8.30 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.22       8.52 r
  U0_ALU/div_60/U16/Y (AND2X12M)                          0.32       8.84 r
  U0_ALU/div_60/U1/Y (MX2X6M)                             0.39       9.22 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.61       9.84 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.34 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.51      10.85 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.51      11.35 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.51      11.86 f
  U0_ALU/div_60/U15/Y (AND2X6M)                           0.27      12.13 f
  U0_ALU/div_60/U40/Y (MX2X4M)                            0.39      12.52 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.75      13.27 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.26      13.54 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.22      13.75 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.42      14.18 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)     0.48      14.66 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.24      14.90 r
  U0_ALU/div_60/U13/Y (AND2X12M)                          0.20      15.09 r
  U0_ALU/div_60/U5/Y (CLKINVX40M)                         0.10      15.20 f
  U0_ALU/div_60/U7/Y (INVX32M)                            0.13      15.33 r
  U0_ALU/div_60/quotient[1] (ALU_16_bit_DW_div_uns_0)     0.00      15.33 r
  U0_ALU/U31/Y (NAND2XLM)                                 0.54      15.86 f
  U0_ALU/U8/Y (AND3X2M)                                   0.50      16.36 f
  U0_ALU/U7/Y (AOI31X2M)                                  0.50      16.86 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      16.86 r
  data arrival time                                                 16.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -16.86
  --------------------------------------------------------------------------
  slack (MET)                                                        2.55


  Startpoint: U0_RegFile/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][1]/Q (DFFRQX2M)              0.86       0.86 r
  U0_RegFile/REG0[1] (Register_File_8_x_16)               0.00       0.86 r
  U0_ALU/A[1] (ALU_16_bit)                                0.00       0.86 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       1.99 r
  U0_ALU/mult_56/A[1] (ALU_16_bit_DW02_mult_0)            0.00       1.99 r
  U0_ALU/mult_56/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_56/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_56/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_56/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_56/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_56/FS_1/A[8] (ALU_16_bit_DW01_add_1)        0.00       9.42 f
  U0_ALU/mult_56/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_56/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_56/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_56/FS_1/U29/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_56/FS_1/U2/Y (OAI21BX4M)                    0.46      13.16 f
  U0_ALU/mult_56/FS_1/U24/Y (OAI21X1M)                    0.73      13.89 r
  U0_ALU/mult_56/FS_1/U23/Y (OAI2BB1X1M)                  0.50      14.39 f
  U0_ALU/mult_56/FS_1/U8/Y (CLKXOR2X2M)                   0.53      14.92 r
  U0_ALU/mult_56/FS_1/SUM[13] (ALU_16_bit_DW01_add_1)     0.00      14.92 r
  U0_ALU/mult_56/PRODUCT[15] (ALU_16_bit_DW02_mult_0)     0.00      14.92 r
  U0_ALU/U51/Y (OAI2BB1X2M)                               0.33      15.25 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00      15.25 r
  data arrival time                                                 15.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -15.25
  --------------------------------------------------------------------------
  slack (MET)                                                        4.20


  Startpoint: U0_RegFile/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][1]/Q (DFFRQX2M)              0.86       0.86 r
  U0_RegFile/REG0[1] (Register_File_8_x_16)               0.00       0.86 r
  U0_ALU/A[1] (ALU_16_bit)                                0.00       0.86 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       1.99 r
  U0_ALU/mult_56/A[1] (ALU_16_bit_DW02_mult_0)            0.00       1.99 r
  U0_ALU/mult_56/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_56/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_56/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_56/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_56/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_56/FS_1/A[8] (ALU_16_bit_DW01_add_1)        0.00       9.42 f
  U0_ALU/mult_56/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_56/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_56/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_56/FS_1/U29/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_56/FS_1/U2/Y (OAI21BX4M)                    0.46      13.16 f
  U0_ALU/mult_56/FS_1/U25/Y (XOR3XLM)                     0.74      13.91 r
  U0_ALU/mult_56/FS_1/SUM[12] (ALU_16_bit_DW01_add_1)     0.00      13.91 r
  U0_ALU/mult_56/PRODUCT[14] (ALU_16_bit_DW02_mult_0)     0.00      13.91 r
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.36      14.27 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00      14.27 r
  data arrival time                                                 14.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -14.27
  --------------------------------------------------------------------------
  slack (MET)                                                        5.18


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/Q (DFFRHQX8M)             0.41       0.41 f
  U0_RegFile/REG1[6] (Register_File_8_x_16)               0.00       0.41 f
  U0_ALU/B[6] (ALU_16_bit)                                0.00       0.41 f
  U0_ALU/U3/Y (BUFX32M)                                   0.19       0.60 f
  U0_ALU/div_60/b[6] (ALU_16_bit_DW_div_uns_0)            0.00       0.60 f
  U0_ALU/div_60/U66/Y (NOR2X12M)                          0.16       0.76 r
  U0_ALU/div_60/U2/Y (BUFX24M)                            0.16       0.92 r
  U0_ALU/div_60/U55/Y (AND3X12M)                          0.22       1.14 r
  U0_ALU/div_60/U44/Y (AND2X12M)                          0.24       1.38 r
  U0_ALU/div_60/U49/Y (CLKAND2X16M)                       0.22       1.60 r
  U0_ALU/div_60/U25/Y (MX2X6M)                            0.32       1.92 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX4M)     0.62       2.55 f
  U0_ALU/div_60/U26/Y (AND2X12M)                          0.26       2.80 f
  U0_ALU/div_60/U52/Y (CLKINVX4M)                         0.16       2.96 r
  U0_ALU/div_60/U51/Y (NAND2X6M)                          0.15       3.11 f
  U0_ALU/div_60/U42/Y (NAND2X12M)                         0.18       3.29 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.67       3.95 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX4M)     0.46       4.41 r
  U0_ALU/div_60/U17/Y (AND2X12M)                          0.33       4.74 r
  U0_ALU/div_60/U19/Y (INVX10M)                           0.10       4.84 f
  U0_ALU/div_60/U28/Y (NAND2X8M)                          0.14       4.98 r
  U0_ALU/div_60/U27/Y (CLKNAND2X16M)                      0.19       5.17 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.41       5.58 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX4M)     0.50       6.08 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.30       6.38 f
  U0_ALU/div_60/U21/Y (AND2X12M)                          0.25       6.62 f
  U0_ALU/div_60/U36/Y (MX2X6M)                            0.36       6.98 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX2M)
                                                          0.59       7.57 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFX4M)     0.48       8.05 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.25       8.30 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.22       8.52 r
  U0_ALU/div_60/U16/Y (AND2X12M)                          0.32       8.84 r
  U0_ALU/div_60/U1/Y (MX2X6M)                             0.39       9.22 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.61       9.84 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.34 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.51      10.85 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.51      11.35 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.51      11.86 f
  U0_ALU/div_60/U15/Y (AND2X6M)                           0.27      12.13 f
  U0_ALU/div_60/U14/Y (CLKINVX8M)                         0.16      12.29 r
  U0_ALU/div_60/U29/Y (CLKINVX40M)                        0.13      12.42 f
  U0_ALU/div_60/quotient[2] (ALU_16_bit_DW_div_uns_0)     0.00      12.42 f
  U0_ALU/U93/Y (AOI222X2M)                                0.90      13.33 r
  U0_ALU/U90/Y (AOI31X2M)                                 0.49      13.82 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      13.82 f
  data arrival time                                                 13.82

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -13.82
  --------------------------------------------------------------------------
  slack (MET)                                                        5.73


  Startpoint: U0_RegFile/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][1]/Q (DFFRQX2M)              0.86       0.86 r
  U0_RegFile/REG0[1] (Register_File_8_x_16)               0.00       0.86 r
  U0_ALU/A[1] (ALU_16_bit)                                0.00       0.86 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       1.99 r
  U0_ALU/mult_56/A[1] (ALU_16_bit_DW02_mult_0)            0.00       1.99 r
  U0_ALU/mult_56/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_56/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_56/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_56/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_56/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_56/FS_1/A[8] (ALU_16_bit_DW01_add_1)        0.00       9.42 f
  U0_ALU/mult_56/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_56/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_56/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_56/FS_1/U29/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_56/FS_1/U26/Y (XNOR2X1M)                    0.62      13.32 r
  U0_ALU/mult_56/FS_1/SUM[11] (ALU_16_bit_DW01_add_1)     0.00      13.32 r
  U0_ALU/mult_56/PRODUCT[13] (ALU_16_bit_DW02_mult_0)     0.00      13.32 r
  U0_ALU/U53/Y (OAI2BB1X2M)                               0.37      13.70 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00      13.70 r
  data arrival time                                                 13.70

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -13.70
  --------------------------------------------------------------------------
  slack (MET)                                                        5.75


  Startpoint: U0_RegFile/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][1]/Q (DFFRQX2M)              0.86       0.86 r
  U0_RegFile/REG0[1] (Register_File_8_x_16)               0.00       0.86 r
  U0_ALU/A[1] (ALU_16_bit)                                0.00       0.86 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       1.99 r
  U0_ALU/mult_56/A[1] (ALU_16_bit_DW02_mult_0)            0.00       1.99 r
  U0_ALU/mult_56/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_56/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_56/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_56/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_56/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_56/FS_1/A[8] (ALU_16_bit_DW01_add_1)        0.00       9.42 f
  U0_ALU/mult_56/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_56/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_56/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_56/FS_1/U30/Y (CLKXOR2X2M)                  0.60      12.53 r
  U0_ALU/mult_56/FS_1/SUM[10] (ALU_16_bit_DW01_add_1)     0.00      12.53 r
  U0_ALU/mult_56/PRODUCT[12] (ALU_16_bit_DW02_mult_0)     0.00      12.53 r
  U0_ALU/U54/Y (OAI2BB1X2M)                               0.33      12.86 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00      12.86 r
  data arrival time                                                 12.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -12.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.59


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U55/Y (OAI22X1M)                            0.96       6.17 r
  U0_SYS_CTRL/alu_fun[3] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.17 r
  U0_ALU/ALU_FUN[3] (ALU_16_bit)                          0.00       6.17 r
  U0_ALU/U46/Y (CLKBUFX6M)                                0.90       7.07 r
  U0_ALU/U39/Y (NOR2X2M)                                  0.46       7.53 f
  U0_ALU/U73/Y (INVX2M)                                   0.65       8.18 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       8.79 r
  U0_ALU/U58/Y (INVX4M)                                   0.60       9.39 f
  U0_ALU/U152/Y (AOI221X2M)                               0.87      10.25 r
  U0_ALU/U151/Y (OAI222X1M)                               0.79      11.05 f
  U0_ALU/U115/Y (AOI221X2M)                               0.95      11.99 r
  U0_ALU/U113/Y (AOI31X2M)                                0.44      12.44 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00      12.44 f
  data arrival time                                                 12.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -12.44
  --------------------------------------------------------------------------
  slack (MET)                                                        7.12


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U55/Y (OAI22X1M)                            0.96       6.17 r
  U0_SYS_CTRL/alu_fun[3] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.17 r
  U0_ALU/ALU_FUN[3] (ALU_16_bit)                          0.00       6.17 r
  U0_ALU/U46/Y (CLKBUFX6M)                                0.90       7.07 r
  U0_ALU/U39/Y (NOR2X2M)                                  0.46       7.53 f
  U0_ALU/U73/Y (INVX2M)                                   0.65       8.18 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       8.79 r
  U0_ALU/U59/Y (INVX4M)                                   0.56       9.34 f
  U0_ALU/U155/Y (AOI221X2M)                               0.85      10.20 r
  U0_ALU/U154/Y (OAI222X1M)                               0.79      10.99 f
  U0_ALU/U107/Y (AOI221X2M)                               0.95      11.94 r
  U0_ALU/U105/Y (AOI31X2M)                                0.44      12.38 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00      12.38 f
  data arrival time                                                 12.38

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.17


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U55/Y (OAI22X1M)                            0.96       6.17 r
  U0_SYS_CTRL/alu_fun[3] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.17 r
  U0_ALU/ALU_FUN[3] (ALU_16_bit)                          0.00       6.17 r
  U0_ALU/U46/Y (CLKBUFX6M)                                0.90       7.07 r
  U0_ALU/U39/Y (NOR2X2M)                                  0.46       7.53 f
  U0_ALU/U73/Y (INVX2M)                                   0.65       8.18 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       8.79 r
  U0_ALU/U59/Y (INVX4M)                                   0.56       9.34 f
  U0_ALU/U164/Y (AOI221X2M)                               0.85      10.20 r
  U0_ALU/U163/Y (OAI222X1M)                               0.79      10.99 f
  U0_ALU/U99/Y (AOI221X2M)                                0.95      11.94 r
  U0_ALU/U97/Y (AOI31X2M)                                 0.44      12.38 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00      12.38 f
  data arrival time                                                 12.38

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.17


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U55/Y (OAI22X1M)                            0.96       6.17 r
  U0_SYS_CTRL/alu_fun[3] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.17 r
  U0_ALU/ALU_FUN[3] (ALU_16_bit)                          0.00       6.17 r
  U0_ALU/U46/Y (CLKBUFX6M)                                0.90       7.07 r
  U0_ALU/U39/Y (NOR2X2M)                                  0.46       7.53 f
  U0_ALU/U73/Y (INVX2M)                                   0.65       8.18 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       8.79 r
  U0_ALU/U59/Y (INVX4M)                                   0.56       9.34 f
  U0_ALU/U158/Y (AOI221X2M)                               0.85      10.20 r
  U0_ALU/U157/Y (OAI222X1M)                               0.79      10.99 f
  U0_ALU/U111/Y (AOI221X2M)                               0.95      11.94 r
  U0_ALU/U109/Y (AOI31X2M)                                0.44      12.38 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00      12.38 f
  data arrival time                                                 12.38

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.18


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U55/Y (OAI22X1M)                            0.96       6.17 r
  U0_SYS_CTRL/alu_fun[3] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.17 r
  U0_ALU/ALU_FUN[3] (ALU_16_bit)                          0.00       6.17 r
  U0_ALU/U46/Y (CLKBUFX6M)                                0.90       7.07 r
  U0_ALU/U39/Y (NOR2X2M)                                  0.46       7.53 f
  U0_ALU/U73/Y (INVX2M)                                   0.65       8.18 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       8.79 r
  U0_ALU/U59/Y (INVX4M)                                   0.56       9.34 f
  U0_ALU/U122/Y (AOI221X2M)                               0.85      10.20 r
  U0_ALU/U121/Y (OAI222X1M)                               0.79      10.99 f
  U0_ALU/U64/Y (AOI221X2M)                                0.95      11.94 r
  U0_ALU/U62/Y (AOI31X2M)                                 0.44      12.38 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00      12.38 f
  data arrival time                                                 12.38

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.18


  Startpoint: U0_RegFile/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][1]/Q (DFFRQX2M)              0.86       0.86 r
  U0_RegFile/REG0[1] (Register_File_8_x_16)               0.00       0.86 r
  U0_ALU/A[1] (ALU_16_bit)                                0.00       0.86 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       1.99 r
  U0_ALU/mult_56/A[1] (ALU_16_bit_DW02_mult_0)            0.00       1.99 r
  U0_ALU/mult_56/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_56/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_56/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_56/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_56/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_56/FS_1/A[8] (ALU_16_bit_DW01_add_1)        0.00       9.42 f
  U0_ALU/mult_56/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_56/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_56/FS_1/U19/Y (XNOR2X1M)                    0.61      11.63 r
  U0_ALU/mult_56/FS_1/SUM[9] (ALU_16_bit_DW01_add_1)      0.00      11.63 r
  U0_ALU/mult_56/PRODUCT[11] (ALU_16_bit_DW02_mult_0)     0.00      11.63 r
  U0_ALU/U56/Y (OAI2BB1X2M)                               0.37      12.01 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00      12.01 r
  data arrival time                                                 12.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -12.01
  --------------------------------------------------------------------------
  slack (MET)                                                        7.44


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U55/Y (OAI22X1M)                            0.96       6.17 r
  U0_SYS_CTRL/alu_fun[3] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.17 r
  U0_ALU/ALU_FUN[3] (ALU_16_bit)                          0.00       6.17 r
  U0_ALU/U46/Y (CLKBUFX6M)                                0.90       7.07 r
  U0_ALU/U39/Y (NOR2X2M)                                  0.46       7.53 f
  U0_ALU/U73/Y (INVX2M)                                   0.65       8.18 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       8.79 r
  U0_ALU/U58/Y (INVX4M)                                   0.60       9.39 f
  U0_ALU/U133/Y (AOI211X2M)                               0.86      10.24 r
  U0_ALU/U132/Y (INVX2M)                                  0.50      10.75 f
  U0_ALU/U70/Y (NAND2X4M)                                 0.79      11.54 r
  U0_ALU/U55/Y (OAI2BB1X2M)                               0.36      11.90 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00      11.90 f
  data arrival time                                                 11.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.90
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U55/Y (OAI22X1M)                            0.96       6.17 r
  U0_SYS_CTRL/alu_fun[3] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.17 r
  U0_ALU/ALU_FUN[3] (ALU_16_bit)                          0.00       6.17 r
  U0_ALU/U46/Y (CLKBUFX6M)                                0.90       7.07 r
  U0_ALU/U39/Y (NOR2X2M)                                  0.46       7.53 f
  U0_ALU/U73/Y (INVX2M)                                   0.65       8.18 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       8.79 r
  U0_ALU/U58/Y (INVX4M)                                   0.60       9.39 f
  U0_ALU/U133/Y (AOI211X2M)                               0.86      10.24 r
  U0_ALU/U132/Y (INVX2M)                                  0.50      10.75 f
  U0_ALU/U70/Y (NAND2X4M)                                 0.79      11.54 r
  U0_ALU/U57/Y (OAI2BB1X2M)                               0.36      11.90 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00      11.90 f
  data arrival time                                                 11.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.90
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U55/Y (OAI22X1M)                            0.96       6.17 r
  U0_SYS_CTRL/alu_fun[3] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.17 r
  U0_ALU/ALU_FUN[3] (ALU_16_bit)                          0.00       6.17 r
  U0_ALU/U46/Y (CLKBUFX6M)                                0.90       7.07 r
  U0_ALU/U39/Y (NOR2X2M)                                  0.46       7.53 f
  U0_ALU/U73/Y (INVX2M)                                   0.65       8.18 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       8.79 r
  U0_ALU/U58/Y (INVX4M)                                   0.60       9.39 f
  U0_ALU/U133/Y (AOI211X2M)                               0.86      10.24 r
  U0_ALU/U132/Y (INVX2M)                                  0.50      10.75 f
  U0_ALU/U127/Y (AOI21X2M)                                0.56      11.31 r
  U0_ALU/U126/Y (AOI21X2M)                                0.36      11.67 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00      11.67 f
  data arrival time                                                 11.67

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.67
  --------------------------------------------------------------------------
  slack (MET)                                                        7.92


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_VLD_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U11/Y (NAND2X2M)                            0.95       6.16 r
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.16 r
  U0_ALU/EN (ALU_16_bit)                                  0.00       6.16 r
  U0_ALU/ALU_OUT_VLD_reg/D (DFFRQX2M)                     0.00       6.16 r
  data arrival time                                                  6.16

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_VLD_reg/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.43      19.37
  data required time                                                19.37
  --------------------------------------------------------------------------
  data required time                                                19.37
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                       13.21


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U43/Y (NAND3X2M)          0.48       9.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U42/Y (CLKBUFX8M)         0.97       9.97 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U107/Y (OAI2BB2X1M)       0.94      10.91 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/D (DFFRQX2M)
                                                          0.00      10.91 r
  data arrival time                                                 10.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U43/Y (NAND3X2M)          0.48       9.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U42/Y (CLKBUFX8M)         0.97       9.97 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U106/Y (OAI2BB2X1M)       0.94      10.91 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/D (DFFRQX2M)
                                                          0.00      10.91 r
  data arrival time                                                 10.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U43/Y (NAND3X2M)          0.48       9.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U42/Y (CLKBUFX8M)         0.97       9.97 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U105/Y (OAI2BB2X1M)       0.94      10.91 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/D (DFFRQX2M)
                                                          0.00      10.91 r
  data arrival time                                                 10.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U43/Y (NAND3X2M)          0.48       9.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U42/Y (CLKBUFX8M)         0.97       9.97 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U104/Y (OAI2BB2X1M)       0.94      10.91 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/D (DFFRQX2M)
                                                          0.00      10.91 r
  data arrival time                                                 10.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U43/Y (NAND3X2M)          0.48       9.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U42/Y (CLKBUFX8M)         0.97       9.97 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U103/Y (OAI2BB2X1M)       0.94      10.91 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/D (DFFRQX2M)
                                                          0.00      10.91 r
  data arrival time                                                 10.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U43/Y (NAND3X2M)          0.48       9.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U42/Y (CLKBUFX8M)         0.97       9.97 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U102/Y (OAI2BB2X1M)       0.94      10.91 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/D (DFFRQX2M)
                                                          0.00      10.91 r
  data arrival time                                                 10.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U43/Y (NAND3X2M)          0.48       9.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U42/Y (CLKBUFX8M)         0.97       9.97 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U101/Y (OAI2BB2X1M)       0.94      10.91 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/D (DFFRQX2M)
                                                          0.00      10.91 r
  data arrival time                                                 10.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U43/Y (NAND3X2M)          0.48       9.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U42/Y (CLKBUFX8M)         0.97       9.97 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U100/Y (OAI2BB2X1M)       0.94      10.91 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/D (DFFRQX2M)
                                                          0.00      10.91 r
  data arrival time                                                 10.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U41/Y (NAND3X2M)          0.46       9.05 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U40/Y (CLKBUFX8M)         0.96      10.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U91/Y (OAI2BB2X1M)        0.87      10.88 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/D (DFFRQX2M)
                                                          0.00      10.88 r
  data arrival time                                                 10.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U41/Y (NAND3X2M)          0.46       9.05 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U40/Y (CLKBUFX8M)         0.96      10.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U90/Y (OAI2BB2X1M)        0.87      10.88 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/D (DFFRQX2M)
                                                          0.00      10.88 r
  data arrival time                                                 10.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U41/Y (NAND3X2M)          0.46       9.05 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U40/Y (CLKBUFX8M)         0.96      10.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U89/Y (OAI2BB2X1M)        0.87      10.88 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/D (DFFRQX2M)
                                                          0.00      10.88 r
  data arrival time                                                 10.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U41/Y (NAND3X2M)          0.46       9.05 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U40/Y (CLKBUFX8M)         0.96      10.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U88/Y (OAI2BB2X1M)        0.87      10.88 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/D (DFFRQX2M)
                                                          0.00      10.88 r
  data arrival time                                                 10.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U41/Y (NAND3X2M)          0.46       9.05 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U40/Y (CLKBUFX8M)         0.96      10.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U87/Y (OAI2BB2X1M)        0.87      10.88 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/D (DFFRQX2M)
                                                          0.00      10.88 r
  data arrival time                                                 10.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U41/Y (NAND3X2M)          0.46       9.05 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U40/Y (CLKBUFX8M)         0.96      10.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U86/Y (OAI2BB2X1M)        0.87      10.88 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/D (DFFRQX2M)
                                                          0.00      10.88 r
  data arrival time                                                 10.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U41/Y (NAND3X2M)          0.46       9.05 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U40/Y (CLKBUFX8M)         0.96      10.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U85/Y (OAI2BB2X1M)        0.87      10.88 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/D (DFFRQX2M)
                                                          0.00      10.88 r
  data arrival time                                                 10.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U41/Y (NAND3X2M)          0.46       9.05 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U40/Y (CLKBUFX8M)         0.96      10.01 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U84/Y (OAI2BB2X1M)        0.87      10.88 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/D (DFFRQX2M)
                                                          0.00      10.88 r
  data arrival time                                                 10.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U108/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U31/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U75/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U108/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U30/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U74/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U108/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U31/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U73/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U108/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U30/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U72/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U108/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U31/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U71/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U108/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U30/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U70/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U108/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U31/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U69/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U108/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U30/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U68/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U109/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U35/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U83/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U109/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U34/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U82/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U109/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U35/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U81/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U109/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U34/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U80/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U109/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U35/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U79/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U109/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U34/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U78/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U109/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U35/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U77/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U109/Y (AND3X2M)          0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U34/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U76/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U26/Y (AND3X2M)           0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U24/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U99/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][7]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U26/Y (AND3X2M)           0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U23/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U98/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][6]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U26/Y (AND3X2M)           0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U24/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U97/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][5]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U26/Y (AND3X2M)           0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U23/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U96/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][4]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U26/Y (AND3X2M)           0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U24/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U95/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][3]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U26/Y (AND3X2M)           0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U23/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U94/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][2]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U26/Y (AND3X2M)           0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U24/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U93/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][1]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U2/Y (NOR2BX4M)           0.91       8.59 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U26/Y (AND3X2M)           0.64       9.23 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U23/Y (INVX4M)            0.54       9.77 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U92/Y (OAI2BB2X1M)        0.73      10.50 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][0]/D (DFFRQX2M)
                                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.89


  Startpoint: U0_SYS_CTRL/cmd_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/latch_out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  U0_SYS_CTRL/cmd_reg_reg[1]/QN (DFFRX4M)                 0.88       0.88 r
  U0_SYS_CTRL/clk_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.88 r
  U0_CLK_GATE/clk_en (CLK_GATE)                           0.00       0.88 r
  U0_CLK_GATE/latch_out_reg/D (TLATNX2M)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_CLK_GATE/latch_out_reg/GN (TLATNX2M)                 0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.92

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                            10.00   
  library setup time                                     -0.15   
  --------------------------------------------------------------
  max time borrow                                         9.85   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U110/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U29/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U59/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U110/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U28/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U58/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U110/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U29/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U57/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U110/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U28/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U56/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U110/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U29/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U55/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U110/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U28/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U54/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U110/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U29/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U53/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U110/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U28/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U52/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U111/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U33/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U51/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U111/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U32/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U50/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U111/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U33/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U49/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U111/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U32/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U48/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U111/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U33/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U47/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U111/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U32/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U46/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U111/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U33/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U45/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U111/Y (AND3X2M)          0.66       9.19 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U32/Y (INVX4M)            0.54       9.73 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U44/Y (OAI2BB2X1M)        0.73      10.46 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/D (DFFRQX2M)
                                                          0.00      10.46 r
  data arrival time                                                 10.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U27/Y (AND3X2M)           0.63       9.16 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U22/Y (INVX4M)            0.54       9.70 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U67/Y (OAI2BB2X1M)        0.73      10.43 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][7]/D (DFFRQX2M)
                                                          0.00      10.43 r
  data arrival time                                                 10.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U27/Y (AND3X2M)           0.63       9.16 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U21/Y (INVX4M)            0.54       9.70 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U66/Y (OAI2BB2X1M)        0.73      10.43 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][6]/D (DFFRQX2M)
                                                          0.00      10.43 r
  data arrival time                                                 10.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U27/Y (AND3X2M)           0.63       9.16 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U22/Y (INVX4M)            0.54       9.70 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U65/Y (OAI2BB2X1M)        0.73      10.43 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][5]/D (DFFRQX2M)
                                                          0.00      10.43 r
  data arrival time                                                 10.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U27/Y (AND3X2M)           0.63       9.16 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U21/Y (INVX4M)            0.54       9.70 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U64/Y (OAI2BB2X1M)        0.73      10.43 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][4]/D (DFFRQX2M)
                                                          0.00      10.43 r
  data arrival time                                                 10.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U27/Y (AND3X2M)           0.63       9.16 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U22/Y (INVX4M)            0.54       9.70 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U63/Y (OAI2BB2X1M)        0.73      10.43 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][3]/D (DFFRQX2M)
                                                          0.00      10.43 r
  data arrival time                                                 10.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U27/Y (AND3X2M)           0.63       9.16 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U21/Y (INVX4M)            0.54       9.70 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U62/Y (OAI2BB2X1M)        0.73      10.43 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][2]/D (DFFRQX2M)
                                                          0.00      10.43 r
  data arrival time                                                 10.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U27/Y (AND3X2M)           0.63       9.16 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U22/Y (INVX4M)            0.54       9.70 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U61/Y (OAI2BB2X1M)        0.73      10.43 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][1]/D (DFFRQX2M)
                                                          0.00      10.43 r
  data arrival time                                                 10.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U3/Y (INVX2M)                    0.60       7.68 r
  U0_UART_FIFO/u_FIFO_WR/wclken (FIFO_WR_WIDTH3)          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/wclken (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       7.68 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U3/Y (AND2X2M)            0.85       8.53 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U27/Y (AND3X2M)           0.63       9.16 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U21/Y (INVX4M)            0.54       9.70 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U60/Y (OAI2BB2X1M)        0.73      10.43 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][0]/D (DFFRQX2M)
                                                          0.00      10.43 r
  data arrival time                                                 10.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U60/Y (NAND3XLM)                             0.95       8.32 f
  U0_RegFile/U59/Y (CLKBUFX8M)                            1.07       9.40 f
  U0_RegFile/U127/Y (OAI2BB2X1M)                          0.94      10.33 r
  U0_RegFile/Reg_File_reg[7][7]/D (DFFRQX2M)              0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[7][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U60/Y (NAND3XLM)                             0.95       8.32 f
  U0_RegFile/U59/Y (CLKBUFX8M)                            1.07       9.40 f
  U0_RegFile/U126/Y (OAI2BB2X1M)                          0.94      10.33 r
  U0_RegFile/Reg_File_reg[7][6]/D (DFFRQX2M)              0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[7][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U60/Y (NAND3XLM)                             0.95       8.32 f
  U0_RegFile/U59/Y (CLKBUFX8M)                            1.07       9.40 f
  U0_RegFile/U125/Y (OAI2BB2X1M)                          0.94      10.33 r
  U0_RegFile/Reg_File_reg[7][5]/D (DFFRQX2M)              0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[7][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U60/Y (NAND3XLM)                             0.95       8.32 f
  U0_RegFile/U59/Y (CLKBUFX8M)                            1.07       9.40 f
  U0_RegFile/U124/Y (OAI2BB2X1M)                          0.94      10.33 r
  U0_RegFile/Reg_File_reg[7][4]/D (DFFRQX2M)              0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[7][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U60/Y (NAND3XLM)                             0.95       8.32 f
  U0_RegFile/U59/Y (CLKBUFX8M)                            1.07       9.40 f
  U0_RegFile/U123/Y (OAI2BB2X1M)                          0.94      10.33 r
  U0_RegFile/Reg_File_reg[7][3]/D (DFFRQX2M)              0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[7][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U60/Y (NAND3XLM)                             0.95       8.32 f
  U0_RegFile/U59/Y (CLKBUFX8M)                            1.07       9.40 f
  U0_RegFile/U122/Y (OAI2BB2X1M)                          0.94      10.33 r
  U0_RegFile/Reg_File_reg[7][2]/D (DFFRQX2M)              0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[7][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U60/Y (NAND3XLM)                             0.95       8.32 f
  U0_RegFile/U59/Y (CLKBUFX8M)                            1.07       9.40 f
  U0_RegFile/U121/Y (OAI2BB2X1M)                          0.94      10.33 r
  U0_RegFile/Reg_File_reg[7][1]/D (DFFRQX2M)              0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[7][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U60/Y (NAND3XLM)                             0.95       8.32 f
  U0_RegFile/U59/Y (CLKBUFX8M)                            1.07       9.40 f
  U0_RegFile/U120/Y (OAI2BB2X1M)                          0.94      10.33 r
  U0_RegFile/Reg_File_reg[7][0]/D (DFFRQX2M)              0.00      10.33 r
  data arrival time                                                 10.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[7][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U52/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U51/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U82/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[5][7]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[5][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U52/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U51/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U81/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[5][6]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[5][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U52/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U51/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U80/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[5][5]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[5][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U52/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U51/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U79/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[5][4]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[5][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U52/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U51/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U78/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[5][3]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[5][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U52/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U51/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U77/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[5][2]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[5][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U52/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U51/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U76/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[5][1]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[5][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U52/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U51/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U75/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[5][0]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[5][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U50/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U49/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U74/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[6][7]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[6][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U50/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U49/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U73/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[6][6]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[6][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U50/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U49/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U72/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[6][5]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[6][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U50/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U49/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U71/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[6][4]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[6][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U50/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U49/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U70/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[6][3]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[6][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U50/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U49/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U69/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[6][2]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[6][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U50/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U49/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U68/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[6][1]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[6][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U50/Y (NAND3X2M)                             0.51       7.89 f
  U0_RegFile/U49/Y (CLKBUFX8M)                            0.97       8.86 f
  U0_RegFile/U67/Y (OAI2BB2X1M)                           0.87       9.72 r
  U0_RegFile/Reg_File_reg[6][0]/D (DFFRQX2M)              0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[6][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U24/Y (OAI21X4M)                            0.73       3.79 r
  U0_SYS_CTRL/wr_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       3.79 r
  U0_RegFile/WrEn (Register_File_8_x_16)                  0.00       3.79 r
  U0_RegFile/U44/Y (INVX2M)                               0.43       4.22 f
  U0_RegFile/U43/Y (NOR2X4M)                              0.67       4.89 r
  U0_RegFile/U23/Y (NOR2BX2M)                             0.89       5.77 r
  U0_RegFile/U47/Y (NOR2BX4M)                             0.95       6.72 r
  U0_RegFile/U56/Y (NAND3XLM)                             0.91       7.64 f
  U0_RegFile/U55/Y (CLKBUFX8M)                            1.07       8.71 f
  U0_RegFile/U98/Y (OAI2BB2X1M)                           0.87       9.58 r
  U0_RegFile/Reg_File_reg[2][1]/D (DFFRQX2M)              0.00       9.58 r
  data arrival time                                                  9.58

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[2][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.58
  --------------------------------------------------------------------------
  slack (MET)                                                        9.81


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U24/Y (OAI21X4M)                            0.73       3.79 r
  U0_SYS_CTRL/wr_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       3.79 r
  U0_RegFile/WrEn (Register_File_8_x_16)                  0.00       3.79 r
  U0_RegFile/U44/Y (INVX2M)                               0.43       4.22 f
  U0_RegFile/U43/Y (NOR2X4M)                              0.67       4.89 r
  U0_RegFile/U23/Y (NOR2BX2M)                             0.89       5.77 r
  U0_RegFile/U47/Y (NOR2BX4M)                             0.95       6.72 r
  U0_RegFile/U56/Y (NAND3XLM)                             0.91       7.64 f
  U0_RegFile/U55/Y (CLKBUFX8M)                            1.07       8.71 f
  U0_RegFile/U103/Y (OAI2BB2X1M)                          0.87       9.58 r
  U0_RegFile/Reg_File_reg[2][6]/D (DFFRQX2M)              0.00       9.58 r
  data arrival time                                                  9.58

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[2][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.58
  --------------------------------------------------------------------------
  slack (MET)                                                        9.81


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U24/Y (OAI21X4M)                            0.73       3.79 r
  U0_SYS_CTRL/wr_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       3.79 r
  U0_RegFile/WrEn (Register_File_8_x_16)                  0.00       3.79 r
  U0_RegFile/U44/Y (INVX2M)                               0.43       4.22 f
  U0_RegFile/U43/Y (NOR2X4M)                              0.67       4.89 r
  U0_RegFile/U23/Y (NOR2BX2M)                             0.89       5.77 r
  U0_RegFile/U47/Y (NOR2BX4M)                             0.95       6.72 r
  U0_RegFile/U56/Y (NAND3XLM)                             0.91       7.64 f
  U0_RegFile/U55/Y (CLKBUFX8M)                            1.07       8.71 f
  U0_RegFile/U102/Y (OAI2BB2X1M)                          0.87       9.58 r
  U0_RegFile/Reg_File_reg[2][5]/D (DFFRQX2M)              0.00       9.58 r
  data arrival time                                                  9.58

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[2][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.58
  --------------------------------------------------------------------------
  slack (MET)                                                        9.81


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U24/Y (OAI21X4M)                            0.73       3.79 r
  U0_SYS_CTRL/wr_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       3.79 r
  U0_RegFile/WrEn (Register_File_8_x_16)                  0.00       3.79 r
  U0_RegFile/U44/Y (INVX2M)                               0.43       4.22 f
  U0_RegFile/U43/Y (NOR2X4M)                              0.67       4.89 r
  U0_RegFile/U23/Y (NOR2BX2M)                             0.89       5.77 r
  U0_RegFile/U47/Y (NOR2BX4M)                             0.95       6.72 r
  U0_RegFile/U56/Y (NAND3XLM)                             0.91       7.64 f
  U0_RegFile/U55/Y (CLKBUFX8M)                            1.07       8.71 f
  U0_RegFile/U100/Y (OAI2BB2X1M)                          0.87       9.58 r
  U0_RegFile/Reg_File_reg[2][3]/D (DFFRQX2M)              0.00       9.58 r
  data arrival time                                                  9.58

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[2][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.58
  --------------------------------------------------------------------------
  slack (MET)                                                        9.81


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U24/Y (OAI21X4M)                            0.73       3.79 r
  U0_SYS_CTRL/wr_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       3.79 r
  U0_RegFile/WrEn (Register_File_8_x_16)                  0.00       3.79 r
  U0_RegFile/U44/Y (INVX2M)                               0.43       4.22 f
  U0_RegFile/U43/Y (NOR2X4M)                              0.67       4.89 r
  U0_RegFile/U23/Y (NOR2BX2M)                             0.89       5.77 r
  U0_RegFile/U47/Y (NOR2BX4M)                             0.95       6.72 r
  U0_RegFile/U56/Y (NAND3XLM)                             0.91       7.64 f
  U0_RegFile/U55/Y (CLKBUFX8M)                            1.07       8.71 f
  U0_RegFile/U101/Y (OAI2BB2X1M)                          0.87       9.58 r
  U0_RegFile/Reg_File_reg[2][4]/D (DFFRQX2M)              0.00       9.58 r
  data arrival time                                                  9.58

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[2][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.58
  --------------------------------------------------------------------------
  slack (MET)                                                        9.81


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.83       0.83 f
  U0_SYS_CTRL/U50/Y (INVX4M)                              0.79       1.62 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.96       2.57 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.71       3.29 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.86       4.15 f
  U0_SYS_CTRL/U5/Y (CLKAND2X4M)                           1.06       5.21 f
  U0_SYS_CTRL/U22/Y (OAI21X6M)                            1.06       6.27 r
  U0_SYS_CTRL/tx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.27 r
  U0_UART_FIFO/w_inc (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/w_inc (FIFO_WR_WIDTH3)           0.00       6.27 r
  U0_UART_FIFO/u_FIFO_WR/U5/Y (NAND2X2M)                  0.81       7.07 f
  U0_UART_FIFO/u_FIFO_WR/U15/Y (NOR2X2M)                  0.97       8.04 r
  U0_UART_FIFO/u_FIFO_WR/U21/Y (NAND2X2M)                 0.63       8.67 f
  U0_UART_FIFO/u_FIFO_WR/U20/Y (NAND2BX2M)                0.46       9.13 f
  U0_UART_FIFO/u_FIFO_WR/U19/Y (XNOR2X2M)                 0.45       9.58 r
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[3]/D (DFFRQX2M)       0.00       9.58 r
  data arrival time                                                  9.58

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.58
  --------------------------------------------------------------------------
  slack (MET)                                                        9.83


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U24/Y (OAI21X4M)                            0.73       3.79 r
  U0_SYS_CTRL/wr_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       3.79 r
  U0_RegFile/WrEn (Register_File_8_x_16)                  0.00       3.79 r
  U0_RegFile/U44/Y (INVX2M)                               0.43       4.22 f
  U0_RegFile/U43/Y (NOR2X4M)                              0.67       4.89 r
  U0_RegFile/U23/Y (NOR2BX2M)                             0.89       5.77 r
  U0_RegFile/U47/Y (NOR2BX4M)                             0.95       6.72 r
  U0_RegFile/U56/Y (NAND3XLM)                             0.91       7.64 f
  U0_RegFile/U55/Y (CLKBUFX8M)                            1.07       8.71 f
  U0_RegFile/U130/Y (OAI2BB2X1M)                          0.88       9.58 r
  U0_RegFile/Reg_File_reg[2][7]/D (DFFSHQX8M)             0.00       9.58 r
  data arrival time                                                  9.58

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[2][7]/CK (DFFSHQX8M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -9.58
  --------------------------------------------------------------------------
  slack (MET)                                                        9.91


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U24/Y (OAI21X4M)                            0.73       3.79 r
  U0_SYS_CTRL/wr_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       3.79 r
  U0_RegFile/WrEn (Register_File_8_x_16)                  0.00       3.79 r
  U0_RegFile/U44/Y (INVX2M)                               0.43       4.22 f
  U0_RegFile/U43/Y (NOR2X4M)                              0.67       4.89 r
  U0_RegFile/U23/Y (NOR2BX2M)                             0.89       5.77 r
  U0_RegFile/U47/Y (NOR2BX4M)                             0.95       6.72 r
  U0_RegFile/U56/Y (NAND3XLM)                             0.91       7.64 f
  U0_RegFile/U55/Y (CLKBUFX8M)                            1.07       8.71 f
  U0_RegFile/U129/Y (OAI2BB2X1M)                          0.80       9.51 f
  U0_RegFile/Reg_File_reg[2][0]/D (DFFSQX4M)              0.00       9.51 f
  data arrival time                                                  9.51

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[2][0]/CK (DFFSQX4M)             0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        9.93


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U24/Y (OAI21X4M)                            0.73       3.79 r
  U0_SYS_CTRL/wr_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       3.79 r
  U0_RegFile/WrEn (Register_File_8_x_16)                  0.00       3.79 r
  U0_RegFile/U44/Y (INVX2M)                               0.43       4.22 f
  U0_RegFile/U43/Y (NOR2X4M)                              0.67       4.89 r
  U0_RegFile/U23/Y (NOR2BX2M)                             0.89       5.77 r
  U0_RegFile/U47/Y (NOR2BX4M)                             0.95       6.72 r
  U0_RegFile/U56/Y (NAND3XLM)                             0.91       7.64 f
  U0_RegFile/U55/Y (CLKBUFX8M)                            1.07       8.71 f
  U0_RegFile/U99/Y (OAI2BB2X1M)                           0.89       9.60 r
  U0_RegFile/Reg_File_reg[2][2]/D (DFFRHQX8M)             0.00       9.60 r
  data arrival time                                                  9.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[2][2]/CK (DFFRHQX8M)            0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -9.60
  --------------------------------------------------------------------------
  slack (MET)                                                        9.97


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U41/Y (AND3X2M)                              0.63       8.01 r
  U0_RegFile/U33/Y (INVX4M)                               0.54       8.55 f
  U0_RegFile/U84/Y (OAI2BB2X1M)                           0.73       9.28 r
  U0_RegFile/Reg_File_reg[4][1]/D (DFFRQX2M)              0.00       9.28 r
  data arrival time                                                  9.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[4][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.28
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX4M)           0.97       0.97 r
  U0_SYS_CTRL/U48/Y (INVX4M)                              0.56       1.53 f
  U0_SYS_CTRL/U90/Y (NOR3X12M)                            0.76       2.29 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.77       3.06 f
  U0_SYS_CTRL/U21/Y (NOR2X6M)                             0.92       3.98 r
  U0_SYS_CTRL/U15/Y (INVX4M)                              0.70       4.68 f
  U0_SYS_CTRL/U9/Y (OAI22X1M)                             0.79       5.47 r
  U0_SYS_CTRL/U8/Y (CLKBUFX6M)                            0.96       6.42 r
  U0_SYS_CTRL/address[2] (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       6.42 r
  U0_RegFile/address[2] (Register_File_8_x_16)            0.00       6.42 r
  U0_RegFile/U20/Y (CLKAND2X2M)                           0.95       7.37 r
  U0_RegFile/U41/Y (AND3X2M)                              0.63       8.01 r
  U0_RegFile/U32/Y (INVX4M)                               0.54       8.55 f
  U0_RegFile/U83/Y (OAI2BB2X1M)                           0.73       9.28 r
  U0_RegFile/Reg_File_reg[4][0]/D (DFFRQX2M)              0.00       9.28 r
  data arrival time                                                  9.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_File_reg[4][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.28
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U47/Y (OAI32X2M)                              0.70       7.43 r
  U0_ClkDiv/div_clk_reg_reg/D (DFFRQX2M)                  0.00       7.43 r
  data arrival time                                                  7.43

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/div_clk_reg_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -7.43
  --------------------------------------------------------------------------
  slack (MET)                                                      263.22


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U52/Y (OAI32X2M)                              0.70       7.43 r
  U1_ClkDiv/div_clk_reg_reg/D (DFFRQX2M)                  0.00       7.43 r
  data arrival time                                                  7.43

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/div_clk_reg_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -7.43
  --------------------------------------------------------------------------
  slack (MET)                                                      263.22


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U49/Y (OAI32X2M)                              0.64       7.37 r
  U0_ClkDiv/flag_reg/D (DFFRQX2M)                         0.00       7.37 r
  data arrival time                                                  7.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/flag_reg/CK (DFFRQX2M)                        0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -7.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.28


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U54/Y (OAI32X2M)                              0.64       7.37 r
  U1_ClkDiv/flag_reg/D (DFFRQX2M)                         0.00       7.37 r
  data arrival time                                                  7.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/flag_reg/CK (DFFRQX2M)                        0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -7.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.28


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U36/Y (NOR2BX2M)                              0.62       7.35 r
  U0_ClkDiv/counter_reg[1]/D (DFFRQX4M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U52/Y (NOR2BX2M)                              0.62       7.35 r
  U0_ClkDiv/counter_reg[0]/D (DFFRQX4M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U36/Y (NOR2BX2M)                              0.62       7.35 r
  U1_ClkDiv/counter_reg[1]/D (DFFRQX4M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U57/Y (NOR2BX2M)                              0.62       7.35 r
  U1_ClkDiv/counter_reg[0]/D (DFFRQX4M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U51/Y (NOR2BX2M)                              0.62       7.35 r
  U0_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U41/Y (NOR2BX2M)                              0.62       7.35 r
  U0_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U40/Y (NOR2BX2M)                              0.62       7.35 r
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U39/Y (NOR2BX2M)                              0.62       7.35 r
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U38/Y (NOR2BX2M)                              0.62       7.35 r
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/U50/Y (INVX2M)                                0.47       1.23 r
  U0_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U0_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U0_ClkDiv/U21/Y (NOR3X2M)                               0.32       3.13 f
  U0_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U0_ClkDiv/U46/Y (AO22X1M)                               0.74       4.57 f
  U0_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U0_ClkDiv/U9/Y (INVX2M)                                 0.48       5.88 f
  U0_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U0_ClkDiv/U37/Y (NOR2BX2M)                              0.62       7.35 r
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U56/Y (NOR2BX2M)                              0.62       7.35 r
  U1_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U41/Y (NOR2BX2M)                              0.62       7.35 r
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U40/Y (NOR2BX2M)                              0.62       7.35 r
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U39/Y (NOR2BX2M)                              0.62       7.35 r
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U38/Y (NOR2BX2M)                              0.62       7.35 r
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/U55/Y (INVX2M)                                0.47       1.23 r
  U1_ClkDiv/U79/Y (CLKNAND2X2M)                           0.71       1.94 f
  U1_ClkDiv/U80/Y (AOI22X1M)                              0.88       2.81 r
  U1_ClkDiv/U18/Y (NOR3X2M)                               0.32       3.13 f
  U1_ClkDiv/U86/Y (AND4X1M)                               0.70       3.83 f
  U1_ClkDiv/U51/Y (AO22X1M)                               0.74       4.57 f
  U1_ClkDiv/U20/Y (AOI221X4M)                             0.83       5.39 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.48       5.88 f
  U1_ClkDiv/U35/Y (CLKBUFX6M)                             0.85       6.73 f
  U1_ClkDiv/U37/Y (NOR2BX2M)                              0.62       7.35 r
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       7.35 r
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.53       0.53 r
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      270.24


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.17      54.43 r
  U5/Y (BUFX2M)                                           0.65      55.08 r
  U0_UART/rx_in_s (UART)                                  0.00      55.08 r
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      55.08 r
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      55.08 r
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.36      55.44 f
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.50      55.94 f
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      55.94 f
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      55.94 f
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       0.80      56.74 r
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.44      57.19 f
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.79      57.97 f
  U0_UART/u_rx/u_edge_bit_counter/U30/Y (INVX2M)          0.80      58.78 r
  U0_UART/u_rx/u_edge_bit_counter/U24/Y (NAND3X1M)        1.02      59.80 f
  U0_UART/u_rx/u_edge_bit_counter/U41/Y (OAI32X2M)        1.10      60.89 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX4M)
                                                          0.00      60.89 r
  data arrival time                                                 60.89

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.46     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -60.89
  --------------------------------------------------------------------------
  slack (MET)                                                      209.75


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.17      54.43 r
  U5/Y (BUFX2M)                                           0.65      55.08 r
  U0_UART/rx_in_s (UART)                                  0.00      55.08 r
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      55.08 r
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      55.08 r
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.36      55.44 f
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.50      55.94 f
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      55.94 f
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      55.94 f
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       0.80      56.74 r
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.44      57.19 f
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.79      57.97 f
  U0_UART/u_rx/u_edge_bit_counter/U30/Y (INVX2M)          0.80      58.78 r
  U0_UART/u_rx/u_edge_bit_counter/U24/Y (NAND3X1M)        1.02      59.80 f
  U0_UART/u_rx/u_edge_bit_counter/U43/Y (OAI22X1M)        0.98      60.77 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00      60.77 r
  data arrival time                                                 60.77

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.47     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                -60.77
  --------------------------------------------------------------------------
  slack (MET)                                                      209.86


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.81      55.62 r
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.69      56.31 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       1.01      57.32 f
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.90      58.22 r
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.86      59.08 r
  U0_UART/u_rx/u_edge_bit_counter/U30/Y (INVX2M)          0.57      59.65 f
  U0_UART/u_rx/u_edge_bit_counter/U44/Y (OAI22X1M)        0.74      60.39 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/D (DFFRQX4M)
                                                          0.00      60.39 r
  data arrival time                                                 60.39

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -60.39
  --------------------------------------------------------------------------
  slack (MET)                                                      210.26


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.81      55.62 r
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.69      56.31 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       1.01      57.32 f
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.90      58.22 r
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.86      59.08 r
  U0_UART/u_rx/u_edge_bit_counter/U30/Y (INVX2M)          0.57      59.65 f
  U0_UART/u_rx/u_edge_bit_counter/U40/Y (OAI32X2M)        0.54      60.19 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00      60.19 r
  data arrival time                                                 60.19

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.48     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                -60.19
  --------------------------------------------------------------------------
  slack (MET)                                                      210.43


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.81      55.62 r
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.69      56.31 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       1.01      57.32 f
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.90      58.22 r
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.86      59.08 r
  U0_UART/u_rx/u_edge_bit_counter/U48/Y (AND2X2M)         0.37      59.45 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00      59.45 r
  data arrival time                                                 59.45

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -59.45
  --------------------------------------------------------------------------
  slack (MET)                                                      211.29


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.81      55.62 r
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.69      56.31 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       1.01      57.32 f
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.90      58.22 r
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.86      59.08 r
  U0_UART/u_rx/u_edge_bit_counter/U35/Y (AND2X2M)         0.37      59.45 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00      59.45 r
  data arrival time                                                 59.45

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -59.45
  --------------------------------------------------------------------------
  slack (MET)                                                      211.29


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.81      55.62 r
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.69      56.31 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       1.01      57.32 f
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.90      58.22 r
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.86      59.08 r
  U0_UART/u_rx/u_edge_bit_counter/U36/Y (AND2X2M)         0.37      59.45 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00      59.45 r
  data arrival time                                                 59.45

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -59.45
  --------------------------------------------------------------------------
  slack (MET)                                                      211.29


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.81      55.62 r
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.69      56.31 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       1.01      57.32 f
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.90      58.22 r
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.86      59.08 r
  U0_UART/u_rx/u_edge_bit_counter/U38/Y (AND2X2M)         0.37      59.45 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00      59.45 r
  data arrival time                                                 59.45

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -59.45
  --------------------------------------------------------------------------
  slack (MET)                                                      211.29


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.81      55.62 r
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.69      56.31 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       1.01      57.32 f
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.90      58.22 r
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.86      59.08 r
  U0_UART/u_rx/u_edge_bit_counter/U49/Y (AND2X2M)         0.37      59.45 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/D (DFFRQX4M)
                                                          0.00      59.45 r
  data arrival time                                                 59.45

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -59.45
  --------------------------------------------------------------------------
  slack (MET)                                                      211.31


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U21/Y (OAI31X2M)                  0.81      55.62 r
  U0_UART/u_rx/u_RX_FSM/U20/Y (BUFX2M)                    0.69      56.31 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/u_rx/u_edge_bit_counter/U31/Y (CLKINVX2M)       1.01      57.32 f
  U0_UART/u_rx/u_edge_bit_counter/U33/Y (NOR2X1M)         0.90      58.22 r
  U0_UART/u_rx/u_edge_bit_counter/U32/Y (CLKBUFX6M)       0.86      59.08 r
  U0_UART/u_rx/u_edge_bit_counter/U37/Y (AND2X2M)         0.37      59.45 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/D (DFFRQX4M)
                                                          0.00      59.45 r
  data arrival time                                                 59.45

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -59.45
  --------------------------------------------------------------------------
  slack (MET)                                                      211.31


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_data_sampling/samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.17      54.43 r
  U5/Y (BUFX2M)                                           0.65      55.08 r
  U0_UART/rx_in_s (UART)                                  0.00      55.08 r
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      55.08 r
  U0_UART/u_rx/u_data_sampling/rx_in (data_sampling)      0.00      55.08 r
  U0_UART/u_rx/u_data_sampling/U17/Y (INVX2M)             0.54      55.62 f
  U0_UART/u_rx/u_data_sampling/U18/Y (MXI2XLM)            0.80      56.41 r
  U0_UART/u_rx/u_data_sampling/samples_reg[0]/D (DFFRQX1M)
                                                          0.00      56.41 r
  data arrival time                                                 56.41

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.50     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                -56.41
  --------------------------------------------------------------------------
  slack (MET)                                                      214.19


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_data_sampling/samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.17      54.43 r
  U5/Y (BUFX2M)                                           0.65      55.08 r
  U0_UART/rx_in_s (UART)                                  0.00      55.08 r
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      55.08 r
  U0_UART/u_rx/u_data_sampling/rx_in (data_sampling)      0.00      55.08 r
  U0_UART/u_rx/u_data_sampling/U17/Y (INVX2M)             0.54      55.62 f
  U0_UART/u_rx/u_data_sampling/U58/Y (MXI2X1M)            0.60      56.22 r
  U0_UART/u_rx/u_data_sampling/samples_reg[1]/D (DFFRQX1M)
                                                          0.00      56.22 r
  data arrival time                                                 56.22

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -56.22
  --------------------------------------------------------------------------
  slack (MET)                                                      214.43


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_data_sampling/samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.17      54.43 r
  U5/Y (BUFX2M)                                           0.65      55.08 r
  U0_UART/rx_in_s (UART)                                  0.00      55.08 r
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      55.08 r
  U0_UART/u_rx/u_data_sampling/rx_in (data_sampling)      0.00      55.08 r
  U0_UART/u_rx/u_data_sampling/U17/Y (INVX2M)             0.54      55.62 f
  U0_UART/u_rx/u_data_sampling/U48/Y (MXI2X1M)            0.60      56.22 r
  U0_UART/u_rx/u_data_sampling/samples_reg[2]/D (DFFRQX1M)
                                                          0.00      56.22 r
  data arrival time                                                 56.22

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -56.22
  --------------------------------------------------------------------------
  slack (MET)                                                      214.43


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U5/Y (BUFX2M)                                           0.44      54.80 f
  U0_UART/rx_in_s (UART)                                  0.00      54.80 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.80 f
  U0_UART/u_rx/u_RX_FSM/U47/Y (OR2X2M)                    0.37      55.18 f
  U0_UART/u_rx/u_RX_FSM/U44/Y (OAI211X2M)                 0.53      55.70 r
  U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      55.70 r
  data arrival time                                                 55.70

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                      214.99


  Startpoint: U0_UART/u_rx/u_parity_check/parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_parity_check/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_parity_check/parity_error_reg/Q (DFFRQX2M)
                                                          1.02       1.02 r
  U0_UART/u_rx/u_parity_check/parity_error (parity_check)
                                                          0.00       1.02 r
  U0_UART/u_rx/parity_error (UART_RX)                     0.00       1.02 r
  U0_UART/parity_error (UART)                             0.00       1.02 r
  parity_error (out)                                      0.00       1.02 r
  data arrival time                                                  1.02

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.81


  Startpoint: U0_UART/u_rx/u_stop_check/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_stop_check/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_stop_check/stop_error_reg/Q (DFFRQX2M)
                                                          1.02       1.02 r
  U0_UART/u_rx/u_stop_check/stop_error (stop_check)       0.00       1.02 r
  U0_UART/u_rx/stop_error (UART_RX)                       0.00       1.02 r
  U0_UART/stop_error (UART)                               0.00       1.02 r
  framing_error (out)                                     0.00       1.02 r
  data arrival time                                                  1.02

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.81


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_parity_check/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U48/Y (NAND4X4M)                  0.67       7.51 f
  U0_UART/u_rx/u_RX_FSM/dat_samp_en (RX_FSM)              0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/dat_samp_en (data_sampling)
                                                          0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/U21/Y (INVX2M)             0.92       8.43 r
  U0_UART/u_rx/u_data_sampling/U68/Y (NOR2X1M)            0.48       8.91 f
  U0_UART/u_rx/u_data_sampling/U13/Y (OAI211X4M)          0.37       9.28 r
  U0_UART/u_rx/u_data_sampling/U12/Y (OAI31X2M)           0.38       9.66 f
  U0_UART/u_rx/u_data_sampling/U11/Y (BUFX2M)             0.60      10.26 f
  U0_UART/u_rx/u_data_sampling/sampled_data (data_sampling)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_parity_check/sampled_bit (parity_check)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_parity_check/U3/Y (XNOR2X1M)             0.65      10.90 r
  U0_UART/u_rx/u_parity_check/U5/Y (XOR3XLM)              0.62      11.53 f
  U0_UART/u_rx/u_parity_check/U4/Y (NOR2BX2M)             0.85      12.38 r
  U0_UART/u_rx/u_parity_check/par_err_reg/D (DFFRQX1M)
                                                          0.00      12.38 r
  data arrival time                                                 12.38

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_parity_check/par_err_reg/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.47     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                      258.25


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_parity_check/parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U48/Y (NAND4X4M)                  0.67       7.51 f
  U0_UART/u_rx/u_RX_FSM/dat_samp_en (RX_FSM)              0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/dat_samp_en (data_sampling)
                                                          0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/U21/Y (INVX2M)             0.92       8.43 r
  U0_UART/u_rx/u_data_sampling/U68/Y (NOR2X1M)            0.48       8.91 f
  U0_UART/u_rx/u_data_sampling/U13/Y (OAI211X4M)          0.37       9.28 r
  U0_UART/u_rx/u_data_sampling/U12/Y (OAI31X2M)           0.38       9.66 f
  U0_UART/u_rx/u_data_sampling/U11/Y (BUFX2M)             0.60      10.26 f
  U0_UART/u_rx/u_data_sampling/sampled_data (data_sampling)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_parity_check/sampled_bit (parity_check)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_parity_check/U3/Y (XNOR2X1M)             0.65      10.90 r
  U0_UART/u_rx/u_parity_check/U5/Y (XOR3XLM)              0.62      11.53 f
  U0_UART/u_rx/u_parity_check/U4/Y (NOR2BX2M)             0.85      12.38 r
  U0_UART/u_rx/u_parity_check/parity_error_reg/D (DFFRQX2M)
                                                          0.00      12.38 r
  data arrival time                                                 12.38

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_parity_check/parity_error_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                      258.27


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U15/Y (INVX2M)              0.50       8.59 f
  U0_UART/u_rx/u_deserializer/U11/Y (NOR3X6M)             0.83       9.42 r
  U0_UART/u_rx/u_deserializer/U30/Y (NAND2X2M)            0.94      10.36 f
  U0_UART/u_rx/u_deserializer/U25/Y (OAI31X4M)            1.05      11.41 r
  U0_UART/u_rx/u_deserializer/U28/Y (OAI2B2X1M)           0.74      12.15 r
  U0_UART/u_rx/u_deserializer/data_reg[6]/D (DFFRX1M)     0.00      12.15 r
  data arrival time                                                 12.15

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/data_reg[6]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                      258.57


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U15/Y (INVX2M)              0.50       8.59 f
  U0_UART/u_rx/u_deserializer/U11/Y (NOR3X6M)             0.83       9.42 r
  U0_UART/u_rx/u_deserializer/U30/Y (NAND2X2M)            0.94      10.36 f
  U0_UART/u_rx/u_deserializer/U23/Y (OAI31X4M)            1.05      11.41 r
  U0_UART/u_rx/u_deserializer/U27/Y (OAI2B2X1M)           0.74      12.15 r
  U0_UART/u_rx/u_deserializer/data_reg[5]/D (DFFRX1M)     0.00      12.15 r
  data arrival time                                                 12.15

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/data_reg[5]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                      258.57


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U15/Y (INVX2M)              0.50       8.59 f
  U0_UART/u_rx/u_deserializer/U11/Y (NOR3X6M)             0.83       9.42 r
  U0_UART/u_rx/u_deserializer/U30/Y (NAND2X2M)            0.94      10.36 f
  U0_UART/u_rx/u_deserializer/U21/Y (OAI31X4M)            1.05      11.41 r
  U0_UART/u_rx/u_deserializer/U26/Y (OAI2B2X1M)           0.74      12.15 r
  U0_UART/u_rx/u_deserializer/data_reg[4]/D (DFFRX1M)     0.00      12.15 r
  data arrival time                                                 12.15

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/data_reg[4]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                      258.57


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U15/Y (INVX2M)              0.50       8.59 f
  U0_UART/u_rx/u_deserializer/U11/Y (NOR3X6M)             0.83       9.42 r
  U0_UART/u_rx/u_deserializer/U30/Y (NAND2X2M)            0.94      10.36 f
  U0_UART/u_rx/u_deserializer/U19/Y (OAI31X4M)            1.05      11.41 r
  U0_UART/u_rx/u_deserializer/U24/Y (OAI2B2X1M)           0.74      12.15 r
  U0_UART/u_rx/u_deserializer/data_reg[3]/D (DFFRX1M)     0.00      12.15 r
  data arrival time                                                 12.15

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/data_reg[3]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -12.15
  --------------------------------------------------------------------------
  slack (MET)                                                      258.57


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U15/Y (INVX2M)              0.50       8.59 f
  U0_UART/u_rx/u_deserializer/U11/Y (NOR3X6M)             0.83       9.42 r
  U0_UART/u_rx/u_deserializer/U31/Y (NAND3BX2M)           0.71      10.13 f
  U0_UART/u_rx/u_deserializer/U8/Y (OAI21X2M)             1.00      11.13 r
  U0_UART/u_rx/u_deserializer/U7/Y (OAI2B2X1M)            0.74      11.88 r
  U0_UART/u_rx/u_deserializer/data_reg[2]/D (DFFRX1M)     0.00      11.88 r
  data arrival time                                                 11.88

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/data_reg[2]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -11.88
  --------------------------------------------------------------------------
  slack (MET)                                                      258.85


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U15/Y (INVX2M)              0.50       8.59 f
  U0_UART/u_rx/u_deserializer/U11/Y (NOR3X6M)             0.83       9.42 r
  U0_UART/u_rx/u_deserializer/U31/Y (NAND3BX2M)           0.71      10.13 f
  U0_UART/u_rx/u_deserializer/U6/Y (OAI21X2M)             0.97      11.09 r
  U0_UART/u_rx/u_deserializer/U5/Y (OAI2B2X1M)            0.74      11.84 r
  U0_UART/u_rx/u_deserializer/data_reg[1]/D (DFFRX1M)     0.00      11.84 r
  data arrival time                                                 11.84

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/data_reg[1]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -11.84
  --------------------------------------------------------------------------
  slack (MET)                                                      258.88


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U48/Y (NAND4X4M)                  0.67       7.51 f
  U0_UART/u_rx/u_RX_FSM/dat_samp_en (RX_FSM)              0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/dat_samp_en (data_sampling)
                                                          0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/U21/Y (INVX2M)             0.92       8.43 r
  U0_UART/u_rx/u_data_sampling/U68/Y (NOR2X1M)            0.48       8.91 f
  U0_UART/u_rx/u_data_sampling/U13/Y (OAI211X4M)          0.37       9.28 r
  U0_UART/u_rx/u_data_sampling/U12/Y (OAI31X2M)           0.38       9.66 f
  U0_UART/u_rx/u_data_sampling/U11/Y (BUFX2M)             0.60      10.26 f
  U0_UART/u_rx/u_data_sampling/sampled_data (data_sampling)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_deserializer/sampled_bit (deserializer)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_deserializer/U3/Y (NAND2X4M)             0.92      11.17 r
  U0_UART/u_rx/u_deserializer/U9/Y (OAI2B2X1M)            0.60      11.78 f
  U0_UART/u_rx/u_deserializer/data_reg[7]/D (DFFRX1M)     0.00      11.78 f
  data arrival time                                                 11.78

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/data_reg[7]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -11.78
  --------------------------------------------------------------------------
  slack (MET)                                                      259.05


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U48/Y (NAND4X4M)                  0.67       7.51 f
  U0_UART/u_rx/u_RX_FSM/dat_samp_en (RX_FSM)              0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/dat_samp_en (data_sampling)
                                                          0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/U21/Y (INVX2M)             0.92       8.43 r
  U0_UART/u_rx/u_data_sampling/U68/Y (NOR2X1M)            0.48       8.91 f
  U0_UART/u_rx/u_data_sampling/U13/Y (OAI211X4M)          0.37       9.28 r
  U0_UART/u_rx/u_data_sampling/U12/Y (OAI31X2M)           0.38       9.66 f
  U0_UART/u_rx/u_data_sampling/U11/Y (BUFX2M)             0.60      10.26 f
  U0_UART/u_rx/u_data_sampling/sampled_data (data_sampling)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_deserializer/sampled_bit (deserializer)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_deserializer/U3/Y (NAND2X4M)             0.92      11.17 r
  U0_UART/u_rx/u_deserializer/U4/Y (OAI2B2X1M)            0.60      11.78 f
  U0_UART/u_rx/u_deserializer/data_reg[0]/D (DFFRX1M)     0.00      11.78 f
  data arrival time                                                 11.78

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/data_reg[0]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -11.78
  --------------------------------------------------------------------------
  slack (MET)                                                      259.05


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_stop_check/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U48/Y (NAND4X4M)                  0.67       7.51 f
  U0_UART/u_rx/u_RX_FSM/dat_samp_en (RX_FSM)              0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/dat_samp_en (data_sampling)
                                                          0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/U21/Y (INVX2M)             0.92       8.43 r
  U0_UART/u_rx/u_data_sampling/U68/Y (NOR2X1M)            0.48       8.91 f
  U0_UART/u_rx/u_data_sampling/U13/Y (OAI211X4M)          0.37       9.28 r
  U0_UART/u_rx/u_data_sampling/U12/Y (OAI31X2M)           0.38       9.66 f
  U0_UART/u_rx/u_data_sampling/U11/Y (BUFX2M)             0.60      10.26 f
  U0_UART/u_rx/u_data_sampling/sampled_data (data_sampling)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_stop_check/sampled_bit (stop_check)      0.00      10.26 f
  U0_UART/u_rx/u_stop_check/U4/Y (NOR2BX2M)               0.86      11.12 r
  U0_UART/u_rx/u_stop_check/stp_err_reg/D (DFFRQX1M)      0.00      11.12 r
  data arrival time                                                 11.12

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_stop_check/stp_err_reg/CK (DFFRQX1M)     0.00     271.10 r
  library setup time                                     -0.47     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                -11.12
  --------------------------------------------------------------------------
  slack (MET)                                                      259.51


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_stop_check/stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U48/Y (NAND4X4M)                  0.67       7.51 f
  U0_UART/u_rx/u_RX_FSM/dat_samp_en (RX_FSM)              0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/dat_samp_en (data_sampling)
                                                          0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/U21/Y (INVX2M)             0.92       8.43 r
  U0_UART/u_rx/u_data_sampling/U68/Y (NOR2X1M)            0.48       8.91 f
  U0_UART/u_rx/u_data_sampling/U13/Y (OAI211X4M)          0.37       9.28 r
  U0_UART/u_rx/u_data_sampling/U12/Y (OAI31X2M)           0.38       9.66 f
  U0_UART/u_rx/u_data_sampling/U11/Y (BUFX2M)             0.60      10.26 f
  U0_UART/u_rx/u_data_sampling/sampled_data (data_sampling)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_stop_check/sampled_bit (stop_check)      0.00      10.26 f
  U0_UART/u_rx/u_stop_check/U4/Y (NOR2BX2M)               0.86      11.12 r
  U0_UART/u_rx/u_stop_check/stop_error_reg/D (DFFRQX2M)
                                                          0.00      11.12 r
  data arrival time                                                 11.12

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_stop_check/stop_error_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -11.12
  --------------------------------------------------------------------------
  slack (MET)                                                      259.53


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_strt_check/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U48/Y (NAND4X4M)                  0.67       7.51 f
  U0_UART/u_rx/u_RX_FSM/dat_samp_en (RX_FSM)              0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/dat_samp_en (data_sampling)
                                                          0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/U21/Y (INVX2M)             0.92       8.43 r
  U0_UART/u_rx/u_data_sampling/U68/Y (NOR2X1M)            0.48       8.91 f
  U0_UART/u_rx/u_data_sampling/U13/Y (OAI211X4M)          0.37       9.28 r
  U0_UART/u_rx/u_data_sampling/U12/Y (OAI31X2M)           0.38       9.66 f
  U0_UART/u_rx/u_data_sampling/U11/Y (BUFX2M)             0.60      10.26 f
  U0_UART/u_rx/u_data_sampling/sampled_data (data_sampling)
                                                          0.00      10.26 f
  U0_UART/u_rx/u_strt_check/sampled_bit (strt_check)      0.00      10.26 f
  U0_UART/u_rx/u_strt_check/U3/Y (AND2X1M)                0.52      10.77 f
  U0_UART/u_rx/u_strt_check/strt_glitch_reg/D (DFFRQX1M)
                                                          0.00      10.77 f
  data arrival time                                                 10.77

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                      260.15


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U20/Y (NAND4BX1M)           0.84       8.93 f
  U0_UART/u_rx/u_deserializer/U18/Y (BUFX10M)             0.61       9.53 f
  U0_UART/u_rx/u_deserializer/U36/Y (OAI2BB2X1M)          0.72      10.25 r
  U0_UART/u_rx/u_deserializer/p_data_reg[4]/D (DFFRQX2M)
                                                          0.00      10.25 r
  data arrival time                                                 10.25

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U20/Y (NAND4BX1M)           0.84       8.93 f
  U0_UART/u_rx/u_deserializer/U18/Y (BUFX10M)             0.61       9.53 f
  U0_UART/u_rx/u_deserializer/U37/Y (OAI2BB2X1M)          0.72      10.25 r
  U0_UART/u_rx/u_deserializer/p_data_reg[5]/D (DFFRQX2M)
                                                          0.00      10.25 r
  data arrival time                                                 10.25

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U20/Y (NAND4BX1M)           0.84       8.93 f
  U0_UART/u_rx/u_deserializer/U18/Y (BUFX10M)             0.61       9.53 f
  U0_UART/u_rx/u_deserializer/U33/Y (OAI2BB2X1M)          0.72      10.25 r
  U0_UART/u_rx/u_deserializer/p_data_reg[1]/D (DFFRQX2M)
                                                          0.00      10.25 r
  data arrival time                                                 10.25

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U20/Y (NAND4BX1M)           0.84       8.93 f
  U0_UART/u_rx/u_deserializer/U18/Y (BUFX10M)             0.61       9.53 f
  U0_UART/u_rx/u_deserializer/U32/Y (OAI2BB2X1M)          0.72      10.25 r
  U0_UART/u_rx/u_deserializer/p_data_reg[0]/D (DFFRQX2M)
                                                          0.00      10.25 r
  data arrival time                                                 10.25

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U20/Y (NAND4BX1M)           0.84       8.93 f
  U0_UART/u_rx/u_deserializer/U18/Y (BUFX10M)             0.61       9.53 f
  U0_UART/u_rx/u_deserializer/U39/Y (OAI2BB2X1M)          0.72      10.25 r
  U0_UART/u_rx/u_deserializer/p_data_reg[7]/D (DFFRQX2M)
                                                          0.00      10.25 r
  data arrival time                                                 10.25

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U20/Y (NAND4BX1M)           0.84       8.93 f
  U0_UART/u_rx/u_deserializer/U18/Y (BUFX10M)             0.61       9.53 f
  U0_UART/u_rx/u_deserializer/U35/Y (OAI2BB2X1M)          0.72      10.25 r
  U0_UART/u_rx/u_deserializer/p_data_reg[3]/D (DFFRQX2M)
                                                          0.00      10.25 r
  data arrival time                                                 10.25

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U20/Y (NAND4BX1M)           0.84       8.93 f
  U0_UART/u_rx/u_deserializer/U18/Y (BUFX10M)             0.61       9.53 f
  U0_UART/u_rx/u_deserializer/U38/Y (OAI2BB2X1M)          0.72      10.25 r
  U0_UART/u_rx/u_deserializer/p_data_reg[6]/D (DFFRQX2M)
                                                          0.00      10.25 r
  data arrival time                                                 10.25

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (INVX6M)          0.83       1.95 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[1] (edge_bit_counter)
                                                          0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[1] (RX_FSM)              0.00       1.95 r
  U0_UART/u_rx/u_RX_FSM/U60/Y (INVX2M)                    0.47       2.42 f
  U0_UART/u_rx/u_RX_FSM/U85/Y (AOI2BB1X1M)                0.52       2.94 f
  U0_UART/u_rx/u_RX_FSM/U15/Y (AOI222X2M)                 0.92       3.86 r
  U0_UART/u_rx/u_RX_FSM/U9/Y (AOI221X2M)                  0.36       4.22 f
  U0_UART/u_rx/u_RX_FSM/U17/Y (AOI221X2M)                 0.84       5.06 r
  U0_UART/u_rx/u_RX_FSM/U86/Y (OAI2BB2X1M)                0.60       5.65 f
  U0_UART/u_rx/u_RX_FSM/U16/Y (OAI21X2M)                  0.56       6.22 r
  U0_UART/u_rx/u_RX_FSM/U36/Y (CLKINVX2M)                 0.98       7.20 f
  U0_UART/u_rx/u_RX_FSM/U33/Y (NOR2X4M)                   0.89       8.09 r
  U0_UART/u_rx/u_RX_FSM/deser_en (RX_FSM)                 0.00       8.09 r
  U0_UART/u_rx/u_deserializer/deser_en (deserializer)     0.00       8.09 r
  U0_UART/u_rx/u_deserializer/U20/Y (NAND4BX1M)           0.84       8.93 f
  U0_UART/u_rx/u_deserializer/U18/Y (BUFX10M)             0.61       9.53 f
  U0_UART/u_rx/u_deserializer/U34/Y (OAI2BB2X1M)          0.72      10.25 r
  U0_UART/u_rx/u_deserializer/p_data_reg[2]/D (DFFRQX2M)
                                                          0.00      10.25 r
  data arrival time                                                 10.25

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_data_sampling/sampled_reg_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U48/Y (NAND4X4M)                  0.67       7.51 f
  U0_UART/u_rx/u_RX_FSM/dat_samp_en (RX_FSM)              0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/dat_samp_en (data_sampling)
                                                          0.00       7.51 f
  U0_UART/u_rx/u_data_sampling/U21/Y (INVX2M)             0.92       8.43 r
  U0_UART/u_rx/u_data_sampling/U68/Y (NOR2X1M)            0.48       8.91 f
  U0_UART/u_rx/u_data_sampling/U13/Y (OAI211X4M)          0.37       9.28 r
  U0_UART/u_rx/u_data_sampling/U67/Y (OAI21X1M)           0.51       9.79 f
  U0_UART/u_rx/u_data_sampling/sampled_reg_reg/D (DFFSX1M)
                                                          0.00       9.79 f
  data arrival time                                                  9.79

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (DFFSX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.19     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -9.79
  --------------------------------------------------------------------------
  slack (MET)                                                      261.12


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U59/Y (NOR3X6M)                   0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U62/Y (NAND3BX2M)                 0.72       7.55 f
  U0_UART/u_rx/u_RX_FSM/U30/Y (NOR2X2M)                   0.95       8.50 r
  U0_UART/u_rx/u_RX_FSM/U66/Y (AO21XLM)                   0.68       9.18 r
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/D (DFFRQX4M)
                                                          0.00       9.18 r
  data arrival time                                                  9.18

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                      261.52


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U59/Y (NOR3X6M)                   0.94       6.83 r
  U0_UART/u_rx/u_RX_FSM/U62/Y (NAND3BX2M)                 0.72       7.55 f
  U0_UART/u_rx/u_RX_FSM/U30/Y (NOR2X2M)                   0.95       8.50 r
  U0_UART/u_rx/u_RX_FSM/U38/Y (OAI211X2M)                 0.44       8.95 f
  U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       8.95 f
  data arrival time                                                  8.95

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -8.95
  --------------------------------------------------------------------------
  slack (MET)                                                      261.91


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.76       1.75 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       1.75 r
  U0_UART/u_rx/u_RX_FSM/U22/Y (NOR2BX2M)                  0.47       2.22 f
  U0_UART/u_rx/u_RX_FSM/U77/Y (OAI2B2X1M)                 0.77       3.00 r
  U0_UART/u_rx/u_RX_FSM/U80/Y (NAND4BX1M)                 0.91       3.91 f
  U0_UART/u_rx/u_RX_FSM/U10/Y (NOR4X4M)                   0.94       4.85 r
  U0_UART/u_rx/u_RX_FSM/U19/Y (CLKINVX3M)                 1.05       5.89 f
  U0_UART/u_rx/u_RX_FSM/U18/Y (NOR3X2M)                   0.90       6.80 r
  U0_UART/u_rx/u_RX_FSM/data_valid_reg/D (DFFRQX1M)       0.00       6.80 r
  data arrival time                                                  6.80

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (DFFRQX1M)      0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      263.85


  Startpoint: U0_UART/u_tx/u_mux/tx_out_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_mux/tx_out_reg/CK (DFFRX1M)              0.00       0.00 r
  U0_UART/u_tx/u_mux/tx_out_reg/QN (DFFRX1M)              0.52       0.52 f
  U0_UART/u_tx/u_mux/U3/Y (INVX2M)                        0.78       1.29 r
  U0_UART/u_tx/u_mux/tx_out (mux)                         0.00       1.29 r
  U0_UART/u_tx/tx_out (UART_TX)                           0.00       1.29 r
  U0_UART/tx_out_s (UART)                                 0.00       1.29 r
  UART_TX_O (out)                                         0.00       1.29 r
  data arrival time                                                  1.29

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                     6943.70


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U11/Y (XNOR2X2M)                 0.40       1.29 f
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.55       1.84 r
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.28       2.12 f
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.12 f
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.12 f
  U4/Y (INVX2M)                                           0.59       2.71 r
  U0_UART/tx_in_v (UART)                                  0.00       2.71 r
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       2.71 r
  U0_UART/u_tx/u_serializer/data_valid (serializer)       0.00       2.71 r
  U0_UART/u_tx/u_serializer/U9/Y (NOR2BX2M)               0.54       3.25 r
  U0_UART/u_tx/u_serializer/U8/Y (CLKBUFX6M)              0.94       4.19 r
  U0_UART/u_tx/u_serializer/U20/Y (NOR2X12M)              0.42       4.60 f
  U0_UART/u_tx/u_serializer/U6/Y (NOR2X8M)                0.88       5.48 r
  U0_UART/u_tx/u_serializer/U25/Y (AO22X1M)               0.50       5.98 r
  U0_UART/u_tx/u_serializer/data_reg_reg[7]/D (DFFRQX1M)
                                                          0.00       5.98 r
  data arrival time                                                  5.98

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -5.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.94


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_serializer/data_valid (serializer)       0.00       3.04 f
  U0_UART/u_tx/u_serializer/U9/Y (NOR2BX2M)               0.34       3.38 f
  U0_UART/u_tx/u_serializer/U8/Y (CLKBUFX6M)              0.83       4.21 f
  U0_UART/u_tx/u_serializer/U20/Y (NOR2X12M)              0.82       5.03 r
  U0_UART/u_tx/u_serializer/U24/Y (AOI22X1M)              0.51       5.54 f
  U0_UART/u_tx/u_serializer/U23/Y (OAI2BB1X2M)            0.40       5.94 r
  U0_UART/u_tx/u_serializer/data_reg_reg[6]/D (DFFRQX1M)
                                                          0.00       5.94 r
  data arrival time                                                  5.94

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.99


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_serializer/data_valid (serializer)       0.00       3.04 f
  U0_UART/u_tx/u_serializer/U9/Y (NOR2BX2M)               0.34       3.38 f
  U0_UART/u_tx/u_serializer/U8/Y (CLKBUFX6M)              0.83       4.21 f
  U0_UART/u_tx/u_serializer/U20/Y (NOR2X12M)              0.82       5.03 r
  U0_UART/u_tx/u_serializer/U22/Y (AOI22X1M)              0.51       5.54 f
  U0_UART/u_tx/u_serializer/U21/Y (OAI2BB1X2M)            0.40       5.94 r
  U0_UART/u_tx/u_serializer/data_reg_reg[5]/D (DFFRQX1M)
                                                          0.00       5.94 r
  data arrival time                                                  5.94

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.99


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_serializer/data_valid (serializer)       0.00       3.04 f
  U0_UART/u_tx/u_serializer/U9/Y (NOR2BX2M)               0.34       3.38 f
  U0_UART/u_tx/u_serializer/U8/Y (CLKBUFX6M)              0.83       4.21 f
  U0_UART/u_tx/u_serializer/U20/Y (NOR2X12M)              0.82       5.03 r
  U0_UART/u_tx/u_serializer/U19/Y (AOI22X1M)              0.51       5.54 f
  U0_UART/u_tx/u_serializer/U18/Y (OAI2BB1X2M)            0.40       5.94 r
  U0_UART/u_tx/u_serializer/data_reg_reg[4]/D (DFFRQX1M)
                                                          0.00       5.94 r
  data arrival time                                                  5.94

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.99


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_serializer/data_valid (serializer)       0.00       3.04 f
  U0_UART/u_tx/u_serializer/U9/Y (NOR2BX2M)               0.34       3.38 f
  U0_UART/u_tx/u_serializer/U8/Y (CLKBUFX6M)              0.83       4.21 f
  U0_UART/u_tx/u_serializer/U20/Y (NOR2X12M)              0.82       5.03 r
  U0_UART/u_tx/u_serializer/U17/Y (AOI22X1M)              0.51       5.54 f
  U0_UART/u_tx/u_serializer/U16/Y (OAI2BB1X2M)            0.40       5.94 r
  U0_UART/u_tx/u_serializer/data_reg_reg[3]/D (DFFRQX1M)
                                                          0.00       5.94 r
  data arrival time                                                  5.94

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.99


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_serializer/data_valid (serializer)       0.00       3.04 f
  U0_UART/u_tx/u_serializer/U9/Y (NOR2BX2M)               0.34       3.38 f
  U0_UART/u_tx/u_serializer/U8/Y (CLKBUFX6M)              0.83       4.21 f
  U0_UART/u_tx/u_serializer/U20/Y (NOR2X12M)              0.82       5.03 r
  U0_UART/u_tx/u_serializer/U15/Y (AOI22X1M)              0.51       5.54 f
  U0_UART/u_tx/u_serializer/U14/Y (OAI2BB1X2M)            0.40       5.94 r
  U0_UART/u_tx/u_serializer/data_reg_reg[2]/D (DFFRQX1M)
                                                          0.00       5.94 r
  data arrival time                                                  5.94

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.99


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_serializer/data_valid (serializer)       0.00       3.04 f
  U0_UART/u_tx/u_serializer/U9/Y (NOR2BX2M)               0.34       3.38 f
  U0_UART/u_tx/u_serializer/U8/Y (CLKBUFX6M)              0.83       4.21 f
  U0_UART/u_tx/u_serializer/U20/Y (NOR2X12M)              0.82       5.03 r
  U0_UART/u_tx/u_serializer/U13/Y (AOI22X1M)              0.51       5.54 f
  U0_UART/u_tx/u_serializer/U12/Y (OAI2BB1X2M)            0.40       5.94 r
  U0_UART/u_tx/u_serializer/data_reg_reg[1]/D (DFFRQX1M)
                                                          0.00       5.94 r
  data arrival time                                                  5.94

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.99


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_serializer/data_valid (serializer)       0.00       3.04 f
  U0_UART/u_tx/u_serializer/U9/Y (NOR2BX2M)               0.34       3.38 f
  U0_UART/u_tx/u_serializer/U8/Y (CLKBUFX6M)              0.83       4.21 f
  U0_UART/u_tx/u_serializer/U20/Y (NOR2X12M)              0.82       5.03 r
  U0_UART/u_tx/u_serializer/U11/Y (AOI22X1M)              0.51       5.54 f
  U0_UART/u_tx/u_serializer/U10/Y (OAI2BB1X2M)            0.40       5.94 r
  U0_UART/u_tx/u_serializer/data_reg_reg[0]/D (DFFRQX1M)
                                                          0.00       5.94 r
  data arrival time                                                  5.94

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.99


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/data_valid (parity_calc)     0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/U5/Y (NOR2BX2M)              0.34       3.38 f
  U0_UART/u_tx/u_parity_calc/U4/Y (CLKBUFX8M)             0.89       4.28 f
  U0_UART/u_tx/u_parity_calc/U11/Y (AO2B2X2M)             0.69       4.96 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/D (DFFRQX1M)
                                                          0.00       4.96 r
  data arrival time                                                  4.96

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/data_valid (parity_calc)     0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/U5/Y (NOR2BX2M)              0.34       3.38 f
  U0_UART/u_tx/u_parity_calc/U4/Y (CLKBUFX8M)             0.89       4.28 f
  U0_UART/u_tx/u_parity_calc/U7/Y (AO2B2X2M)              0.69       4.96 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/D (DFFRQX1M)
                                                          0.00       4.96 r
  data arrival time                                                  4.96

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/data_valid (parity_calc)     0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/U5/Y (NOR2BX2M)              0.34       3.38 f
  U0_UART/u_tx/u_parity_calc/U4/Y (CLKBUFX8M)             0.89       4.28 f
  U0_UART/u_tx/u_parity_calc/U10/Y (AO2B2X2M)             0.69       4.96 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/D (DFFRQX1M)
                                                          0.00       4.96 r
  data arrival time                                                  4.96

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/data_valid (parity_calc)     0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/U5/Y (NOR2BX2M)              0.34       3.38 f
  U0_UART/u_tx/u_parity_calc/U4/Y (CLKBUFX8M)             0.89       4.28 f
  U0_UART/u_tx/u_parity_calc/U6/Y (AO2B2X2M)              0.69       4.96 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/D (DFFRQX1M)
                                                          0.00       4.96 r
  data arrival time                                                  4.96

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/data_valid (parity_calc)     0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/U5/Y (NOR2BX2M)              0.34       3.38 f
  U0_UART/u_tx/u_parity_calc/U4/Y (CLKBUFX8M)             0.89       4.28 f
  U0_UART/u_tx/u_parity_calc/U8/Y (AO2B2X2M)              0.69       4.96 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/D (DFFRQX1M)
                                                          0.00       4.96 r
  data arrival time                                                  4.96

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/data_valid (parity_calc)     0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/U5/Y (NOR2BX2M)              0.34       3.38 f
  U0_UART/u_tx/u_parity_calc/U4/Y (CLKBUFX8M)             0.89       4.28 f
  U0_UART/u_tx/u_parity_calc/U13/Y (AO2B2X2M)             0.69       4.96 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/D (DFFRQX1M)
                                                          0.00       4.96 r
  data arrival time                                                  4.96

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/data_valid (parity_calc)     0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/U5/Y (NOR2BX2M)              0.34       3.38 f
  U0_UART/u_tx/u_parity_calc/U4/Y (CLKBUFX8M)             0.89       4.28 f
  U0_UART/u_tx/u_parity_calc/U9/Y (AO2B2X2M)              0.69       4.96 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/D (DFFRQX1M)
                                                          0.00       4.96 r
  data arrival time                                                  4.96

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U5/Y (INVX2M)                    0.46       2.64 r
  U0_UART_FIFO/u_FIFO_RD/empty (FIFO_RD_WIDTH3)           0.00       2.64 r
  U0_UART_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       2.64 r
  U4/Y (INVX2M)                                           0.40       3.04 f
  U0_UART/tx_in_v (UART)                                  0.00       3.04 f
  U0_UART/u_tx/data_valid (UART_TX)                       0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/data_valid (parity_calc)     0.00       3.04 f
  U0_UART/u_tx/u_parity_calc/U5/Y (NOR2BX2M)              0.34       3.38 f
  U0_UART/u_tx/u_parity_calc/U4/Y (CLKBUFX8M)             0.89       4.28 f
  U0_UART/u_tx/u_parity_calc/U12/Y (AO2B2X2M)             0.69       4.96 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/D (DFFRQX1M)
                                                          0.00       4.96 r
  data arrival time                                                  4.96

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U17/Y (NAND2X2M)                 0.71       2.89 r
  U0_UART_FIFO/u_FIFO_RD/U14/Y (NOR2BX4M)                 0.34       3.23 f
  U0_UART_FIFO/u_FIFO_RD/U19/Y (AND2X2M)                  0.34       3.58 f
  U0_UART_FIFO/u_FIFO_RD/U18/Y (CLKXOR2X2M)               0.75       4.33 f
  U0_UART_FIFO/u_FIFO_RD/U6/Y (CLKXOR2X2M)                0.58       4.92 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/D (DFFRQX1M)       0.00       4.92 r
  data arrival time                                                  4.92

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.02


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U17/Y (NAND2X2M)                 0.71       2.89 r
  U0_UART_FIFO/u_FIFO_RD/U14/Y (NOR2BX4M)                 0.34       3.23 f
  U0_UART_FIFO/u_FIFO_RD/U19/Y (AND2X2M)                  0.34       3.58 f
  U0_UART_FIFO/u_FIFO_RD/U18/Y (CLKXOR2X2M)               0.75       4.33 f
  U0_UART_FIFO/u_FIFO_RD/U7/Y (CLKXOR2X2M)                0.52       4.85 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/D (DFFRQX1M)       0.00       4.85 r
  data arrival time                                                  4.85

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.09


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/QN (DFFRX1M)
                                                          0.56       0.56 r
  U0_UART/u_tx/u_TX_FSM/U4/Y (INVXLM)                     0.43       0.99 f
  U0_UART/u_tx/u_TX_FSM/U5/Y (INVX2M)                     0.84       1.83 r
  U0_UART/u_tx/u_TX_FSM/U3/Y (NAND2X2M)                   0.90       2.73 f
  U0_UART/u_tx/u_TX_FSM/U11/Y (INVX2M)                    0.84       3.57 r
  U0_UART/u_tx/u_TX_FSM/U20/Y (AOI32X1M)                  0.70       4.27 f
  U0_UART/u_tx/u_TX_FSM/U19/Y (INVX2M)                    0.41       4.68 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/D (DFFRQX1M)
                                                          0.00       4.68 r
  data arrival time                                                  4.68

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.25


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U17/Y (NAND2X2M)                 0.71       2.89 r
  U0_UART_FIFO/u_FIFO_RD/U14/Y (NOR2BX4M)                 0.34       3.23 f
  U0_UART_FIFO/u_FIFO_RD/U20/Y (CLKXOR2X2M)               0.85       4.08 f
  U0_UART_FIFO/u_FIFO_RD/U8/Y (CLKXOR2X2M)                0.51       4.59 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/D (DFFRQX1M)       0.00       4.59 r
  data arrival time                                                  4.59

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.34


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U17/Y (NAND2X2M)                 0.71       2.89 r
  U0_UART_FIFO/u_FIFO_RD/U14/Y (NOR2BX4M)                 0.34       3.23 f
  U0_UART_FIFO/u_FIFO_RD/U16/Y (AND3X2M)                  0.38       3.61 f
  U0_UART_FIFO/u_FIFO_RD/U15/Y (CLKXOR2X2M)               0.72       4.33 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/D (DFFRQX1M)       0.00       4.33 r
  data arrival time                                                  4.33

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                                     -0.43    8680.87
  data required time                                              8680.87
  --------------------------------------------------------------------------
  data required time                                              8680.87
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.54


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U17/Y (NAND2X2M)                 0.71       2.89 r
  U0_UART_FIFO/u_FIFO_RD/U14/Y (NOR2BX4M)                 0.34       3.23 f
  U0_UART_FIFO/u_FIFO_RD/U16/Y (AND3X2M)                  0.38       3.61 f
  U0_UART_FIFO/u_FIFO_RD/U15/Y (CLKXOR2X2M)               0.72       4.33 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/D (DFFRQX1M)       0.00       4.33 r
  data arrival time                                                  4.33

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                                     -0.43    8680.87
  data required time                                              8680.87
  --------------------------------------------------------------------------
  data required time                                              8680.87
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.54


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_mux/tx_out_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/QN (DFFRX1M)
                                                          0.56       0.56 r
  U0_UART/u_tx/u_TX_FSM/U4/Y (INVXLM)                     0.43       0.99 f
  U0_UART/u_tx/u_TX_FSM/U5/Y (INVX2M)                     0.84       1.83 r
  U0_UART/u_tx/u_TX_FSM/U3/Y (NAND2X2M)                   0.90       2.73 f
  U0_UART/u_tx/u_TX_FSM/U11/Y (INVX2M)                    0.84       3.57 r
  U0_UART/u_tx/u_TX_FSM/mux_sel[1] (TX_FSM)               0.00       3.57 r
  U0_UART/u_tx/u_mux/mux_sel[1] (mux)                     0.00       3.57 r
  U0_UART/u_tx/u_mux/U6/Y (NAND3X2M)                      0.46       4.03 f
  U0_UART/u_tx/u_mux/U4/Y (OAI21X2M)                      0.34       4.37 r
  U0_UART/u_tx/u_mux/tx_out_reg/D (DFFRX1M)               0.00       4.37 r
  data arrival time                                                  4.37

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_mux/tx_out_reg/CK (DFFRX1M)              0.00    8681.30 r
  library setup time                                     -0.33    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.60


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U17/Y (NAND2X2M)                 0.71       2.89 r
  U0_UART_FIFO/u_FIFO_RD/U14/Y (NOR2BX4M)                 0.34       3.23 f
  U0_UART_FIFO/u_FIFO_RD/U19/Y (AND2X2M)                  0.34       3.58 f
  U0_UART_FIFO/u_FIFO_RD/U18/Y (CLKXOR2X2M)               0.75       4.33 f
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/D (DFFRHQX8M)      0.00       4.33 f
  data arrival time                                                  4.33

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (DFFRHQX8M)     0.00    8681.30 r
  library setup time                                     -0.32    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.64


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/Q (DFFRQX1M)
                                                          0.90       0.90 r
  U0_UART/u_tx/u_TX_FSM/U6/Y (INVX2M)                     0.63       1.54 f
  U0_UART/u_tx/u_TX_FSM/U13/Y (NOR4X2M)                   0.66       2.20 r
  U0_UART/u_tx/u_TX_FSM/ser_en (TX_FSM)                   0.00       2.20 r
  U0_UART/u_tx/u_serializer/ser_en (serializer)           0.00       2.20 r
  U0_UART/u_tx/u_serializer/U7/Y (INVX2M)                 0.65       2.85 f
  U0_UART/u_tx/u_serializer/U27/Y (NOR2X2M)               0.89       3.74 r
  U0_UART/u_tx/u_serializer/U28/Y (OAI2BB2X1M)            0.48       4.22 r
  U0_UART/u_tx/u_serializer/count_reg[2]/D (DFFRX4M)      0.00       4.22 r
  data arrival time                                                  4.22

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/count_reg[2]/CK (DFFRX4M)     0.00    8681.30 r
  library setup time                                     -0.35    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.72


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U17/Y (NAND2X2M)                 0.71       2.89 r
  U0_UART_FIFO/u_FIFO_RD/U14/Y (NOR2BX4M)                 0.34       3.23 f
  U0_UART_FIFO/u_FIFO_RD/U20/Y (CLKXOR2X2M)               0.83       4.06 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/D (DFFRX4M)        0.00       4.06 r
  data arrival time                                                  4.06

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (DFFRX4M)       0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.89


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/Q (DFFRQX1M)
                                                          0.88       0.88 r
  U0_UART/u_tx/u_parity_calc/U20/Y (CLKXOR2X2M)           0.62       1.51 f
  U0_UART/u_tx/u_parity_calc/U19/Y (XOR3XLM)              0.72       2.22 r
  U0_UART/u_tx/u_parity_calc/U17/Y (XOR3XLM)              0.84       3.06 f
  U0_UART/u_tx/u_parity_calc/U15/Y (OAI2BB2X1M)           0.74       3.80 r
  U0_UART/u_tx/u_parity_calc/par_bit_reg/D (DFFRQX1M)     0.00       3.80 r
  data arrival time                                                  3.80

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.44    8680.85
  data required time                                              8680.85
  --------------------------------------------------------------------------
  data required time                                              8680.85
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.05


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/Q (DFFRQX1M)
                                                          0.90       0.90 r
  U0_UART/u_tx/u_TX_FSM/U6/Y (INVX2M)                     0.63       1.54 f
  U0_UART/u_tx/u_TX_FSM/U13/Y (NOR4X2M)                   0.66       2.20 r
  U0_UART/u_tx/u_TX_FSM/ser_en (TX_FSM)                   0.00       2.20 r
  U0_UART/u_tx/u_serializer/ser_en (serializer)           0.00       2.20 r
  U0_UART/u_tx/u_serializer/U7/Y (INVX2M)                 0.65       2.85 f
  U0_UART/u_tx/u_serializer/U27/Y (NOR2X2M)               0.89       3.74 r
  U0_UART/u_tx/u_serializer/count_reg[0]/D (DFFRX4M)      0.00       3.74 r
  data arrival time                                                  3.74

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/count_reg[0]/CK (DFFRX4M)     0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.18


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/QN (DFFRX1M)
                                                          0.56       0.56 r
  U0_UART/u_tx/u_TX_FSM/U4/Y (INVXLM)                     0.43       0.99 f
  U0_UART/u_tx/u_TX_FSM/U5/Y (INVX2M)                     0.84       1.83 r
  U0_UART/u_tx/u_TX_FSM/U3/Y (NAND2X2M)                   0.90       2.73 f
  U0_UART/u_tx/u_TX_FSM/U16/Y (OAI31X2M)                  0.93       3.65 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/D (DFFRX4M)
                                                          0.00       3.65 r
  data arrival time                                                  3.65

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.28


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/QN (DFFRX1M)
                                                          0.56       0.56 r
  U0_UART/u_tx/u_TX_FSM/U4/Y (INVXLM)                     0.43       0.99 f
  U0_UART/u_tx/u_TX_FSM/U5/Y (INVX2M)                     0.84       1.83 r
  U0_UART/u_tx/u_TX_FSM/U3/Y (NAND2X2M)                   0.90       2.73 f
  U0_UART/u_tx/u_TX_FSM/U18/Y (AOI21X2M)                  0.70       3.42 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/D (DFFRX1M)
                                                          0.00       3.42 r
  data arrival time                                                  3.42

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.33    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.54


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)       0.89       0.89 r
  U0_UART_FIFO/u_FIFO_RD/U9/Y (XNOR2X2M)                  0.51       1.40 r
  U0_UART_FIFO/u_FIFO_RD/U10/Y (NAND4X2M)                 0.78       2.18 f
  U0_UART_FIFO/u_FIFO_RD/U17/Y (NAND2X2M)                 0.71       2.89 r
  U0_UART_FIFO/u_FIFO_RD/U21/Y (XNOR2X4M)                 0.50       3.39 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/D (DFFRX4M)        0.00       3.39 r
  data arrival time                                                  3.39

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (DFFRX4M)       0.00    8681.30 r
  library setup time                                     -0.33    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.57


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/Q (DFFRQX1M)
                                                          0.90       0.90 r
  U0_UART/u_tx/u_TX_FSM/U6/Y (INVX2M)                     0.63       1.54 f
  U0_UART/u_tx/u_TX_FSM/U13/Y (NOR4X2M)                   0.66       2.20 r
  U0_UART/u_tx/u_TX_FSM/ser_en (TX_FSM)                   0.00       2.20 r
  U0_UART/u_tx/u_serializer/ser_en (serializer)           0.00       2.20 r
  U0_UART/u_tx/u_serializer/U7/Y (INVX2M)                 0.65       2.85 f
  U0_UART/u_tx/u_serializer/U29/Y (NOR2X2M)               0.54       3.38 r
  U0_UART/u_tx/u_serializer/count_reg[1]/D (DFFRX1M)      0.00       3.38 r
  data arrival time                                                  3.38

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_serializer/count_reg[1]/CK (DFFRX1M)     0.00    8681.30 r
  library setup time                                     -0.32    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.59


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_TX_FSM/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/QN (DFFRX1M)
                                                          0.56       0.56 r
  U0_UART/u_tx/u_TX_FSM/U4/Y (INVXLM)                     0.43       0.99 f
  U0_UART/u_tx/u_TX_FSM/U5/Y (INVX2M)                     0.84       1.83 r
  U0_UART/u_tx/u_TX_FSM/U3/Y (NAND2X2M)                   0.90       2.73 f
  U0_UART/u_tx/u_TX_FSM/U8/Y (OAI211X2M)                  0.52       3.25 r
  U0_UART/u_tx/u_TX_FSM/busy_reg/D (DFFRX4M)              0.00       3.25 r
  data arrival time                                                  3.25

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/u_tx/u_TX_FSM/busy_reg/CK (DFFRX4M)             0.00    8681.30 r
  library setup time                                     -0.33    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.72


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)                  0.88       0.88 r
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)                 0.00    8681.30 r
  library setup time                                     -0.43    8680.87
  data required time                                              8680.87
  --------------------------------------------------------------------------
  data required time                                              8680.87
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.00


  Startpoint: U0_UART/u_tx/u_TX_FSM/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/busy_reg/CK (DFFRX4M)             0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/busy_reg/Q (DFFRX4M)              0.85       0.85 r
  U0_UART/u_tx/u_TX_FSM/busy (TX_FSM)                     0.00       0.85 r
  U0_UART/u_tx/busy (UART_TX)                             0.00       0.85 r
  U0_UART/busy (UART)                                     0.00       0.85 r
  U0_PULSE_GEN/in_sig (PULSE_GEN)                         0.00       0.85 r
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)                  0.00       0.85 r
  data arrival time                                                  0.85

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.07


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/D (DFFRQX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/D (DFFRQX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/D (DFFRQX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/D (DFFRQX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


1
