<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1312" content="Analyzing design file &apos;lstm_n5_16s_16b.c&apos; ... " tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1465" content="Validating synthesis directives ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="473" content="Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 101.980 ; gain = 46.086" tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="473" content="Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.020 ; gain = 46.125" tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1467" content="Starting code transformations ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="473" content="Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.773 ; gain = 48.879" tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1472" content="Checking synthesizability ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="473" content="Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 105.000 ; gain = 49.105" tag=""/>
	<Message prefix="[XFORM 203-401]" severity="info" keynum="809" content="Performing if-conversion on hyperblock from (lstm_n5_16s_16b.c:311:30) to (lstm_n5_16s_16b.c:311:24) in function &apos;lstm_n5_16s_16b&apos;... converting 17 basic blocks." tag=""/>
	<Message prefix="[XFORM 203-401]" severity="info" keynum="809" content="Performing if-conversion on hyperblock from (lstm_n5_16s_16b.c:358:30) to (lstm_n5_16s_16b.c:358:24) in function &apos;lstm_n5_16s_16b&apos;... converting 6 basic blocks." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="473" content="Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 127.129 ; gain = 71.234" tag=""/>
	<Message prefix="[XFORM 203-541]" severity="info" keynum="789" content="Flattening a loop nest &apos;Loop-6&apos; (lstm_n5_16s_16b.c:301:10) in function &apos;lstm_n5_16s_16b&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="473" content="Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 127.129 ; gain = 71.234" tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1317" content="Starting hardware synthesis ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1385" content="Synthesizing &apos;lstm_n5_16s_16b&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1477" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-42]" severity="info" keynum="HLS_42_1438" content="-- Implementing module &apos;lstm_n5_16s_16b&apos; " tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1478" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="info" keynum="139" content="Starting scheduling ..." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="107" content="Pipelining loop &apos;Loop 5&apos;." tag=""/>
	<Message prefix="[SCHED 204-69]" severity="warn" keynum="104" content="Unable to schedule &apos;load&apos; operation (&apos;weight_load_1&apos;, lstm_n5_16s_16b.c:296) on array &apos;weight&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weight&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="110" content="Pipelining result : Target II = 1, Final II = 4, Depth = 5." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="107" content="Pipelining loop &apos;Loop 6&apos;." tag=""/>
	<Message prefix="[SCHED 204-68]" severity="warn" keynum="98" content="Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between &apos;store&apos; operation (lstm_n5_16s_16b.c:305) of variable &apos;tmp_59&apos;, lstm_n5_16s_16b.c:305 on array &apos;f_state&apos;, lstm_n5_16s_16b.c:280 and &apos;load&apos; operation (&apos;f_state_load&apos;, lstm_n5_16s_16b.c:305) on array &apos;f_state&apos;, lstm_n5_16s_16b.c:280." tag=""/>
	<Message prefix="[SCHED 204-69]" severity="warn" keynum="104" content="Unable to schedule &apos;load&apos; operation (&apos;weight_load_7&apos;, lstm_n5_16s_16b.c:306) on array &apos;weight&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weight&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="110" content="Pipelining result : Target II = 1, Final II = 4, Depth = 5." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="107" content="Pipelining loop &apos;Loop 7&apos;." tag=""/>
	<Message prefix="[SCHED 204-69]" severity="warn" keynum="104" content="Unable to schedule &apos;load&apos; operation (&apos;weight_load_10&apos;, lstm_n5_16s_16b.c:324) on array &apos;weight&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weight&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="110" content="Pipelining result : Target II = 1, Final II = 4, Depth = 7." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="107" content="Pipelining loop &apos;Loop 8&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="107" content="Pipelining loop &apos;Loop 9&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="info" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." tag=""/>
	<Message prefix="[SCHED 204-11]" severity="info" keynum="138" content="Finished scheduling." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="474" content=" Elapsed time: 17.169 seconds; current allocated memory: 78.654 MB." tag=""/>
	<Message prefix="[BIND 205-100]" severity="info" keynum="439" content="Starting micro-architecture generation ..." tag=""/>
	<Message prefix="[BIND 205-101]" severity="info" keynum="211" content="Performing variable lifetime analysis." tag=""/>
	<Message prefix="[BIND 205-101]" severity="info" keynum="210" content="Exploring resource sharing." tag=""/>
	<Message prefix="[BIND 205-101]" severity="info" keynum="206" content="Binding ..." tag=""/>
	<Message prefix="[BIND 205-100]" severity="info" keynum="438" content="Finished micro-architecture generation." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="474" content=" Elapsed time: 0.528 seconds; current allocated memory: 79.906 MB." tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1483" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1484" content="-- Generating RTL for module &apos;lstm_n5_16s_16b&apos; " tag=""/>
	<Message prefix="[HLS 200-10]" severity="info" keynum="HLS_10_1485" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="info" keynum="73" content="Setting interface mode on port &apos;lstm_n5_16s_16b/ch_ena&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="info" keynum="73" content="Setting interface mode on port &apos;lstm_n5_16s_16b/sampleinput&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="info" keynum="73" content="Setting interface mode on port &apos;lstm_n5_16s_16b/weight&apos; to &apos;bram&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="info" keynum="73" content="Setting interface mode on port &apos;lstm_n5_16s_16b/lstm_out&apos; to &apos;ap_vld&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="info" keynum="73" content="Setting interface mode on function &apos;lstm_n5_16s_16b&apos; to &apos;ap_ctrl_hs&apos;." tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_h_state&apos; to &apos;lstm_n5_16s_16b_hbkb&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_lut_sigmoid&apos; to &apos;lstm_n5_16s_16b_lcud&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_lut_tanh&apos; to &apos;lstm_n5_16s_16b_ldEe&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_c_state&apos; to &apos;lstm_n5_16s_16b_ceOg&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_i_state&apos; to &apos;lstm_n5_16s_16b_ifYi&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_f_state&apos; to &apos;lstm_n5_16s_16b_fg8j&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_o_state&apos; to &apos;lstm_n5_16s_16b_ohbi&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_g_state&apos; to &apos;lstm_n5_16s_16b_gibs&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_mul_mul_16s_16s_31_1_1&apos; to &apos;lstm_n5_16s_16b_mjbC&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_mul_mul_16s_16s_28_1_1&apos; to &apos;lstm_n5_16s_16b_mkbM&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_mul_mul_16s_16s_32_1_1&apos; to &apos;lstm_n5_16s_16b_mlbW&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="info" keynum="402" content="Renamed object name &apos;lstm_n5_16s_16b_mul_mul_16s_14s_28_1_1&apos; to &apos;lstm_n5_16s_16b_mmb6&apos; due to the length limit 20" tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="warn" keynum="252" content="Setting dangling out port &apos;lstm_n5_16s_16b/weight_WEN_A&apos; to 0." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="warn" keynum="252" content="Setting dangling out port &apos;lstm_n5_16s_16b/weight_Din_A&apos; to 0." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="info" keynum="368" content="Generating core module &apos;lstm_n5_16s_16b_mjbC&apos;: 4 instance(s)." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="info" keynum="368" content="Generating core module &apos;lstm_n5_16s_16b_mkbM&apos;: 5 instance(s)." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="info" keynum="368" content="Generating core module &apos;lstm_n5_16s_16b_mlbW&apos;: 2 instance(s)." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="info" keynum="368" content="Generating core module &apos;lstm_n5_16s_16b_mmb6&apos;: 1 instance(s)." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="info" keynum="369" content="Finished creating RTL model for &apos;lstm_n5_16s_16b&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="474" content=" Elapsed time: 0.726 seconds; current allocated memory: 82.409 MB." tag=""/>
	<Message prefix="[RTMG 210-278]" severity="info" keynum="RTMG_278_1791" content="Implementing memory &apos;lstm_n5_16s_16b_hbkb_ram (RAM)&apos; using block RAMs with reset." tag=""/>
	<Message prefix="[RTMG 210-279]" severity="info" keynum="RTMG_279_1793" content="Implementing memory &apos;lstm_n5_16s_16b_lcud_rom&apos; using auto ROMs." tag=""/>
	<Message prefix="[RTMG 210-279]" severity="info" keynum="RTMG_279_1793" content="Implementing memory &apos;lstm_n5_16s_16b_ldEe_rom&apos; using auto ROMs." tag=""/>
	<Message prefix="[RTMG 210-278]" severity="info" keynum="RTMG_278_1791" content="Implementing memory &apos;lstm_n5_16s_16b_ceOg_ram (RAM)&apos; using block RAMs with reset." tag=""/>
	<Message prefix="[RTMG 210-278]" severity="info" keynum="RTMG_278_1790" content="Implementing memory &apos;lstm_n5_16s_16b_ifYi_ram (RAM)&apos; using distributed RAMs." tag=""/>
	<Message prefix="[HLS 200-111]" severity="info" keynum="473" content="Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 136.762 ; gain = 80.867" tag=""/>
	<Message prefix="[SYSC 207-301]" severity="info" keynum="SYSC_301_1065" content="Generating SystemC RTL for lstm_n5_16s_16b." tag=""/>
	<Message prefix="[VHDL 208-304]" severity="info" keynum="VHDL_304_1066" content="Generating VHDL RTL for lstm_n5_16s_16b." tag=""/>
	<Message prefix="[VLOG 209-307]" severity="info" keynum="VLOG_307_1067" content="Generating Verilog RTL for lstm_n5_16s_16b." tag=""/>
	<Message prefix="[HLS 200-112]" severity="info" keynum="472" content="Total elapsed time: 21.268 seconds; peak allocated memory: 82.409 MB." tag=""/>
</Messages>
