

================================================================
== Vivado HLS Report for 'zculling'
================================================================
* Date:           Wed Jun 24 04:15:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        3d
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- ZCULLING_INIT_ROW   |  66048|  66048|       258|          -|          -|   256|    no    |
        | + ZCULLING_INIT_COL  |    256|    256|         1|          -|          -|   256|    no    |
        |- ZCULLING            |      ?|      ?|         4|          -|          -|     ?|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     202|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       32|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     113|    -|
|Register         |        -|      -|     202|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       32|      0|     202|     315|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory   |       Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |z_buffer_U  |zculling_z_buffer  |       32|  0|   0|    0|  65536|    8|     1|       524288|
    +------------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total       |                   |       32|  0|   0|    0|  65536|    8|     1|       524288|
    +------------+-------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_284_p2   |     +    |      0|  0|  25|          18|          18|
    |i_fu_245_p2           |     +    |      0|  0|  16|           9|           1|
    |j_fu_274_p2           |     +    |      0|  0|  16|           9|           1|
    |n_fu_303_p2           |     +    |      0|  0|  38|          31|           1|
    |pixel_cntr_fu_341_p2  |     +    |      0|  0|  39|          32|           1|
    |icmp_ln205_fu_233_p2  |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln207_fu_239_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln209_fu_268_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln220_fu_298_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln222_fu_328_p2  |   icmp   |      0|  0|  11|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 202|         169|          83|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  41|          8|    1|          8|
    |i_0_reg_197         |   9|          2|    9|         18|
    |j_0_reg_208         |   9|          2|    9|         18|
    |n_0_reg_219         |   9|          2|   31|         62|
    |pixel_cntr_1_fu_66  |   9|          2|   32|         64|
    |z_buffer_address0   |  21|          4|   16|         64|
    |z_buffer_d0         |  15|          3|    8|         24|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 113|         23|  106|        258|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |fragments_x_load_reg_418  |   8|   0|    8|          0|
    |fragments_y_load_reg_423  |   8|   0|    8|          0|
    |i_0_reg_197               |   9|   0|    9|          0|
    |i_reg_364                 |   9|   0|    9|          0|
    |icmp_ln205_reg_357        |   1|   0|    1|          0|
    |icmp_ln222_reg_433        |   1|   0|    1|          0|
    |j_0_reg_208               |   9|   0|    9|          0|
    |n_0_reg_219               |  31|   0|   31|          0|
    |n_reg_392                 |  31|   0|   31|          0|
    |pixel_cntr_1_fu_66        |  32|   0|   32|          0|
    |z_buffer_addr_1_reg_428   |  16|   0|   16|          0|
    |zext_ln209_reg_369        |   9|   0|   18|          9|
    |zext_ln222_reg_397        |  31|   0|   64|         33|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 202|   0|  244|         42|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     zculling    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     zculling    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     zculling    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     zculling    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     zculling    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     zculling    | return value |
|ap_return                 | out |   32| ap_ctrl_hs |     zculling    | return value |
|counter                   |  in |   12|   ap_none  |     counter     |    scalar    |
|fragments_x_address0      | out |    9|  ap_memory |   fragments_x   |     array    |
|fragments_x_ce0           | out |    1|  ap_memory |   fragments_x   |     array    |
|fragments_x_q0            |  in |    8|  ap_memory |   fragments_x   |     array    |
|fragments_y_address0      | out |    9|  ap_memory |   fragments_y   |     array    |
|fragments_y_ce0           | out |    1|  ap_memory |   fragments_y   |     array    |
|fragments_y_q0            |  in |    8|  ap_memory |   fragments_y   |     array    |
|fragments_z_address0      | out |    9|  ap_memory |   fragments_z   |     array    |
|fragments_z_ce0           | out |    1|  ap_memory |   fragments_z   |     array    |
|fragments_z_q0            |  in |    8|  ap_memory |   fragments_z   |     array    |
|fragments_color_address0  | out |    9|  ap_memory | fragments_color |     array    |
|fragments_color_ce0       | out |    1|  ap_memory | fragments_color |     array    |
|fragments_color_q0        |  in |    8|  ap_memory | fragments_color |     array    |
|size                      |  in |   32|   ap_none  |       size      |    scalar    |
|pixels_x_address0         | out |    9|  ap_memory |     pixels_x    |     array    |
|pixels_x_ce0              | out |    1|  ap_memory |     pixels_x    |     array    |
|pixels_x_we0              | out |    1|  ap_memory |     pixels_x    |     array    |
|pixels_x_d0               | out |    8|  ap_memory |     pixels_x    |     array    |
|pixels_y_address0         | out |    9|  ap_memory |     pixels_y    |     array    |
|pixels_y_ce0              | out |    1|  ap_memory |     pixels_y    |     array    |
|pixels_y_we0              | out |    1|  ap_memory |     pixels_y    |     array    |
|pixels_y_d0               | out |    8|  ap_memory |     pixels_y    |     array    |
|pixels_color_address0     | out |    9|  ap_memory |   pixels_color  |     array    |
|pixels_color_ce0          | out |    1|  ap_memory |   pixels_color  |     array    |
|pixels_color_we0          | out |    1|  ap_memory |   pixels_color  |     array    |
|pixels_color_d0           | out |    8|  ap_memory |   pixels_color  |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)" [rendering_sw.cpp:200]   --->   Operation 8 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%counter_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %counter)" [rendering_sw.cpp:200]   --->   Operation 9 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln205 = icmp eq i12 %counter_read, 0" [rendering_sw.cpp:205]   --->   Operation 10 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln205, label %.preheader.preheader, label %.loopexit" [rendering_sw.cpp:205]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br label %.preheader" [rendering_sw.cpp:207]   --->   Operation 12 'br' <Predicate = (icmp_ln205)> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %ZCULLING_INIT_ROW_end ], [ 0, %.preheader.preheader ]"   --->   Operation 13 'phi' 'i_0' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.25ns)   --->   "%icmp_ln207 = icmp eq i9 %i_0, -256" [rendering_sw.cpp:207]   --->   Operation 14 'icmp' 'icmp_ln207' <Predicate = (icmp_ln205)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.40ns)   --->   "%i = add i9 %i_0, 1" [rendering_sw.cpp:207]   --->   Operation 16 'add' 'i' <Predicate = (icmp_ln205)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %.loopexit.loopexit, label %ZCULLING_INIT_ROW_begin" [rendering_sw.cpp:207]   --->   Operation 17 'br' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1) nounwind" [rendering_sw.cpp:208]   --->   Operation 18 'specloopname' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1)" [rendering_sw.cpp:208]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %i_0, i8 0)" [rendering_sw.cpp:211]   --->   Operation 20 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i17 %tmp_1 to i18" [rendering_sw.cpp:209]   --->   Operation 21 'zext' 'zext_ln209' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.06ns)   --->   "br label %1" [rendering_sw.cpp:209]   --->   Operation 22 'br' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 1.06>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 23 'br' <Predicate = (icmp_ln205 & icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%pixel_cntr_1 = alloca i32"   --->   Operation 24 'alloca' 'pixel_cntr_1' <Predicate = (icmp_ln207) | (!icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.06ns)   --->   "store i32 0, i32* %pixel_cntr_1" [rendering_sw.cpp:220]   --->   Operation 25 'store' <Predicate = (icmp_ln207) | (!icmp_ln205)> <Delay = 1.06>
ST_2 : Operation 26 [1/1] (1.06ns)   --->   "br label %._crit_edge" [rendering_sw.cpp:220]   --->   Operation 26 'br' <Predicate = (icmp_ln207) | (!icmp_ln205)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %ZCULLING_INIT_ROW_begin ], [ %j, %2 ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.25ns)   --->   "%icmp_ln209 = icmp eq i9 %j_0, -256" [rendering_sw.cpp:209]   --->   Operation 28 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 29 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.40ns)   --->   "%j = add i9 %j_0, 1" [rendering_sw.cpp:209]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %ZCULLING_INIT_ROW_end, label %2" [rendering_sw.cpp:209]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str2) nounwind" [rendering_sw.cpp:210]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i9 %j_0 to i18" [rendering_sw.cpp:211]   --->   Operation 33 'zext' 'zext_ln211' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.50ns)   --->   "%add_ln211 = add i18 %zext_ln209, %zext_ln211" [rendering_sw.cpp:211]   --->   Operation 34 'add' 'add_ln211' <Predicate = (!icmp_ln209)> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln211_1 = zext i18 %add_ln211 to i64" [rendering_sw.cpp:211]   --->   Operation 35 'zext' 'zext_ln211_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%z_buffer_addr = getelementptr [65536 x i8]* @z_buffer, i64 0, i64 %zext_ln211_1" [rendering_sw.cpp:211]   --->   Operation 36 'getelementptr' 'z_buffer_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.66ns)   --->   "store i8 -1, i8* %z_buffer_addr, align 1" [rendering_sw.cpp:211]   --->   Operation 37 'store' <Predicate = (!icmp_ln209)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [rendering_sw.cpp:209]   --->   Operation 38 'br' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1, i32 %tmp)" [rendering_sw.cpp:213]   --->   Operation 39 'specregionend' 'empty_6' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader" [rendering_sw.cpp:207]   --->   Operation 40 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%n_0 = phi i31 [ 0, %.loopexit ], [ %n, %._crit_edge.backedge ]"   --->   Operation 41 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i31 %n_0 to i32" [rendering_sw.cpp:220]   --->   Operation 42 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.54ns)   --->   "%icmp_ln220 = icmp slt i32 %zext_ln220, %size_read" [rendering_sw.cpp:220]   --->   Operation 43 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "%n = add i31 %n_0, 1" [rendering_sw.cpp:220]   --->   Operation 44 'add' 'n' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %3, label %5" [rendering_sw.cpp:220]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i31 %n_0 to i64" [rendering_sw.cpp:222]   --->   Operation 46 'zext' 'zext_ln222' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%fragments_x_addr = getelementptr [500 x i8]* %fragments_x, i64 0, i64 %zext_ln222" [rendering_sw.cpp:222]   --->   Operation 47 'getelementptr' 'fragments_x_addr' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.66ns)   --->   "%fragments_x_load = load i8* %fragments_x_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 48 'load' 'fragments_x_load' <Predicate = (icmp_ln220)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%fragments_y_addr = getelementptr [500 x i8]* %fragments_y, i64 0, i64 %zext_ln222" [rendering_sw.cpp:222]   --->   Operation 49 'getelementptr' 'fragments_y_addr' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.66ns)   --->   "%fragments_y_load = load i8* %fragments_y_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 50 'load' 'fragments_y_load' <Predicate = (icmp_ln220)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%pixel_cntr_1_load = load i32* %pixel_cntr_1" [rendering_sw.cpp:232]   --->   Operation 51 'load' 'pixel_cntr_1_load' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "ret i32 %pixel_cntr_1_load" [rendering_sw.cpp:232]   --->   Operation 52 'ret' <Predicate = (!icmp_ln220)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%fragments_z_addr = getelementptr [500 x i8]* %fragments_z, i64 0, i64 %zext_ln222" [rendering_sw.cpp:222]   --->   Operation 53 'getelementptr' 'fragments_z_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (2.66ns)   --->   "%fragments_z_load = load i8* %fragments_z_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 54 'load' 'fragments_z_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 55 [1/2] (2.66ns)   --->   "%fragments_x_load = load i8* %fragments_x_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 55 'load' 'fragments_x_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 56 [1/2] (2.66ns)   --->   "%fragments_y_load = load i8* %fragments_y_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 56 'load' 'fragments_y_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %fragments_y_load, i8 %fragments_x_load)" [rendering_sw.cpp:222]   --->   Operation 57 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln222_1 = zext i16 %tmp_2 to i64" [rendering_sw.cpp:222]   --->   Operation 58 'zext' 'zext_ln222_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%z_buffer_addr_1 = getelementptr [65536 x i8]* @z_buffer, i64 0, i64 %zext_ln222_1" [rendering_sw.cpp:222]   --->   Operation 59 'getelementptr' 'z_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.66ns)   --->   "%z_buffer_load = load i8* %z_buffer_addr_1, align 1" [rendering_sw.cpp:222]   --->   Operation 60 'load' 'z_buffer_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [rendering_sw.cpp:221]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (2.66ns)   --->   "%fragments_z_load = load i8* %fragments_z_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 62 'load' 'fragments_z_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 63 [1/2] (2.66ns)   --->   "%z_buffer_load = load i8* %z_buffer_addr_1, align 1" [rendering_sw.cpp:222]   --->   Operation 63 'load' 'z_buffer_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 64 [1/1] (1.22ns)   --->   "%icmp_ln222 = icmp ult i8 %fragments_z_load, %z_buffer_load" [rendering_sw.cpp:222]   --->   Operation 64 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %4, label %._crit_edge.backedge" [rendering_sw.cpp:222]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%fragments_color_addr = getelementptr [500 x i8]* %fragments_color, i64 0, i64 %zext_ln222" [rendering_sw.cpp:226]   --->   Operation 66 'getelementptr' 'fragments_color_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.66ns)   --->   "%fragments_color_load = load i8* %fragments_color_addr, align 1" [rendering_sw.cpp:226]   --->   Operation 67 'load' 'fragments_color_load' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 68 [1/1] (2.66ns)   --->   "store i8 %fragments_z_load, i8* %z_buffer_addr_1, align 1" [rendering_sw.cpp:228]   --->   Operation 68 'store' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>

State 7 <SV = 5> <Delay = 5.32>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%pixel_cntr_1_load_1 = load i32* %pixel_cntr_1" [rendering_sw.cpp:227]   --->   Operation 69 'load' 'pixel_cntr_1_load_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i32 %pixel_cntr_1_load_1 to i64" [rendering_sw.cpp:224]   --->   Operation 70 'sext' 'sext_ln224' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%pixels_x_addr = getelementptr [500 x i8]* %pixels_x, i64 0, i64 %sext_ln224" [rendering_sw.cpp:224]   --->   Operation 71 'getelementptr' 'pixels_x_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.66ns)   --->   "store i8 %fragments_x_load, i8* %pixels_x_addr, align 1" [rendering_sw.cpp:224]   --->   Operation 72 'store' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%pixels_y_addr = getelementptr [500 x i8]* %pixels_y, i64 0, i64 %sext_ln224" [rendering_sw.cpp:225]   --->   Operation 73 'getelementptr' 'pixels_y_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.66ns)   --->   "store i8 %fragments_y_load, i8* %pixels_y_addr, align 1" [rendering_sw.cpp:225]   --->   Operation 74 'store' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_7 : Operation 75 [1/2] (2.66ns)   --->   "%fragments_color_load = load i8* %fragments_color_addr, align 1" [rendering_sw.cpp:226]   --->   Operation 75 'load' 'fragments_color_load' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%pixels_color_addr = getelementptr [500 x i8]* %pixels_color, i64 0, i64 %sext_ln224" [rendering_sw.cpp:226]   --->   Operation 76 'getelementptr' 'pixels_color_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.66ns)   --->   "store i8 %fragments_color_load, i8* %pixels_color_addr, align 1" [rendering_sw.cpp:226]   --->   Operation 77 'store' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_7 : Operation 78 [1/1] (1.78ns)   --->   "%pixel_cntr = add nsw i32 %pixel_cntr_1_load_1, 1" [rendering_sw.cpp:227]   --->   Operation 78 'add' 'pixel_cntr' <Predicate = (icmp_ln222)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.06ns)   --->   "store i32 %pixel_cntr, i32* %pixel_cntr_1" [rendering_sw.cpp:229]   --->   Operation 79 'store' <Predicate = (icmp_ln222)> <Delay = 1.06>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [rendering_sw.cpp:229]   --->   Operation 80 'br' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fragments_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fragments_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fragments_z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fragments_color]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixels_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pixels_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pixels_color]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read            (read             ) [ 00111111]
counter_read         (read             ) [ 00000000]
icmp_ln205           (icmp             ) [ 01110000]
br_ln205             (br               ) [ 00000000]
br_ln207             (br               ) [ 01110000]
i_0                  (phi              ) [ 00100000]
icmp_ln207           (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
i                    (add              ) [ 01110000]
br_ln207             (br               ) [ 00000000]
specloopname_ln208   (specloopname     ) [ 00000000]
tmp                  (specregionbegin  ) [ 00010000]
tmp_1                (bitconcatenate   ) [ 00000000]
zext_ln209           (zext             ) [ 00010000]
br_ln209             (br               ) [ 00110000]
br_ln0               (br               ) [ 00000000]
pixel_cntr_1         (alloca           ) [ 00111111]
store_ln220          (store            ) [ 00000000]
br_ln220             (br               ) [ 00111111]
j_0                  (phi              ) [ 00010000]
icmp_ln209           (icmp             ) [ 00110000]
empty_5              (speclooptripcount) [ 00000000]
j                    (add              ) [ 00110000]
br_ln209             (br               ) [ 00000000]
specloopname_ln210   (specloopname     ) [ 00000000]
zext_ln211           (zext             ) [ 00000000]
add_ln211            (add              ) [ 00000000]
zext_ln211_1         (zext             ) [ 00000000]
z_buffer_addr        (getelementptr    ) [ 00000000]
store_ln211          (store            ) [ 00000000]
br_ln209             (br               ) [ 00110000]
empty_6              (specregionend    ) [ 00000000]
br_ln207             (br               ) [ 01110000]
n_0                  (phi              ) [ 00001000]
zext_ln220           (zext             ) [ 00000000]
icmp_ln220           (icmp             ) [ 00001111]
n                    (add              ) [ 00101111]
br_ln220             (br               ) [ 00000000]
zext_ln222           (zext             ) [ 00000110]
fragments_x_addr     (getelementptr    ) [ 00000100]
fragments_y_addr     (getelementptr    ) [ 00000100]
pixel_cntr_1_load    (load             ) [ 00000000]
ret_ln232            (ret              ) [ 00000000]
fragments_z_addr     (getelementptr    ) [ 00000010]
fragments_x_load     (load             ) [ 00000011]
fragments_y_load     (load             ) [ 00000011]
tmp_2                (bitconcatenate   ) [ 00000000]
zext_ln222_1         (zext             ) [ 00000000]
z_buffer_addr_1      (getelementptr    ) [ 00000010]
specloopname_ln221   (specloopname     ) [ 00000000]
fragments_z_load     (load             ) [ 00000000]
z_buffer_load        (load             ) [ 00000000]
icmp_ln222           (icmp             ) [ 00001111]
br_ln222             (br               ) [ 00000000]
fragments_color_addr (getelementptr    ) [ 00000001]
store_ln228          (store            ) [ 00000000]
pixel_cntr_1_load_1  (load             ) [ 00000000]
sext_ln224           (sext             ) [ 00000000]
pixels_x_addr        (getelementptr    ) [ 00000000]
store_ln224          (store            ) [ 00000000]
pixels_y_addr        (getelementptr    ) [ 00000000]
store_ln225          (store            ) [ 00000000]
fragments_color_load (load             ) [ 00000000]
pixels_color_addr    (getelementptr    ) [ 00000000]
store_ln226          (store            ) [ 00000000]
pixel_cntr           (add              ) [ 00000000]
store_ln229          (store            ) [ 00000000]
br_ln229             (br               ) [ 00000000]
br_ln0               (br               ) [ 00101111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="counter">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fragments_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragments_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fragments_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragments_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fragments_z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragments_z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fragments_color">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragments_color"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pixels_x">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pixels_y">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pixels_color">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_color"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="z_buffer">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="pixel_cntr_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_cntr_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="size_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="counter_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="0"/>
<pin id="79" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="z_buffer_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="18" slack="0"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_buffer_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln211/3 z_buffer_load/5 store_ln228/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="fragments_x_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="31" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragments_x_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fragments_x_load/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="fragments_y_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="31" slack="0"/>
<pin id="113" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragments_y_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fragments_y_load/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="fragments_z_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="31" slack="1"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragments_z_addr/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fragments_z_load/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="z_buffer_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="16" slack="0"/>
<pin id="139" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_buffer_addr_1/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="fragments_color_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="31" slack="2"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragments_color_addr/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fragments_color_load/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="pixels_x_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixels_x_addr/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln224_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="pixels_y_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixels_y_addr/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln225_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="2"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="pixels_color_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixels_color_addr/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln226_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="1"/>
<pin id="199" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="1"/>
<pin id="210" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="n_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="1"/>
<pin id="221" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="n_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="31" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_cntr_1_load/4 pixel_cntr_1_load_1/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln205_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="0" index="1" bw="12" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln207_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="17" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln209_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="17" slack="0"/>
<pin id="261" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln220_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln209_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="j_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln211_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln211_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="1"/>
<pin id="286" dir="0" index="1" bw="9" slack="0"/>
<pin id="287" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln211_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="18" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln220_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln220_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="n_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln222_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln222_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln222_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln224_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln224/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="pixel_cntr_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_cntr/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln229_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="4"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/7 "/>
</bind>
</comp>

<comp id="352" class="1005" name="size_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln205_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln205 "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="369" class="1005" name="zext_ln209_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="18" slack="1"/>
<pin id="371" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln209 "/>
</bind>
</comp>

<comp id="374" class="1005" name="pixel_cntr_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pixel_cntr_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="j_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="392" class="1005" name="n_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="397" class="1005" name="zext_ln222_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln222 "/>
</bind>
</comp>

<comp id="403" class="1005" name="fragments_x_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="1"/>
<pin id="405" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fragments_x_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="fragments_y_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="1"/>
<pin id="410" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fragments_y_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="fragments_z_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="1"/>
<pin id="415" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fragments_z_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="fragments_x_load_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="2"/>
<pin id="420" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="fragments_x_load "/>
</bind>
</comp>

<comp id="423" class="1005" name="fragments_y_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="2"/>
<pin id="425" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="fragments_y_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="z_buffer_addr_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="z_buffer_addr_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln222_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="437" class="1005" name="fragments_color_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="1"/>
<pin id="439" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fragments_color_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="129" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="150" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="237"><net_src comp="76" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="201" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="201" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="201" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="212" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="212" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="212" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="297"><net_src comp="223" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="223" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="223" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="116" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="103" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="332"><net_src comp="129" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="89" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="230" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="345"><net_src comp="230" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="70" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="360"><net_src comp="233" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="245" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="372"><net_src comp="259" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="377"><net_src comp="66" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="387"><net_src comp="274" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="395"><net_src comp="303" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="400"><net_src comp="309" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="406"><net_src comp="96" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="411"><net_src comp="109" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="416"><net_src comp="122" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="421"><net_src comp="103" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="426"><net_src comp="116" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="431"><net_src comp="135" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="436"><net_src comp="328" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="143" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixels_x | {7 }
	Port: pixels_y | {7 }
	Port: pixels_color | {7 }
	Port: z_buffer | {3 6 }
 - Input state : 
	Port: zculling : counter | {1 }
	Port: zculling : fragments_x | {4 5 }
	Port: zculling : fragments_y | {4 5 }
	Port: zculling : fragments_z | {5 6 }
	Port: zculling : fragments_color | {6 7 }
	Port: zculling : size | {1 }
	Port: zculling : z_buffer | {5 6 }
  - Chain level:
	State 1
		br_ln205 : 1
	State 2
		icmp_ln207 : 1
		i : 1
		br_ln207 : 2
		tmp_1 : 1
		zext_ln209 : 2
		store_ln220 : 1
	State 3
		icmp_ln209 : 1
		j : 1
		br_ln209 : 2
		zext_ln211 : 1
		add_ln211 : 2
		zext_ln211_1 : 3
		z_buffer_addr : 4
		store_ln211 : 5
	State 4
		zext_ln220 : 1
		icmp_ln220 : 2
		n : 1
		br_ln220 : 3
		zext_ln222 : 1
		fragments_x_addr : 2
		fragments_x_load : 3
		fragments_y_addr : 2
		fragments_y_load : 3
		ret_ln232 : 1
	State 5
		fragments_z_load : 1
		tmp_2 : 1
		zext_ln222_1 : 2
		z_buffer_addr_1 : 3
		z_buffer_load : 4
	State 6
		icmp_ln222 : 1
		br_ln222 : 2
		fragments_color_load : 1
		store_ln228 : 1
	State 7
		sext_ln224 : 1
		pixels_x_addr : 2
		store_ln224 : 3
		pixels_y_addr : 2
		store_ln225 : 3
		pixels_color_addr : 2
		store_ln226 : 3
		pixel_cntr : 1
		store_ln229 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         i_fu_245        |    0    |    16   |
|          |         j_fu_274        |    0    |    16   |
|    add   |     add_ln211_fu_284    |    0    |    24   |
|          |         n_fu_303        |    0    |    38   |
|          |    pixel_cntr_fu_341    |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln205_fu_233    |    0    |    13   |
|          |    icmp_ln207_fu_239    |    0    |    13   |
|   icmp   |    icmp_ln209_fu_268    |    0    |    13   |
|          |    icmp_ln220_fu_298    |    0    |    18   |
|          |    icmp_ln222_fu_328    |    0    |    11   |
|----------|-------------------------|---------|---------|
|   read   |   size_read_read_fu_70  |    0    |    0    |
|          | counter_read_read_fu_76 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_1_fu_251      |    0    |    0    |
|          |       tmp_2_fu_315      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln209_fu_259    |    0    |    0    |
|          |    zext_ln211_fu_280    |    0    |    0    |
|   zext   |   zext_ln211_1_fu_289   |    0    |    0    |
|          |    zext_ln220_fu_294    |    0    |    0    |
|          |    zext_ln222_fu_309    |    0    |    0    |
|          |   zext_ln222_1_fu_323   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln224_fu_334    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   201   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|fragments_color_addr_reg_437|    9   |
|  fragments_x_addr_reg_403  |    9   |
|  fragments_x_load_reg_418  |    8   |
|  fragments_y_addr_reg_408  |    9   |
|  fragments_y_load_reg_423  |    8   |
|  fragments_z_addr_reg_413  |    9   |
|         i_0_reg_197        |    9   |
|          i_reg_364         |    9   |
|     icmp_ln205_reg_357     |    1   |
|     icmp_ln222_reg_433     |    1   |
|         j_0_reg_208        |    9   |
|          j_reg_384         |    9   |
|         n_0_reg_219        |   31   |
|          n_reg_392         |   31   |
|    pixel_cntr_1_reg_374    |   32   |
|      size_read_reg_352     |   32   |
|   z_buffer_addr_1_reg_428  |   16   |
|     zext_ln209_reg_369     |   18   |
|     zext_ln222_reg_397     |   64   |
+----------------------------+--------+
|            Total           |   314  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   3  |  16  |   48   ||    15   |
|  grp_access_fu_89 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   136  ||  6.4345 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   201  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   60   |
|  Register |    -   |   314  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   314  |   261  |
+-----------+--------+--------+--------+
