

================================================================
== Vitis HLS Report for 'cnn_top_Pipeline_VITIS_LOOP_73_1'
================================================================
* Date:           Thu Dec 22 16:31:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      461|      461|  4.610 us|  4.610 us|  461|  461|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_1  |      459|      459|       172|         32|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    303|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    867|    -|
|Register         |        -|    -|    2780|    608|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2780|   1778|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_3_fu_731_p2          |         +|   0|  0|  13|           4|           1|
    |icmp_ln73_fu_725_p2    |      icmp|   0|  0|   9|           4|           4|
    |or_ln78_10_fu_905_p2   |        or|   0|  0|   9|           9|           4|
    |or_ln78_11_fu_920_p2   |        or|   0|  0|   9|           9|           4|
    |or_ln78_12_fu_935_p2   |        or|   0|  0|   9|           9|           4|
    |or_ln78_13_fu_950_p2   |        or|   0|  0|   9|           9|           4|
    |or_ln78_14_fu_965_p2   |        or|   0|  0|   9|           9|           4|
    |or_ln78_15_fu_980_p2   |        or|   0|  0|   9|           9|           5|
    |or_ln78_16_fu_995_p2   |        or|   0|  0|   9|           9|           5|
    |or_ln78_17_fu_1010_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_18_fu_1025_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_19_fu_1040_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_1_fu_770_p2    |        or|   0|  0|   9|           9|           2|
    |or_ln78_20_fu_1055_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_21_fu_1070_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_22_fu_1085_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_23_fu_1100_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_24_fu_1115_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_25_fu_1130_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_26_fu_1145_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_27_fu_1160_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_28_fu_1175_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_29_fu_1190_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_2_fu_785_p2    |        or|   0|  0|   9|           9|           2|
    |or_ln78_30_fu_1205_p2  |        or|   0|  0|   9|           9|           5|
    |or_ln78_3_fu_800_p2    |        or|   0|  0|   9|           9|           3|
    |or_ln78_4_fu_815_p2    |        or|   0|  0|   9|           9|           3|
    |or_ln78_5_fu_830_p2    |        or|   0|  0|   9|           9|           3|
    |or_ln78_6_fu_845_p2    |        or|   0|  0|   9|           9|           3|
    |or_ln78_7_fu_860_p2    |        or|   0|  0|   9|           9|           4|
    |or_ln78_8_fu_875_p2    |        or|   0|  0|   9|           9|           4|
    |or_ln78_9_fu_890_p2    |        or|   0|  0|   9|           9|           4|
    |or_ln78_fu_755_p2      |        or|   0|  0|   9|           9|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 303|         288|         136|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  147|         33|    1|         33|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |    9|          2|    4|          8|
    |grp_fu_663_p0                     |   42|          8|   32|        256|
    |grp_fu_663_p1                     |  147|         33|   32|       1056|
    |grp_fu_672_p0                     |  147|         33|   32|       1056|
    |grp_fu_672_p1                     |  147|         33|   32|       1056|
    |i_fu_180                          |    9|          2|    4|          8|
    |weight3_address0                  |  147|         33|    9|        297|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  867|        193|  154|       3786|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add9_i1_reg_1938                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |  32|   0|   32|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |bias3_load_reg_1928                |  32|   0|   32|          0|
    |i_2_reg_1404                       |   4|   0|    4|          0|
    |i_8_cast3_reg_1918                 |   4|   0|   64|         60|
    |i_fu_180                           |   4|   0|    4|          0|
    |icmp_ln73_reg_1409                 |   1|   0|    1|          0|
    |mul6_i1_10_reg_1643                |  32|   0|   32|          0|
    |mul6_i1_10_reg_1643_pp0_iter1_reg  |  32|   0|   32|          0|
    |mul6_i1_11_reg_1658                |  32|   0|   32|          0|
    |mul6_i1_11_reg_1658_pp0_iter1_reg  |  32|   0|   32|          0|
    |mul6_i1_12_reg_1673                |  32|   0|   32|          0|
    |mul6_i1_12_reg_1673_pp0_iter1_reg  |  32|   0|   32|          0|
    |mul6_i1_13_reg_1688                |  32|   0|   32|          0|
    |mul6_i1_13_reg_1688_pp0_iter1_reg  |  32|   0|   32|          0|
    |mul6_i1_14_reg_1703                |  32|   0|   32|          0|
    |mul6_i1_15_reg_1718                |  32|   0|   32|          0|
    |mul6_i1_16_reg_1733                |  32|   0|   32|          0|
    |mul6_i1_17_reg_1748                |  32|   0|   32|          0|
    |mul6_i1_18_reg_1763                |  32|   0|   32|          0|
    |mul6_i1_19_reg_1778                |  32|   0|   32|          0|
    |mul6_i1_1_reg_1498                 |  32|   0|   32|          0|
    |mul6_i1_20_reg_1793                |  32|   0|   32|          0|
    |mul6_i1_21_reg_1808                |  32|   0|   32|          0|
    |mul6_i1_22_reg_1823                |  32|   0|   32|          0|
    |mul6_i1_23_reg_1838                |  32|   0|   32|          0|
    |mul6_i1_24_reg_1853                |  32|   0|   32|          0|
    |mul6_i1_25_reg_1868                |  32|   0|   32|          0|
    |mul6_i1_26_reg_1883                |  32|   0|   32|          0|
    |mul6_i1_27_reg_1893                |  32|   0|   32|          0|
    |mul6_i1_28_reg_1903                |  32|   0|   32|          0|
    |mul6_i1_29_reg_1908                |  32|   0|   32|          0|
    |mul6_i1_2_reg_1513                 |  32|   0|   32|          0|
    |mul6_i1_30_reg_1913                |  32|   0|   32|          0|
    |mul6_i1_3_reg_1528                 |  32|   0|   32|          0|
    |mul6_i1_4_reg_1543                 |  32|   0|   32|          0|
    |mul6_i1_6_reg_1568                 |  32|   0|   32|          0|
    |mul6_i1_7_reg_1583                 |  32|   0|   32|          0|
    |mul6_i1_8_reg_1598                 |  32|   0|   32|          0|
    |mul6_i1_8_reg_1598_pp0_iter1_reg   |  32|   0|   32|          0|
    |mul6_i1_9_reg_1613                 |  32|   0|   32|          0|
    |mul6_i1_9_reg_1613_pp0_iter1_reg   |  32|   0|   32|          0|
    |mul6_i1_s_reg_1628                 |  32|   0|   32|          0|
    |mul6_i1_s_reg_1628_pp0_iter1_reg   |  32|   0|   32|          0|
    |mul_i_reg_1413                     |   4|   0|    9|          5|
    |reg_676                            |  32|   0|   32|          0|
    |reg_680                            |  32|   0|   32|          0|
    |reg_686                            |  32|   0|   32|          0|
    |reg_691                            |  32|   0|   32|          0|
    |reg_696                            |  32|   0|   32|          0|
    |reg_701                            |  32|   0|   32|          0|
    |reg_706                            |  32|   0|   32|          0|
    |reg_711                            |  32|   0|   32|          0|
    |i_2_reg_1404                       |  64|  32|    4|          0|
    |icmp_ln73_reg_1409                 |  64|  32|    1|          0|
    |mul6_i1_14_reg_1703                |  64|  32|   32|          0|
    |mul6_i1_15_reg_1718                |  64|  32|   32|          0|
    |mul6_i1_16_reg_1733                |  64|  32|   32|          0|
    |mul6_i1_17_reg_1748                |  64|  32|   32|          0|
    |mul6_i1_18_reg_1763                |  64|  32|   32|          0|
    |mul6_i1_19_reg_1778                |  64|  32|   32|          0|
    |mul6_i1_20_reg_1793                |  64|  32|   32|          0|
    |mul6_i1_21_reg_1808                |  64|  32|   32|          0|
    |mul6_i1_22_reg_1823                |  64|  32|   32|          0|
    |mul6_i1_23_reg_1838                |  64|  32|   32|          0|
    |mul6_i1_24_reg_1853                |  64|  32|   32|          0|
    |mul6_i1_25_reg_1868                |  64|  32|   32|          0|
    |mul6_i1_26_reg_1883                |  64|  32|   32|          0|
    |mul6_i1_27_reg_1893                |  64|  32|   32|          0|
    |mul6_i1_28_reg_1903                |  64|  32|   32|          0|
    |mul6_i1_29_reg_1908                |  64|  32|   32|          0|
    |mul6_i1_30_reg_1913                |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2780| 608| 2178|         65|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_873_p_din0    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_873_p_din1    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_873_p_opcode  |  out|    2|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_873_p_dout0   |   in|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_873_p_ce      |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_877_p_din0    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_877_p_din1    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_877_p_opcode  |  out|    2|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_877_p_dout0   |   in|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_877_p_ce      |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_881_p_din0    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_881_p_din1    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_881_p_dout0   |   in|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|grp_fu_881_p_ce      |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1|  return value|
|weight3_address0     |  out|    9|   ap_memory|                           weight3|         array|
|weight3_ce0          |  out|    1|   ap_memory|                           weight3|         array|
|weight3_q0           |   in|   32|   ap_memory|                           weight3|         array|
|x_assign_2_load      |   in|   32|     ap_none|                   x_assign_2_load|        scalar|
|x_assign_2_load_1    |   in|   32|     ap_none|                 x_assign_2_load_1|        scalar|
|x_assign_2_load_2    |   in|   32|     ap_none|                 x_assign_2_load_2|        scalar|
|x_assign_2_load_3    |   in|   32|     ap_none|                 x_assign_2_load_3|        scalar|
|x_assign_2_load_4    |   in|   32|     ap_none|                 x_assign_2_load_4|        scalar|
|x_assign_2_load_5    |   in|   32|     ap_none|                 x_assign_2_load_5|        scalar|
|x_assign_2_load_6    |   in|   32|     ap_none|                 x_assign_2_load_6|        scalar|
|x_assign_2_load_7    |   in|   32|     ap_none|                 x_assign_2_load_7|        scalar|
|x_assign_2_load_8    |   in|   32|     ap_none|                 x_assign_2_load_8|        scalar|
|x_assign_2_load_9    |   in|   32|     ap_none|                 x_assign_2_load_9|        scalar|
|x_assign_2_load_10   |   in|   32|     ap_none|                x_assign_2_load_10|        scalar|
|x_assign_2_load_11   |   in|   32|     ap_none|                x_assign_2_load_11|        scalar|
|x_assign_2_load_12   |   in|   32|     ap_none|                x_assign_2_load_12|        scalar|
|x_assign_2_load_13   |   in|   32|     ap_none|                x_assign_2_load_13|        scalar|
|x_assign_2_load_14   |   in|   32|     ap_none|                x_assign_2_load_14|        scalar|
|x_assign_2_load_15   |   in|   32|     ap_none|                x_assign_2_load_15|        scalar|
|x_assign_2_load_16   |   in|   32|     ap_none|                x_assign_2_load_16|        scalar|
|x_assign_2_load_17   |   in|   32|     ap_none|                x_assign_2_load_17|        scalar|
|x_assign_2_load_18   |   in|   32|     ap_none|                x_assign_2_load_18|        scalar|
|x_assign_2_load_19   |   in|   32|     ap_none|                x_assign_2_load_19|        scalar|
|x_assign_2_load_20   |   in|   32|     ap_none|                x_assign_2_load_20|        scalar|
|x_assign_2_load_21   |   in|   32|     ap_none|                x_assign_2_load_21|        scalar|
|x_assign_2_load_22   |   in|   32|     ap_none|                x_assign_2_load_22|        scalar|
|x_assign_2_load_23   |   in|   32|     ap_none|                x_assign_2_load_23|        scalar|
|x_assign_2_load_24   |   in|   32|     ap_none|                x_assign_2_load_24|        scalar|
|x_assign_2_load_25   |   in|   32|     ap_none|                x_assign_2_load_25|        scalar|
|x_assign_2_load_26   |   in|   32|     ap_none|                x_assign_2_load_26|        scalar|
|x_assign_2_load_27   |   in|   32|     ap_none|                x_assign_2_load_27|        scalar|
|x_assign_2_load_28   |   in|   32|     ap_none|                x_assign_2_load_28|        scalar|
|x_assign_2_load_29   |   in|   32|     ap_none|                x_assign_2_load_29|        scalar|
|x_assign_2_load_30   |   in|   32|     ap_none|                x_assign_2_load_30|        scalar|
|x_assign_2_load_31   |   in|   32|     ap_none|                x_assign_2_load_31|        scalar|
|bias3_address0       |  out|    4|   ap_memory|                             bias3|         array|
|bias3_ce0            |  out|    1|   ap_memory|                             bias3|         array|
|bias3_q0             |   in|   32|   ap_memory|                             bias3|         array|
|y_address0           |  out|    4|   ap_memory|                                 y|         array|
|y_ce0                |  out|    1|   ap_memory|                                 y|         array|
|y_we0                |  out|    1|   ap_memory|                                 y|         array|
|y_d0                 |  out|   32|   ap_memory|                                 y|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

