

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s'
================================================================
* Date:           Wed Apr  3 21:45:31 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.421 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4502|     4502| 24.408 us | 24.408 us |  4502|  4502|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                   |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_421  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s  |       18|       18| 97.587 ns | 97.587 ns |   19|   19| function |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4500|     4500|        20|         20|        128|   225|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      8|   27827|  33197|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    568|    -|
|Register         |        -|      -|      41|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      8|   27868|  33797|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|      26|     63|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_421  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s  |        0|      8|  27827|  33197|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                              |                                                                        |        0|      8|  27827|  33197|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln79_fu_743_p2        |     +    |      0|  0|  15|           8|           1|
    |io_acc_block_signal_op60  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln79_fu_737_p2       |   icmp   |      0|  0|  11|           8|           6|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21          |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  32|          19|          10|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  109|         23|    1|         23|
    |ap_done                 |    9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_10_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_11_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_12_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_13_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_14_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_15_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_8_V_blk_n   |    9|          2|    1|          2|
    |data_V_data_9_V_blk_n   |    9|          2|    1|          2|
    |indvar_flatten_reg_410  |    9|          2|    8|         16|
    |real_start              |    9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_0_V_write    |    9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_10_V_write   |    9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_11_V_write   |    9|          2|    1|          2|
    |res_V_data_12_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_12_V_write   |    9|          2|    1|          2|
    |res_V_data_13_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_13_V_write   |    9|          2|    1|          2|
    |res_V_data_14_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_14_V_write   |    9|          2|    1|          2|
    |res_V_data_15_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_15_V_write   |    9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_1_V_write    |    9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_2_V_write    |    9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_3_V_write    |    9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_4_V_write    |    9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_5_V_write    |    9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_6_V_write    |    9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_7_V_write    |    9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_8_V_write    |    9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |    9|          2|    1|          2|
    |res_V_data_9_V_write    |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  568|        125|   59|        139|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln79_reg_832                                                                                |   8|   0|    8|          0|
    |ap_CS_fsm                                                                                       |  22|   0|   22|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_421_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_410                                                                          |   8|   0|    8|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  41|   0|   41|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|start_out                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|start_write               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6> | return value |
|data_V_data_0_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_4_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_5_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_6_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_7_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_8_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_9_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|data_V_data_10_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                             data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                             data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                             data_V_data_12_V                            |    pointer   |
|data_V_data_13_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                             data_V_data_13_V                            |    pointer   |
|data_V_data_14_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                             data_V_data_14_V                            |    pointer   |
|data_V_data_15_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                             data_V_data_15_V                            |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din        | out |   16|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din        | out |   16|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din       | out |   16|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_11_V_din       | out |   16|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_12_V_din       | out |   16|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_13_V_din       | out |   16|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_14_V_din       | out |   16|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_15_V_din       | out |   16|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

