

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_3'
================================================================
* Date:           Wed Jul  9 04:19:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.346 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  48.000 ns|  48.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      22|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|      133|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      133|      69|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U11  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln414_fu_142_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln414_fu_136_p2  |      icmp|   0|  0|  12|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_1_fu_56           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    7|         14|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   1|   0|    1|          0|
    |ap_done_reg   |   1|   0|    1|          0|
    |c_0_03_fu_64  |  32|   0|   32|          0|
    |c_1_04_fu_68  |  32|   0|   32|          0|
    |c_2_05_fu_72  |  32|   0|   32|          0|
    |c_3_02_fu_60  |  32|   0|   32|          0|
    |i_1_fu_56     |   3|   0|    3|          0|
    +--------------+----+----+-----+-----------+
    |Total         | 133|   0|  133|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_3|  return value|
|out_bits_0_21_reload  |   in|   32|     ap_none|                 out_bits_0_21_reload|        scalar|
|out_bits_1_2_reload   |   in|   32|     ap_none|                  out_bits_1_2_reload|        scalar|
|out_bits_2_2_reload   |   in|   32|     ap_none|                  out_bits_2_2_reload|        scalar|
|out_bits_3            |   in|   32|     ap_none|                           out_bits_3|        scalar|
|c_2_05_out            |  out|   32|      ap_vld|                           c_2_05_out|       pointer|
|c_2_05_out_ap_vld     |  out|    1|      ap_vld|                           c_2_05_out|       pointer|
|c_1_04_out            |  out|   32|      ap_vld|                           c_1_04_out|       pointer|
|c_1_04_out_ap_vld     |  out|    1|      ap_vld|                           c_1_04_out|       pointer|
|c_0_03_out            |  out|   32|      ap_vld|                           c_0_03_out|       pointer|
|c_0_03_out_ap_vld     |  out|    1|      ap_vld|                           c_0_03_out|       pointer|
|c_3_02_out            |  out|   32|      ap_vld|                           c_3_02_out|       pointer|
|c_3_02_out_ap_vld     |  out|    1|      ap_vld|                           c_3_02_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

