{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728846978754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728846978755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 13:16:18 2024 " "Processing started: Sun Oct 13 13:16:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728846978755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846978755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RIDA -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off RIDA -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846978755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728846979044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728846979044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clock25mh.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clock25mh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock25mh " "Found entity 1: clock25mh" {  } { { "VGA/clock25mh.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/clock25mh.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/comparador_igual.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/comparador_igual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual " "Found entity 1: comparador_igual" {  } { { "VGA/comparador_igual.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/comparador_igual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/comparador_mayor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/comparador_mayor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_mayor " "Found entity 1: comparador_mayor" {  } { { "VGA/comparador_mayor.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/comparador_mayor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_direccion.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_direccion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_direccion " "Found entity 1: contador_direccion" {  } { { "VGA/contador_direccion.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_direccion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_horizontal " "Found entity 1: contador_horizontal" {  } { { "VGA/contador_horizontal.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_parametrizable " "Found entity 1: contador_parametrizable" {  } { { "VGA/contador_parametrizable.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_vertical " "Found entity 1: contador_vertical" {  } { { "VGA/contador_vertical.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_vertical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/controlador_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/controlador_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "VGA/controlador_vga.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/mostrar_imagen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/mostrar_imagen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mostrar_imagen " "Found entity 1: mostrar_imagen" {  } { { "VGA/mostrar_imagen.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/mostrar_imagen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "VGA/sincronizador.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/sincronizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/drom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/drom.v" { { "Info" "ISGN_ENTITY_NAME" "1 drom " "Found entity 1: drom" {  } { { "Memory/drom.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_cuadrante.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_cuadrante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cuadrante " "Found entity 1: contador_cuadrante" {  } { { "VGA/contador_cuadrante.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_cuadrante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728846983838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock25mh clock25mh:clock " "Elaborating entity \"clock25mh\" for hierarchy \"clock25mh:clock\"" {  } { { "main.sv" "clock" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable clock25mh:clock\|contador_parametrizable:divisor_clock " "Elaborating entity \"contador_parametrizable\" for hierarchy \"clock25mh:clock\|contador_parametrizable:divisor_clock\"" {  } { { "VGA/clock25mh.sv" "divisor_clock" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/clock25mh.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cuadrante contador_cuadrante:contador " "Elaborating entity \"contador_cuadrante\" for hierarchy \"contador_cuadrante:contador\"" {  } { { "main.sv" "contador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contador_cuadrante.sv(31) " "Verilog HDL assignment warning at contador_cuadrante.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "VGA/contador_cuadrante.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_cuadrante.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728846983840 "|main|contador_cuadrante:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:controlador " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:controlador\"" {  } { { "main.sv" "controlador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_horizontal controlador_vga:controlador\|contador_horizontal:contador_horizontal " "Elaborating entity \"contador_horizontal\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\"" {  } { { "VGA/controlador_vga.sv" "contador_horizontal" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador " "Elaborating entity \"contador_parametrizable\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\"" {  } { { "VGA/contador_horizontal.sv" "contador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual " "Elaborating entity \"comparador_igual\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual\"" {  } { { "VGA/contador_horizontal.sv" "comparador_igual" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_vertical controlador_vga:controlador\|contador_vertical:contador_vertical " "Elaborating entity \"contador_vertical\" for hierarchy \"controlador_vga:controlador\|contador_vertical:contador_vertical\"" {  } { { "VGA/controlador_vga.sv" "contador_vertical" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador controlador_vga:controlador\|sincronizador:sincronizador " "Elaborating entity \"sincronizador\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\"" {  } { { "VGA/controlador_vga.sv" "sincronizador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_mayor controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch " "Elaborating entity \"comparador_mayor\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch\"" {  } { { "VGA/sincronizador.sv" "comparador_hfront_porch" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/sincronizador.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar_imagen controlador_vga:controlador\|mostrar_imagen:generarImagen " "Elaborating entity \"mostrar_imagen\" for hierarchy \"controlador_vga:controlador\|mostrar_imagen:generarImagen\"" {  } { { "VGA/controlador_vga.sv" "generarImagen" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_direccion controlador_vga:controlador\|contador_direccion:contador " "Elaborating entity \"contador_direccion\" for hierarchy \"controlador_vga:controlador\|contador_direccion:contador\"" {  } { { "VGA/controlador_vga.sv" "contador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drom drom:rom_image " "Elaborating entity \"drom\" for hierarchy \"drom:rom_image\"" {  } { { "main.sv" "rom_image" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drom:rom_image\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\"" {  } { { "Memory/drom.v" "altsyncram_component" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "drom:rom_image\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"drom:rom_image\|altsyncram:altsyncram_component\"" {  } { { "Memory/drom.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drom:rom_image\|altsyncram:altsyncram_component " "Instantiated megafunction \"drom:rom_image\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/image.mif " "Parameter \"init_file\" = \"./Memory/image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160000 " "Parameter \"numwords_a\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160000 " "Parameter \"numwords_b\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728846983899 ""}  } { { "Memory/drom.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728846983899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l092.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l092.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l092 " "Found entity 1: altsyncram_l092" {  } { { "db/altsyncram_l092.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846983961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846983961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l092 drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated " "Elaborating entity \"altsyncram_l092\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846983961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_pma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_pma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_pma " "Found entity 1: decode_pma" {  } { { "db/decode_pma.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/decode_pma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846984002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846984002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_pma drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_pma:decode2 " "Elaborating entity \"decode_pma\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_pma:decode2\"" {  } { { "db/altsyncram_l092.tdf" "decode2" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846984003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i2a " "Found entity 1: decode_i2a" {  } { { "db/decode_i2a.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/decode_i2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846984036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846984036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i2a drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_i2a:rden_decode_a " "Elaborating entity \"decode_i2a\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_i2a:rden_decode_a\"" {  } { { "db/altsyncram_l092.tdf" "rden_decode_a" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846984037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728846984073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846984073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|mux_9hb:mux4 " "Elaborating entity \"mux_9hb\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|mux_9hb:mux4\"" {  } { { "db/altsyncram_l092.tdf" "mux4" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846984073 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[31\] " "Net \"pixel_address\[31\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[31\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[30\] " "Net \"pixel_address\[30\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[30\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[29\] " "Net \"pixel_address\[29\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[29\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[28\] " "Net \"pixel_address\[28\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[28\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[27\] " "Net \"pixel_address\[27\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[27\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[26\] " "Net \"pixel_address\[26\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[26\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[25\] " "Net \"pixel_address\[25\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[25\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[24\] " "Net \"pixel_address\[24\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[24\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[23\] " "Net \"pixel_address\[23\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[23\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[22\] " "Net \"pixel_address\[22\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[22\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[21\] " "Net \"pixel_address\[21\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[21\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[20\] " "Net \"pixel_address\[20\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[20\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[19\] " "Net \"pixel_address\[19\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[19\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[18\] " "Net \"pixel_address\[18\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[18\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[31\] " "Net \"pixel_data\[31\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[31\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[30\] " "Net \"pixel_data\[30\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[30\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[29\] " "Net \"pixel_data\[29\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[29\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[28\] " "Net \"pixel_data\[28\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[28\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[27\] " "Net \"pixel_data\[27\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[27\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[26\] " "Net \"pixel_data\[26\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[26\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[25\] " "Net \"pixel_data\[25\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[25\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[24\] " "Net \"pixel_data\[24\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[24\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[23\] " "Net \"pixel_data\[23\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[23\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[22\] " "Net \"pixel_data\[22\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[22\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[21\] " "Net \"pixel_data\[21\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[21\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[20\] " "Net \"pixel_data\[20\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[20\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[19\] " "Net \"pixel_data\[19\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[19\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[18\] " "Net \"pixel_data\[18\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[18\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[17\] " "Net \"pixel_data\[17\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[17\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[16\] " "Net \"pixel_data\[16\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[16\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[15\] " "Net \"pixel_data\[15\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[15\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[14\] " "Net \"pixel_data\[14\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[14\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[13\] " "Net \"pixel_data\[13\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[13\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[12\] " "Net \"pixel_data\[12\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[12\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[11\] " "Net \"pixel_data\[11\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[11\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[10\] " "Net \"pixel_data\[10\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[10\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[9\] " "Net \"pixel_data\[9\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[9\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[8\] " "Net \"pixel_data\[8\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[8\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984136 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1728846984136 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[31\] " "Net \"pixel_address\[31\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[31\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[30\] " "Net \"pixel_address\[30\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[30\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[29\] " "Net \"pixel_address\[29\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[29\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[28\] " "Net \"pixel_address\[28\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[28\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[27\] " "Net \"pixel_address\[27\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[27\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[26\] " "Net \"pixel_address\[26\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[26\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[25\] " "Net \"pixel_address\[25\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[25\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[24\] " "Net \"pixel_address\[24\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[24\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[23\] " "Net \"pixel_address\[23\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[23\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[22\] " "Net \"pixel_address\[22\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[22\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[21\] " "Net \"pixel_address\[21\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[21\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[20\] " "Net \"pixel_address\[20\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[20\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[19\] " "Net \"pixel_address\[19\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[19\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[18\] " "Net \"pixel_address\[18\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[18\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[31\] " "Net \"pixel_data\[31\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[31\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[30\] " "Net \"pixel_data\[30\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[30\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[29\] " "Net \"pixel_data\[29\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[29\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[28\] " "Net \"pixel_data\[28\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[28\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[27\] " "Net \"pixel_data\[27\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[27\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[26\] " "Net \"pixel_data\[26\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[26\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[25\] " "Net \"pixel_data\[25\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[25\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[24\] " "Net \"pixel_data\[24\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[24\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[23\] " "Net \"pixel_data\[23\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[23\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[22\] " "Net \"pixel_data\[22\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[22\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[21\] " "Net \"pixel_data\[21\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[21\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[20\] " "Net \"pixel_data\[20\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[20\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[19\] " "Net \"pixel_data\[19\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[19\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[18\] " "Net \"pixel_data\[18\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[18\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[17\] " "Net \"pixel_data\[17\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[17\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[16\] " "Net \"pixel_data\[16\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[16\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[15\] " "Net \"pixel_data\[15\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[15\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[14\] " "Net \"pixel_data\[14\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[14\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[13\] " "Net \"pixel_data\[13\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[13\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[12\] " "Net \"pixel_data\[12\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[12\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[11\] " "Net \"pixel_data\[11\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[11\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[10\] " "Net \"pixel_data\[10\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[10\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[9\] " "Net \"pixel_data\[9\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[9\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[8\] " "Net \"pixel_data\[8\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[8\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984137 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1728846984137 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[31\] " "Net \"pixel_address\[31\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[31\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[30\] " "Net \"pixel_address\[30\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[30\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[29\] " "Net \"pixel_address\[29\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[29\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[28\] " "Net \"pixel_address\[28\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[28\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[27\] " "Net \"pixel_address\[27\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[27\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[26\] " "Net \"pixel_address\[26\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[26\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[25\] " "Net \"pixel_address\[25\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[25\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[24\] " "Net \"pixel_address\[24\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[24\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[23\] " "Net \"pixel_address\[23\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[23\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[22\] " "Net \"pixel_address\[22\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[22\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[21\] " "Net \"pixel_address\[21\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[21\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[20\] " "Net \"pixel_address\[20\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[20\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[19\] " "Net \"pixel_address\[19\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[19\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_address\[18\] " "Net \"pixel_address\[18\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_address\[18\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[31\] " "Net \"pixel_data\[31\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[31\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[30\] " "Net \"pixel_data\[30\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[30\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[29\] " "Net \"pixel_data\[29\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[29\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[28\] " "Net \"pixel_data\[28\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[28\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[27\] " "Net \"pixel_data\[27\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[27\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[26\] " "Net \"pixel_data\[26\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[26\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[25\] " "Net \"pixel_data\[25\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[25\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[24\] " "Net \"pixel_data\[24\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[24\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[23\] " "Net \"pixel_data\[23\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[23\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[22\] " "Net \"pixel_data\[22\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[22\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[21\] " "Net \"pixel_data\[21\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[21\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[20\] " "Net \"pixel_data\[20\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[20\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[19\] " "Net \"pixel_data\[19\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[19\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[18\] " "Net \"pixel_data\[18\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[18\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[17\] " "Net \"pixel_data\[17\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[17\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[16\] " "Net \"pixel_data\[16\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[16\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[15\] " "Net \"pixel_data\[15\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[15\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[14\] " "Net \"pixel_data\[14\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[14\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[13\] " "Net \"pixel_data\[13\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[13\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[12\] " "Net \"pixel_data\[12\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[12\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[11\] " "Net \"pixel_data\[11\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[11\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[10\] " "Net \"pixel_data\[10\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[10\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[9\] " "Net \"pixel_data\[9\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[9\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_data\[8\] " "Net \"pixel_data\[8\]\" is missing source, defaulting to GND" {  } { { "main.sv" "pixel_data\[8\]" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728846984138 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1728846984138 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728846984430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728846984584 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728846984791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728846984989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728846984989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728846985048 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728846985048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728846985048 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728846985048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728846985048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728846985061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 13:16:25 2024 " "Processing ended: Sun Oct 13 13:16:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728846985061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728846985061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728846985061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728846985061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1728846986042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728846986042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 13:16:25 2024 " "Processing started: Sun Oct 13 13:16:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728846986042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728846986042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RIDA -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RIDA -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728846986042 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728846986120 ""}
{ "Info" "0" "" "Project  = RIDA" {  } {  } 0 0 "Project  = RIDA" 0 0 "Fitter" 0 0 1728846986121 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1728846986121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1728846986203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1728846986203 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728846986214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728846986241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728846986241 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a96 " "Atom \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1728846986291 "|main|drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ram_block1a96"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1728846986291 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728846986479 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728846986495 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728846986590 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1728846986608 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1728846992989 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50~inputCLKENA0 337 global CLKCTRL_G6 " "clock_50~inputCLKENA0 with 337 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1728846993066 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1728846993066 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728846993066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728846993077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728846993077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728846993078 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1728846993078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1728846993078 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728846993078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1728846993671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728846993671 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1728846993687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1728846993687 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1728846993688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728846993739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1728846993740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728846993740 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728846993847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728846996895 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1728846997153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728847010856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728847036940 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728847044472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728847044472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728847045467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 3.5% " "6e+03 ns of routing delay (approximately 3.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1728847048297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1728847054260 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1728847054260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1728847095813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1728847095813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728847095816 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1728847097079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728847097182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728847097929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728847097930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728847098639 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728847101059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728847101332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7388 " "Peak virtual memory: 7388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728847101920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 13:18:21 2024 " "Processing ended: Sun Oct 13 13:18:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728847101920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728847101920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:10 " "Total CPU time (on all processors): 00:03:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728847101920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728847101920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1728847102828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728847102828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 13:18:22 2024 " "Processing started: Sun Oct 13 13:18:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728847102828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1728847102828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RIDA -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RIDA -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1728847102828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1728847103412 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1728847107554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728847107887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 13:18:27 2024 " "Processing ended: Sun Oct 13 13:18:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728847107887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728847107887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728847107887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1728847107887 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1728847108508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1728847108898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728847108898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 13:18:28 2024 " "Processing started: Sun Oct 13 13:18:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728847108898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1728847108898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RIDA -c main " "Command: quartus_sta RIDA -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1728847108898 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1728847108981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1728847109428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1728847109428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847109454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847109454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1728847109861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847109861 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " "create_clock -period 1.000 -name controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1728847109871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " "create_clock -period 1.000 -name clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1728847109871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1728847109871 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847109871 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1728847109888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847109892 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1728847109893 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1728847109899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728847109957 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728847109957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.209 " "Worst-case setup slack is -4.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.209            -110.603 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -4.209            -110.603 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.649           -7231.182 clock_50  " "   -3.649           -7231.182 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.038             -30.686 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -2.038             -30.686 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847109959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 clock_50  " "    0.309               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.414               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.863               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847109968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728847109971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728847109973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32221.923 clock_50  " "   -2.174          -32221.923 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.555 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.394             -14.555 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.413 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.394              -8.413 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847109977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847109977 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847110019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847110019 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1728847110023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1728847110044 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1728847111267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847111392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728847111420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728847111420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.101 " "Worst-case setup slack is -4.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.101            -108.070 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -4.101            -108.070 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.205           -6304.353 clock_50  " "   -3.205           -6304.353 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.087             -30.942 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -2.087             -30.942 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847111421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.504 clock_50  " "   -0.112              -0.504 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.429               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.845               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847111429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728847111431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728847111434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32154.660 clock_50  " "   -2.174          -32154.660 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.430 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.394             -14.430 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.888 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.394              -8.888 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847111438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847111438 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847111483 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847111483 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1728847111486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1728847111609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1728847112740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847112875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728847112884 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728847112884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.724 " "Worst-case setup slack is -2.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.724           -4940.857 clock_50  " "   -2.724           -4940.857 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171             -57.287 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -2.171             -57.287 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944             -12.987 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.944             -12.987 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847112885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 clock_50  " "    0.115               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.145               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.442               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847112893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728847112894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728847112896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32094.502 clock_50  " "   -2.174          -32094.502 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.127               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.127               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847112900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847112900 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847112945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847112945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847112945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847112945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.253 ns " "Worst Case Available Settling Time: 0.253 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847112945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847112945 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847112945 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1728847112948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847113125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728847113132 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728847113132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.083 " "Worst-case setup slack is -2.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.083           -3691.231 clock_50  " "   -2.083           -3691.231 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000             -52.009 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -2.000             -52.009 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848             -11.551 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.848             -11.551 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847113134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.193 " "Worst-case hold slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193             -12.238 clock_50  " "   -0.193             -12.238 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.137               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.403               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847113141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728847113143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728847113145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32113.738 clock_50  " "   -2.174          -32113.738 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.119               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.132               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728847113149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728847113149 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847113194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847113194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847113194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847113194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.280 ns " "Worst Case Available Settling Time: 0.280 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847113194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728847113194 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728847113194 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1728847114196 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1728847114198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5316 " "Peak virtual memory: 5316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728847114245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 13:18:34 2024 " "Processing ended: Sun Oct 13 13:18:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728847114245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728847114245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728847114245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1728847114245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus Prime Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1728847114916 ""}
