{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 22:09:17 2014 " "Info: Processing started: Tue Nov 11 22:09:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "stat_prj EP2AGX260FF35C6 " "Info: Selected device EP2AGX260FF35C6 for design \"stat_prj\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "EP2AGX260FF35C6 " "Info: Compilation Report contains advance information. Specifications for device EP2AGX260FF35C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 0 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF35C6 " "Info: Device EP2AGX95EF35C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF35C6 " "Info: Device EP2AGX125EF35C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF35C6ES " "Info: Device EP2AGX125EF35C6ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190FF35C6 " "Info: Device EP2AGX190FF35C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AP26 " "Info: Pin ~ALTERA_nCEO~ is reserved at location AP26" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 1693 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 73 " "Critical Warning: No exact pin location assignment(s) for 73 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[15\] " "Info: Pin pkt_size_i\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[15] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[0\] " "Info: Pin rd_data_o\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[0] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[1\] " "Info: Pin rd_data_o\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[1] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[2\] " "Info: Pin rd_data_o\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[2] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[3\] " "Info: Pin rd_data_o\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[3] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[4\] " "Info: Pin rd_data_o\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[4] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[5\] " "Info: Pin rd_data_o\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[5] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[6\] " "Info: Pin rd_data_o\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[6] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[7\] " "Info: Pin rd_data_o\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[7] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[8\] " "Info: Pin rd_data_o\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[8] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[9\] " "Info: Pin rd_data_o\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[9] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[10\] " "Info: Pin rd_data_o\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[10] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[11\] " "Info: Pin rd_data_o\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[11] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[12\] " "Info: Pin rd_data_o\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[12] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[13\] " "Info: Pin rd_data_o\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[13] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[14\] " "Info: Pin rd_data_o\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[14] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[15\] " "Info: Pin rd_data_o\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[15] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[16\] " "Info: Pin rd_data_o\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[16] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[17\] " "Info: Pin rd_data_o\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[17] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[18\] " "Info: Pin rd_data_o\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[18] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[19\] " "Info: Pin rd_data_o\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[19] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[20\] " "Info: Pin rd_data_o\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[20] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[21\] " "Info: Pin rd_data_o\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[21] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[22\] " "Info: Pin rd_data_o\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[22] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[23\] " "Info: Pin rd_data_o\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[23] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[24\] " "Info: Pin rd_data_o\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[24] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[25\] " "Info: Pin rd_data_o\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[25] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[26\] " "Info: Pin rd_data_o\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[26] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[27\] " "Info: Pin rd_data_o\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[27] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[28\] " "Info: Pin rd_data_o\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[28] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[29\] " "Info: Pin rd_data_o\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[29] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[30\] " "Info: Pin rd_data_o\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[30] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[31\] " "Info: Pin rd_data_o\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[31] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_val_o " "Info: Pin rd_data_val_o not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_val_o } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 18 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_val_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[0\] " "Info: Pin rd_flow_num_i\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[0] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[8\] " "Info: Pin rd_flow_num_i\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[8] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[9\] " "Info: Pin rd_flow_num_i\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[9] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[7\] " "Info: Pin rd_flow_num_i\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[7] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[5\] " "Info: Pin rd_flow_num_i\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[5] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[6\] " "Info: Pin rd_flow_num_i\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[6] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[1\] " "Info: Pin rd_flow_num_i\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[1] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_stb_i " "Info: Pin rd_stb_i not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_stb_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 14 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_stb_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[4\] " "Info: Pin rd_flow_num_i\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[4] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[2\] " "Info: Pin rd_flow_num_i\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[2] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[3\] " "Info: Pin rd_flow_num_i\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[3] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_i " "Info: Pin clk_i not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { clk_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_i " "Info: Pin rst_i not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rst_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[0\] " "Info: Pin rx_flow_num_i\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[0] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_en_i " "Info: Pin pkt_size_en_i not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_en_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_en_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[0\] " "Info: Pin pkt_size_i\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[0] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[8\] " "Info: Pin rx_flow_num_i\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[8] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[2\] " "Info: Pin rx_flow_num_i\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[2] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[9\] " "Info: Pin rx_flow_num_i\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[9] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[7\] " "Info: Pin rx_flow_num_i\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[7] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[5\] " "Info: Pin rx_flow_num_i\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[5] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[6\] " "Info: Pin rx_flow_num_i\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[6] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[1\] " "Info: Pin rx_flow_num_i\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[1] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[4\] " "Info: Pin rx_flow_num_i\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[4] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[3\] " "Info: Pin rx_flow_num_i\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[3] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[1\] " "Info: Pin pkt_size_i\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[1] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[2\] " "Info: Pin pkt_size_i\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[2] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[3\] " "Info: Pin pkt_size_i\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[3] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[4\] " "Info: Pin pkt_size_i\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[4] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[5\] " "Info: Pin pkt_size_i\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[5] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[6\] " "Info: Pin pkt_size_i\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[6] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[7\] " "Info: Pin pkt_size_i\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[7] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[8\] " "Info: Pin pkt_size_i\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[8] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[9\] " "Info: Pin pkt_size_i\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[9] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[10\] " "Info: Pin pkt_size_i\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[10] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[11\] " "Info: Pin pkt_size_i\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[11] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[12\] " "Info: Pin pkt_size_i\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[12] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[13\] " "Info: Pin pkt_size_i\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[13] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[14\] " "Info: Pin pkt_size_i\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[14] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[0\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[0\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "wr_en_ptr\|combout " "Warning: Node \"wr_en_ptr\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[4\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[4\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[8\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[8\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[9\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[9\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[7\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[7\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[5\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[5\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[6\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[6\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[1\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[1\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[2\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[2\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rx_flow_num_i_tmp\[3\]\|combout " "Warning: Node \"rx_flow_num_i_tmp\[3\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[0\]\|combout " "Warning: Node \"pkt_size_i_tmp\[0\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~0\|combout " "Warning: Node \"mem~0\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[1\]\|combout " "Warning: Node \"pkt_size_i_tmp\[1\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~1\|combout " "Warning: Node \"mem~1\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[2\]\|combout " "Warning: Node \"pkt_size_i_tmp\[2\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~2\|combout " "Warning: Node \"mem~2\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[3\]\|combout " "Warning: Node \"pkt_size_i_tmp\[3\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~3\|combout " "Warning: Node \"mem~3\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[4\]\|combout " "Warning: Node \"pkt_size_i_tmp\[4\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~4\|combout " "Warning: Node \"mem~4\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[5\]\|combout " "Warning: Node \"pkt_size_i_tmp\[5\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~5\|combout " "Warning: Node \"mem~5\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[6\]\|combout " "Warning: Node \"pkt_size_i_tmp\[6\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~6\|combout " "Warning: Node \"mem~6\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[7\]\|combout " "Warning: Node \"pkt_size_i_tmp\[7\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~7\|combout " "Warning: Node \"mem~7\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[8\]\|combout " "Warning: Node \"pkt_size_i_tmp\[8\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~8\|combout " "Warning: Node \"mem~8\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[9\]\|combout " "Warning: Node \"pkt_size_i_tmp\[9\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~9\|combout " "Warning: Node \"mem~9\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[10\]\|combout " "Warning: Node \"pkt_size_i_tmp\[10\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~10\|combout " "Warning: Node \"mem~10\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[11\]\|combout " "Warning: Node \"pkt_size_i_tmp\[11\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~11\|combout " "Warning: Node \"mem~11\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[12\]\|combout " "Warning: Node \"pkt_size_i_tmp\[12\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~12\|combout " "Warning: Node \"mem~12\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[13\]\|combout " "Warning: Node \"pkt_size_i_tmp\[13\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~13\|combout " "Warning: Node \"mem~13\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pkt_size_i_tmp\[14\]\|combout " "Warning: Node \"pkt_size_i_tmp\[14\]\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~14\|combout " "Warning: Node \"mem~14\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~15\|combout " "Warning: Node \"mem~15\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~16\|combout " "Warning: Node \"mem~16\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~17\|combout " "Warning: Node \"mem~17\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~18\|combout " "Warning: Node \"mem~18\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~19\|combout " "Warning: Node \"mem~19\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~20\|combout " "Warning: Node \"mem~20\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~21\|combout " "Warning: Node \"mem~21\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~22\|combout " "Warning: Node \"mem~22\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~23\|combout " "Warning: Node \"mem~23\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~24\|combout " "Warning: Node \"mem~24\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~25\|combout " "Warning: Node \"mem~25\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~26\|combout " "Warning: Node \"mem~26\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~27\|combout " "Warning: Node \"mem~27\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~28\|combout " "Warning: Node \"mem~28\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~29\|combout " "Warning: Node \"mem~29\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~30\|combout " "Warning: Node \"mem~30\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem~31\|combout " "Warning: Node \"mem~31\|combout\" is a latch" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stat_prj.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'stat_prj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: always1~2  from: dataa  to: combout " "Info: Cell: always1~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a0\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a0~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a0\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a0~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a10\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a10~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a10\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a10~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a11\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a11~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a11\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a11~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a12\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a12~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a12\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a12~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a13\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a13~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a13\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a13~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a14\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a14~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a14\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a14~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a1\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a1~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a1\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a1~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a2\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a2~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a2\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a2~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a3\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a3~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a3\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a3~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a4\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a4~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a4\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a4~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a5\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a5~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a5\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a5~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a6\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a6~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a6\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a6~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a7\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a7~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a7\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a7~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a8\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a8~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a8\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a8~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a9\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a9~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_0\|auto_generated\|ram_block1a9\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_0\|altsyncram_28i1:auto_generated\|ram_block1a9~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a0\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a0~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a0\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a0~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a10\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a10~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a10\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a10~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a11\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a11~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a11\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a11~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a12\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a12~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a12\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a12~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a13\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a13~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a13\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a13~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a14\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a14~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a14\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a14~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a1\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a1~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a1\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a1~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a2\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a2~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a2\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a2~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a3\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a3~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a3\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a3~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a4\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a4~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a4\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a4~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a5\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a5~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a5\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a5~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a6\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a6~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a6\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a6~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a7\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a7~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a7\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a7~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a8\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a8~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a8\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a8~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a9\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a9~portb_memory_reg " "Info: From: fifo_buf_data\|buf_mem_rtl_1\|auto_generated\|ram_block1a9\|clk0  to: fifo:fifo_buf_data\|altsyncram:buf_mem_rtl_1\|altsyncram_28i1:auto_generated\|ram_block1a9~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a0\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a0~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a0\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a0~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a1\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a1~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a1\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a1~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a2\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a2~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a2\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a2~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a3\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a3~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a3\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a3~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a4\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a4~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a4\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a4~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a5\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a5~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a5\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a5~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a6\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a6~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a6\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a6~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a7\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a7~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a7\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a7~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a8\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a8~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a8\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a8~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a9\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a9~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_2\|auto_generated\|ram_block1a9\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_2\|altsyncram_o7i1:auto_generated\|ram_block1a9~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a0\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a0~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a0\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a0~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a1\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a1~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a1\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a1~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a2\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a2~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a2\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a2~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a3\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a3~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a3\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a3~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a4\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a4~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a4\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a4~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a5\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a5~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a5\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a5~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a6\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a6~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a6\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a6~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a7\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a7~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a7\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a7~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a8\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a8~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a8\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a8~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a9\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a9~portb_memory_reg " "Info: From: fifo_buf_ptr\|buf_mem_rtl_3\|auto_generated\|ram_block1a9\|clk0  to: fifo:fifo_buf_ptr\|altsyncram:buf_mem_rtl_3\|altsyncram_o7i1:auto_generated\|ram_block1a9~portb_memory_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_CLOCK_UNCERTAINTY_NUMBERS_ARE_PRELIMINARY" "Arria II GX " "Warning: Clock uncertainty characteristics of the Arria II GX device family are preliminary" {  } {  } 0 0 "Clock uncertainty characteristics of the %1!s! device family are preliminary" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rst_i\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rst_i\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rst_i\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rst_i\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rst_i\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rst_i\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rst_i\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rst_i\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rst_i\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rst_i\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rst_i\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rst_i\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rst_i\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rst_i\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rst_i\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rst_i\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rd_flow_num_i\[0\]\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{rst_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{rst_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{rst_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{rst_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{rst_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{rst_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{rst_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{rst_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{rst_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{rst_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{rst_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{rst_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{rst_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{rst_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{rst_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{rst_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{clk_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -rise_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pkt_size_en_i\}\] -fall_to \[get_clocks \{clk_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rst_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rst_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rst_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rst_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rst_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rst_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rst_i\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rst_i\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rst_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rst_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rst_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rst_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rst_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rst_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rst_i\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rst_i\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -rise_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_i\}\] -fall_to \[get_clocks \{rd_flow_num_i\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN AJ19 (CLK6, DIFFCLK_0p)) " "Info: Automatically promoted node clk_i~input (placed in PIN AJ19 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_wr_t\[0\] " "Info: Destination node state_wr_t\[0\]" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 135 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_wr_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[9\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[9\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[1\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[1\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 37 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[3\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[3\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 35 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[0\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[0\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 38 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[2\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[2\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 36 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[4\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[4\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 34 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[5\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[5\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[6\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[6\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:fifo_buf_ptr\|buf_out\[7\] " "Info: Destination node fifo:fifo_buf_ptr\|buf_out\[7\]" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 55 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:fifo_buf_ptr|buf_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 8 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 1662 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Info: Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pkt_size_i_tmp\[1\]~0  " "Info: Automatically promoted node pkt_size_i_tmp\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i_tmp[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 821 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "72 unused 2.5V 39 33 0 " "Info: Number of I/O pins in group: 72 (unused VREF, 2.5V VCCIO, 39 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL3 does not use undetermined 0 0 " "Info: I/O bank number QL3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL2 does not use undetermined 0 0 " "Info: I/O bank number QL2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "Info: I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "Info: I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "Info: I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 32 " "Info: I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 67 " "Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 72 " "Info: I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4B does not use undetermined 0 32 " "Info: I/O bank number 4B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5B does not use undetermined 0 32 " "Info: I/O bank number 5B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 64 " "Info: I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 64 " "Info: I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6B does not use undetermined 0 32 " "Info: I/O bank number 6B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7B does not use undetermined 0 32 " "Info: I/O bank number 7B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 68 " "Info: I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 72 " "Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 32 " "Info: I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "Info: I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Info: Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Info: Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X62_Y24 X73_Y35 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X62_Y24 to location X73_Y35" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP2AGX260FF35C6 " "Warning: Timing characteristics of device EP2AGX260FF35C6 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/stat/stat_prj.fit.smsg " "Info: Generated suppressed messages file D:/altera/stat/stat_prj.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 64 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Info: Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 22:11:06 2014 " "Info: Processing ended: Tue Nov 11 22:11:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Info: Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Info: Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
