# D Flip-Flop
Pin Map:
  1CLR:   1
  1D:     2
  1CLK:   3
  1PRE:   4
  1Q:     5
  1Qnot:  6
  2Qnot:  8
  2Q:     9
  2PRE:   10
  2CLK:   11
  2D:     12
  2CLR:   13

Truth Table:
  - {PRE: 0, CLR: 1, CLK: X, D: X, Q: 1, Qnot: 0}
  - {PRE: 1, CLR: 0, CLK: X, D: X, Q: 0, Qnot: 1}
  - {PRE: 0, CLR: 0, CLK: X, D: X, Q: 1, Qnot: 1}
  - {PRE: 1, CLR: 1, CLK: R_CLK, D: 1, Q: 1, Qnot: 0}
  - {PRE: 1, CLR: 1, CLK: R_CLK, D: 0, Q: 0, Qnot: 1}
  - {PRE: 1, CLR: 1, CLK: 0, D: X, Q: Q_0, Qnot: Q_0} # Q_0 is value before clock

Tests:
  D Flip-Flop 1:
    Inputs:
      1PRE: PRE
      1CLR: CLR
      1CLK: CLK
      1D: D
    Outputs:
      1Q: Q
      1Qnot: Qnot

  D Flip-Flop 2:
    Inputs:
      2PRE: PRE
      2CLR: CLR
      2CLK: CLK
      2D: D
    Outputs:
      2Q: Q
      2Qnot: Qnot

Voltage Thresholds:
  Vil: 0.8
  Vih: 2
  Vol: 0.33
  Voh: 3.84

Test Parameters:
  VCC Pin: 14
  GND Pin: 7
  Vref: [2.5, 3.3, 4, 4.5, 5]
  CLK Freq: -1