Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu May  2 15:39:05 2019
| Host         : 0027fb2bf205 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mitx_petalinux_wrapper_timing_summary_routed.rpt -rpx mitx_petalinux_wrapper_timing_summary_routed.rpx
| Design       : mitx_petalinux_wrapper
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0               121059        0.037        0.000                      0               121059        1.100        0.000                       0                 55301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                         ------------         ----------      --------------
clk_fpga_0                                                    {0.000 5.000}        10.000          100.000         
pl_clk_p                                                      {0.000 2.500}        5.000           200.000         
  clk_out1_mitx_petalinux_clk_wiz_0_1                         {0.000 40.690}       81.380          12.288          
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {0.000 162.761}      325.521         3.072           
  clkfbout_mitx_petalinux_clk_wiz_0_1                         {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                          0.431        0.000                      0               120563        0.037        0.000                      0               120563        4.220        0.000                       0                 55132  
pl_clk_p                                                                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_mitx_petalinux_clk_wiz_0_1                              80.136        0.000                      0                    2        0.320        0.000                      0                    2       40.290        0.000                       0                     4  
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072      156.589        0.000                      0                  285        0.244        0.000                      0                  285      162.361        0.000                       0                   161  
  clkfbout_mitx_petalinux_clk_wiz_0_1                                                                                                                                                                          43.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  clk_out1_mitx_petalinux_clk_wiz_0_1                            76.126        0.000                      0                    1        1.621        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                ----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                         clk_fpga_0                                                clk_fpga_0                                                      3.729        0.000                      0                  175        0.321        0.000                      0                  175  
**async_default**                                         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072      323.500        0.000                      0                   34        0.323        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[0]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_157
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[10]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_147
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[11]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_146
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[12]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_145
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[13]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_144
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[14]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_143
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[15]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_142
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[16]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_141
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[17]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_140
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 5.181ns (62.230%)  route 3.145ns (37.770%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.484     3.132    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/ap_clk
    SLICE_X158Y116       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_fdre_C_Q)         0.308     3.440 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/tmp_58_i_i_reg_2072_reg[3]/Q
                         net (fo=12, routed)          3.095     6.535    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/Q[3]
    DSP48_X14Y49         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.421     9.956 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1/PCOUT[47]
                         net (fo=1, routed)           0.050    10.006    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__1_n_110
    DSP48_X14Y50         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.452    11.458 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2/PCOUT[18]
                         net (fo=1, routed)           0.000    11.458    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product__2_n_139
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.499    13.042    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/ap_clk
    DSP48_X14Y51         DSP48E1                                      r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1/CLK
                         clock pessimism              0.187    13.229    
                         clock uncertainty           -0.154    13.075    
    DSP48_X14Y51         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.187    11.888    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg__1
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.304ns (71.199%)  route 0.123ns (28.801%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.614     1.403    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/ap_clk
    SLICE_X119Y248       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y248       FDRE (Prop_fdre_C_Q)         0.100     1.503 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/din0_buf1_reg[1]/Q
                         net (fo=1, routed)           0.122     1.625    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[1]
    SLICE_X118Y248       LUT2 (Prop_lut2_I1_O)        0.028     1.653 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.653    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[1]
    SLICE_X118Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     1.761 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.761    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_4
    SLICE_X118Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.788 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.789    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X118Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.830 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.830    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[8]
    SLICE_X118Y250       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.940     1.778    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X118Y250       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.077     1.701    
    SLICE_X118Y250       FDRE (Hold_fdre_C_D)         0.092     1.793    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/din1_buf1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.157ns (49.145%)  route 0.162ns (50.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.621     1.410    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/ap_clk
    SLICE_X27Y150        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/din1_buf1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_fdre_C_Q)         0.091     1.501 f  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/din1_buf1_reg[30]/Q
                         net (fo=7, routed)           0.162     1.663    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/s_axis_b_tdata[7]
    SLICE_X27Y149        LUT5 (Prop_lut5_I3_O)        0.066     1.729 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.729    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X27Y149        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.842     1.680    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X27Y149        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.049     1.631    
    SLICE_X27Y149        FDRE (Hold_fdre_C_D)         0.060     1.691    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/remd_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/dividend_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.342ns (76.259%)  route 0.106ns (23.741%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.543     1.332    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/ap_clk
    SLICE_X129Y196       FDRE                                         r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/remd_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y196       FDRE (Prop_fdre_C_Q)         0.100     1.432 f  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/remd_tmp_reg[9]/Q
                         net (fo=4, routed)           0.106     1.538    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/remd_reg[31][9]
    SLICE_X128Y196       LUT2 (Prop_lut2_I1_O)        0.028     1.566 r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.566    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__1_i_3_n_4
    SLICE_X128Y196       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.645 r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__1_n_4
    SLICE_X128Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.672 r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.672    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__2_n_4
    SLICE_X128Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.699 r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.699    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__3_n_4
    SLICE_X128Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.726 r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.726    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__4_n_4
    SLICE_X128Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.753 r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.753    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__5_n_4
    SLICE_X128Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.780 r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     1.780    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/p_2_out[0]
    SLICE_X128Y201       FDRE                                         r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/dividend_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.850     1.688    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/ap_clk
    SLICE_X128Y201       FDRE                                         r  mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/dividend_tmp_reg[0]/C
                         clock pessimism             -0.057     1.631    
    SLICE_X128Y201       FDRE (Hold_fdre_C_D)         0.110     1.741    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/Echo_srem_32ns_14dEe_U3/Echo_srem_32ns_14dEe_div_U/Echo_srem_32ns_14dEe_div_u_0/dividend_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/compressor_0/inst/compressor_CTRL_BUS_s_axi_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/axi_interconnect_0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.733     1.522    mitx_petalinux_i/synth_mods/compressor_0/inst/compressor_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X65Y291        FDRE                                         r  mitx_petalinux_i/synth_mods/compressor_0/inst/compressor_CTRL_BUS_s_axi_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     1.622 r  mitx_petalinux_i/synth_mods/compressor_0/inst/compressor_CTRL_BUS_s_axi_U/rdata_reg[21]/Q
                         net (fo=1, routed)           0.055     1.677    mitx_petalinux_i/synth_mods/axi_interconnect_0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X64Y291        SRLC32E                                      r  mitx_petalinux_i/synth_mods/axi_interconnect_0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.980     1.818    mitx_petalinux_i/synth_mods/axi_interconnect_0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X64Y291        SRLC32E                                      r  mitx_petalinux_i/synth_mods/axi_interconnect_0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.285     1.533    
    SLICE_X64Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.635    mitx_petalinux_i/synth_mods/axi_interconnect_0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_27_reg_1608_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.658%)  route 0.108ns (54.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.613     1.402    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_clk
    SLICE_X119Y245       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_27_reg_1608_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y245       FDRE (Prop_fdre_C_Q)         0.091     1.493 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_27_reg_1608_reg[9]/Q
                         net (fo=1, routed)           0.108     1.601    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_27_reg_1608[9]
    SLICE_X120Y246       SRLC32E                                      r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.841     1.679    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_clk
    SLICE_X120Y246       SRLC32E                                      r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[9]_srl32/CLK
                         clock pessimism             -0.242     1.437    
    SLICE_X120Y246       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.555    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.865%)  route 0.107ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.819     1.608    mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X53Y312        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y312        FDRE (Prop_fdre_C_Q)         0.091     1.699 r  mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.107     1.806    mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X50Y312        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.086     1.924    mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y312        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     1.642    
    SLICE_X50Y312        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.760    mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_27_reg_1608_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.954%)  route 0.107ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.613     1.402    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_clk
    SLICE_X119Y245       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_27_reg_1608_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y245       FDRE (Prop_fdre_C_Q)         0.091     1.493 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_27_reg_1608_reg[6]/Q
                         net (fo=1, routed)           0.107     1.600    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_27_reg_1608[6]
    SLICE_X120Y245       SRLC32E                                      r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.841     1.679    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_clk
    SLICE_X120Y245       SRLC32E                                      r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[6]_srl32/CLK
                         clock pessimism             -0.242     1.437    
    SLICE_X120Y245       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.553    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.091ns (44.849%)  route 0.112ns (55.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.821     1.610    mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X55Y302        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y302        FDRE (Prop_fdre_C_Q)         0.091     1.701 r  mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.813    mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X52Y302        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.090     1.928    mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X52Y302        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     1.646    
    SLICE_X52Y302        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.764    mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.316ns (71.986%)  route 0.123ns (28.014%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.614     1.403    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/ap_clk
    SLICE_X119Y248       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y248       FDRE (Prop_fdre_C_Q)         0.100     1.503 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/din0_buf1_reg[1]/Q
                         net (fo=1, routed)           0.122     1.625    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[1]
    SLICE_X118Y248       LUT2 (Prop_lut2_I1_O)        0.028     1.653 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.653    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[1]
    SLICE_X118Y248       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     1.761 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.761    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_4
    SLICE_X118Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.788 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.789    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X118Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.842 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.842    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[10]
    SLICE_X118Y250       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.940     1.778    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X118Y250       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.077     1.701    
    SLICE_X118Y250       FDRE (Hold_fdre_C_D)         0.092     1.793    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U11/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.197ns (57.740%)  route 0.144ns (42.260%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.575     1.364    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X64Y150        FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.118     1.482 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.144     1.626    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_4_[9]
    SLICE_X65Y149        LUT3 (Prop_lut3_I2_O)        0.028     1.654 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0__0/O
                         net (fo=1, routed)           0.000     1.654    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/opt_has_pipe.first_q_reg[1][3]
    SLICE_X65Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.705 r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.705    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[15]
    SLICE_X65Y149        FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.795     1.633    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X65Y149        FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
                         clock pessimism             -0.049     1.584    
    SLICE_X65Y149        FDRE (Hold_fdre_C_D)         0.071     1.655    mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.623         10.000      6.377      DSP48_X7Y54     mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.124         10.000      6.876      DSP48_X7Y58     mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB18_X6Y68    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/mask_1_reg_1922_reg[35]_i_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X6Y68    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/mask_1_reg_1922_reg[35]_i_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB18_X6Y69    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/mask_1_reg_1922_reg[51]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X6Y69    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/mask_1_reg_1922_reg[51]_i_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB18_X3Y82    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/mask_reg_1703_reg[35]_i_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X3Y82    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/mask_reg_1703_reg[35]_i_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB18_X3Y83    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/mask_reg_1703_reg[51]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X3Y83    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/mask_reg_1703_reg[51]_i_2/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y305   mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y305   mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y305   mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y305   mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y306   mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y306   mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y306   mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y306   mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X56Y302   mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X54Y302   mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X88Y318   mitx_petalinux_i/converter_0/inst/ap_enable_reg_pp0_iter4_reg_srl3___inst_ap_enable_reg_pp0_iter4_reg_r_66/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y253   mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_sitofp_3eOg_U5/envelope_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y159   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X48Y256   mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_sitofp_3eOg_U6/envelope_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X48Y256   mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_sitofp_3eOg_U6/envelope_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X62Y153   mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_sitofp_32jbC_U7/vibrato_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X138Y249  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U10/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X138Y249  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U10/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X106Y172  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_sitofp_3eOg_U10/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X156Y243  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_sitofp_3eOg_U12/FM_Synth_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk_p
  To Clock:  pl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.136ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.404ns (40.700%)  route 0.589ns (59.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 79.635 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.246    -2.012 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.589    -1.424    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X103Y251       LUT2 (Prop_lut2_I0_O)        0.158    -1.266 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.266    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_4
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536    79.635    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.513    79.122    
                         clock uncertainty           -0.287    78.835    
    SLICE_X103Y251       FDCE (Setup_fdce_C_D)        0.035    78.870    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                         78.870    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                 80.136    

Slack (MET) :             80.153ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.415ns (41.350%)  route 0.589ns (58.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 79.635 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.246    -2.012 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.589    -1.424    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X103Y251       LUT1 (Prop_lut1_I0_O)        0.169    -1.255 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.255    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536    79.635    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism             -0.513    79.122    
                         clock uncertainty           -0.287    78.835    
    SLICE_X103Y251       FDCE (Setup_fdce_C_D)        0.063    78.898    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                         78.898    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                 80.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.160ns (40.545%)  route 0.235ns (59.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.091    -0.484 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.235    -0.249    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X103Y251       LUT1 (Prop_lut1_I0_O)        0.069    -0.180 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.180    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism              0.013    -0.575    
    SLICE_X103Y251       FDCE (Hold_fdce_C_D)         0.075    -0.500    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.157ns (40.089%)  route 0.235ns (59.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.091    -0.484 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.235    -0.249    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X103Y251       LUT2 (Prop_lut2_I0_O)        0.066    -0.183 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.183    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_4
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.013    -0.575    
    SLICE_X103Y251       FDCE (Hold_fdce_C_D)         0.060    -0.515    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         81.380      79.780     BUFGCTRL_X0Y17   mitx_petalinux_i/audio_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         81.380      80.630     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         81.380      80.680     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X103Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      156.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      162.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.589ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.876ns (15.971%)  route 4.609ns (84.029%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 165.181 - 162.761 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.941     2.313    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X86Y317        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y317        FDRE (Prop_fdre_C_Q)         0.308     2.621 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/Q
                         net (fo=18, routed)          0.831     3.452    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1]
    SLICE_X88Y321        LUT4 (Prop_lut4_I2_O)        0.053     3.505 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_8/O
                         net (fo=2, routed)           0.458     3.963    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_8_n_4
    SLICE_X89Y321        LUT5 (Prop_lut5_I2_O)        0.053     4.016 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.016    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/S[2]
    SLICE_X89Y321        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     4.251 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.251    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry_n_4
    SLICE_X89Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.309 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.309    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__0_n_4
    SLICE_X89Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.367 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.367    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__1_n_4
    SLICE_X89Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.425 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.558     4.983    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1__15
    SLICE_X90Y325        LUT6 (Prop_lut6_I0_O)        0.053     5.036 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_2/O
                         net (fo=1, routed)           2.762     7.798    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_2_n_4
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.957   165.181    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.068   165.250    
                         clock uncertainty           -0.287   164.963    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_D)       -0.576   164.387    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.387    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                156.589    

Slack (MET) :             156.797ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.322ns (6.250%)  route 4.830ns (93.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 165.182 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.127     3.710    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X95Y316        LUT1 (Prop_lut1_I0_O)        0.053     3.763 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          3.703     7.466    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    OLOGIC_X1Y313        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.958   165.182    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y313        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C  (IS_INVERTED)
                         clock pessimism              0.068   165.251    
                         clock uncertainty           -0.287   164.964    
    OLOGIC_X1Y313        FDRE (Setup_fdre_C_R)       -0.700   164.264    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg
  -------------------------------------------------------------------
                         required time                        164.264    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                156.797    

Slack (MET) :             157.153ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/CE
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.322ns (6.372%)  route 4.731ns (93.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 165.181 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.078     3.661    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/db[12].sync_reg_reg[1][12]
    SLICE_X95Y316        LUT3 (Prop_lut3_I2_O)        0.053     3.714 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1/O
                         net (fo=1, routed)           3.654     7.367    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1_n_4
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.957   165.181    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.068   165.250    
                         clock uncertainty           -0.287   164.963    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_CE)      -0.442   164.521    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.521    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                157.153    

Slack (MET) :             159.303ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.322ns (11.646%)  route 2.443ns (88.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 164.886 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.127     3.710    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X95Y316        LUT1 (Prop_lut1_I0_O)        0.053     3.763 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.316     5.079    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.662   164.886    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.147   165.034    
                         clock uncertainty           -0.287   164.747    
    SLICE_X91Y325        FDRE (Setup_fdre_C_R)       -0.365   164.382    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]
  -------------------------------------------------------------------
                         required time                        164.382    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                159.303    

Slack (MET) :             159.303ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.322ns (11.646%)  route 2.443ns (88.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 164.886 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.127     3.710    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X95Y316        LUT1 (Prop_lut1_I0_O)        0.053     3.763 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.316     5.079    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.662   164.886    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.147   165.034    
                         clock uncertainty           -0.287   164.747    
    SLICE_X91Y325        FDRE (Setup_fdre_C_R)       -0.365   164.382    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[19]
  -------------------------------------------------------------------
                         required time                        164.382    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                159.303    

Slack (MET) :             159.303ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.322ns (11.646%)  route 2.443ns (88.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 164.886 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.127     3.710    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X95Y316        LUT1 (Prop_lut1_I0_O)        0.053     3.763 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.316     5.079    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.662   164.886    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.147   165.034    
                         clock uncertainty           -0.287   164.747    
    SLICE_X91Y325        FDRE (Setup_fdre_C_R)       -0.365   164.382    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]
  -------------------------------------------------------------------
                         required time                        164.382    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                159.303    

Slack (MET) :             159.303ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.322ns (11.646%)  route 2.443ns (88.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 164.886 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.127     3.710    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X95Y316        LUT1 (Prop_lut1_I0_O)        0.053     3.763 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.316     5.079    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.662   164.886    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.147   165.034    
                         clock uncertainty           -0.287   164.747    
    SLICE_X91Y325        FDRE (Setup_fdre_C_R)       -0.365   164.382    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]
  -------------------------------------------------------------------
                         required time                        164.382    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                159.303    

Slack (MET) :             159.303ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.322ns (11.646%)  route 2.443ns (88.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 164.886 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.127     3.710    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X95Y316        LUT1 (Prop_lut1_I0_O)        0.053     3.763 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.316     5.079    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.662   164.886    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.147   165.034    
                         clock uncertainty           -0.287   164.747    
    SLICE_X91Y325        FDRE (Setup_fdre_C_R)       -0.365   164.382    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[27]
  -------------------------------------------------------------------
                         required time                        164.382    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                159.303    

Slack (MET) :             159.303ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.322ns (11.646%)  route 2.443ns (88.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 164.886 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.127     3.710    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X95Y316        LUT1 (Prop_lut1_I0_O)        0.053     3.763 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.316     5.079    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.662   164.886    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.147   165.034    
                         clock uncertainty           -0.287   164.747    
    SLICE_X91Y325        FDRE (Setup_fdre_C_R)       -0.365   164.382    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]
  -------------------------------------------------------------------
                         required time                        164.382    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                159.303    

Slack (MET) :             159.303ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.322ns (11.646%)  route 2.443ns (88.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 164.886 - 162.761 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.942     2.314    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X89Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y316        FDRE (Prop_fdre_C_Q)         0.269     2.583 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.127     3.710    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X95Y316        LUT1 (Prop_lut1_I0_O)        0.053     3.763 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.316     5.079    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   161.015    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   161.231 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   163.111    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.224 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.662   164.886    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.147   165.034    
                         clock uncertainty           -0.287   164.747    
    SLICE_X91Y325        FDRE (Setup_fdre_C_R)       -0.365   164.382    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[9]
  -------------------------------------------------------------------
                         required time                        164.382    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                159.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.451%)  route 0.201ns (57.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.758     1.268    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X96Y324        FDSE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y324        FDSE (Prop_fdse_C_Q)         0.118     1.386 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.201     1.586    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X97Y325        LUT5 (Prop_lut5_I1_O)        0.030     1.616 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.616    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X97Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.021     1.737    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X97Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.439     1.298    
    SLICE_X97Y325        FDRE (Hold_fdre_C_D)         0.075     1.373    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.129ns (36.820%)  route 0.221ns (63.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.758     1.268    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X97Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y325        FDRE (Prop_fdre_C_Q)         0.100     1.368 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.221     1.589    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[5]
    SLICE_X95Y324        LUT2 (Prop_lut2_I1_O)        0.029     1.618 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.618    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gc0.count_d1_reg[4][4]
    SLICE_X95Y324        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.021     1.737    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X95Y324        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism             -0.439     1.298    
    SLICE_X95Y324        FDCE (Hold_fdce_C_D)         0.075     1.373    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        0.352ns  (logic 0.151ns (42.904%)  route 0.201ns (57.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 164.508 - 162.761 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 164.036 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686   162.186    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100   162.286 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958   163.244    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.270 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.766   164.036    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X92Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y319        FDRE (Prop_fdre_C_Q)         0.123   164.159 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/Q
                         net (fo=13, routed)          0.201   164.360    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state[0]
    SLICE_X91Y319        LUT6 (Prop_lut6_I4_O)        0.028   164.388 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000   164.388    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt[2]_i_1_n_4
    SLICE_X91Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932   162.173    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124   162.297 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149   163.447    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   163.477 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.031   164.508    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.439   164.068    
    SLICE_X91Y319        FDRE (Hold_fdre_C_D)         0.068   164.136    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       -164.136    
                         arrival time                         164.388    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.146ns (42.119%)  route 0.201ns (57.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.758     1.268    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X96Y324        FDSE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y324        FDSE (Prop_fdse_C_Q)         0.118     1.386 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.201     1.586    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X97Y325        LUT4 (Prop_lut4_I1_O)        0.028     1.614 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.614    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X97Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.021     1.737    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X97Y325        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.439     1.298    
    SLICE_X97Y325        FDRE (Hold_fdre_C_D)         0.060     1.358    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.107ns (35.719%)  route 0.193ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.762     1.272    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.107     1.379 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.193     1.571    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/out
    SLICE_X99Y328        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.023     1.739    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X99Y328        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg/C
                         clock pessimism             -0.439     1.300    
    SLICE_X99Y328        FDRE (Hold_fdre_C_D)         0.009     1.309    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        0.380ns  (logic 0.153ns (40.226%)  route 0.227ns (59.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 164.508 - 162.761 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 164.036 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686   162.186    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100   162.286 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958   163.244    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.270 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.766   164.036    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X92Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y319        FDRE (Prop_fdre_C_Q)         0.123   164.159 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[1]/Q
                         net (fo=14, routed)          0.227   164.387    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state[1]
    SLICE_X91Y319        LUT5 (Prop_lut5_I3_O)        0.030   164.417 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000   164.417    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt[1]_i_1_n_4
    SLICE_X91Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932   162.173    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124   162.297 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149   163.447    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   163.477 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.031   164.508    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.439   164.068    
    SLICE_X91Y319        FDRE (Hold_fdre_C_D)         0.083   164.151    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       -164.151    
                         arrival time                         164.417    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.400%)  route 0.215ns (64.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.777     1.287    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X78Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y316        FDRE (Prop_fdre_C_Q)         0.118     1.405 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[0][5]/Q
                         net (fo=1, routed)           0.215     1.620    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[0]
    SLICE_X87Y317        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.037     1.753    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X87Y317        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]/C
                         clock pessimism             -0.439     1.314    
    SLICE_X87Y317        FDRE (Hold_fdre_C_D)         0.038     1.352    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        0.374ns  (logic 0.174ns (46.489%)  route 0.200ns (53.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 164.412 - 162.761 ) 
    Source Clock Delay      (SCD):    1.199ns = ( 163.959 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686   162.186    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100   162.286 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958   163.244    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.270 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689   163.959    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X98Y254        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y254        FDCE (Prop_fdce_C_Q)         0.112   164.071 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/Q
                         net (fo=2, routed)           0.200   164.272    mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]
    SLICE_X98Y254        LUT5 (Prop_lut5_I4_O)        0.062   164.334 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48[4]_i_1/O
                         net (fo=1, routed)           0.000   164.334    mitx_petalinux_i/i2s_block/atg_module_0/inst/count480[4]
    SLICE_X98Y254        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932   162.173    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124   162.297 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149   163.447    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   163.477 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.935   164.412    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X98Y254        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.452   163.959    
    SLICE_X98Y254        FDCE (Hold_fdce_C_D)         0.102   164.061    mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]
  -------------------------------------------------------------------
                         required time                       -164.061    
                         arrival time                         164.334    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.155ns (44.689%)  route 0.192ns (55.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X95Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y326        FDCE (Prop_fdce_C_Q)         0.091     1.360 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.192     1.552    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_5_out[3]
    SLICE_X95Y325        LUT6 (Prop_lut6_I4_O)        0.064     1.616 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx//O
                         net (fo=1, routed)           0.000     1.616    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[0]
    SLICE_X95Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.021     1.737    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X95Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.458     1.279    
    SLICE_X95Y325        FDCE (Hold_fdce_C_D)         0.061     1.340    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        0.402ns  (logic 0.151ns (37.529%)  route 0.251ns (62.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 164.508 - 162.761 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 164.036 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686   162.186    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100   162.286 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958   163.244    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.270 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.766   164.036    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X92Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y319        FDRE (Prop_fdre_C_Q)         0.123   164.159 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[1]/Q
                         net (fo=14, routed)          0.251   164.411    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state[1]
    SLICE_X90Y319        LUT5 (Prop_lut5_I3_O)        0.028   164.439 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   164.439    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt[5]_i_2_n_4
    SLICE_X90Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932   162.173    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124   162.297 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149   163.447    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   163.477 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.031   164.508    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X90Y319        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.439   164.068    
    SLICE_X90Y319        FDRE (Hold_fdre_C_D)         0.093   164.161    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                       -164.161    
                         arrival time                         164.439    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         325.521     323.338    RAMB18_X5Y130  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         325.521     323.921    BUFGCTRL_X0Y0  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.249         325.521     324.272    OLOGIC_X1Y316  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         325.521     324.272    OLOGIC_X1Y313  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X98Y254  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X98Y254  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X91Y319  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X92Y319  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X91Y327  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[21]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X91Y327  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X91Y319  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X91Y319  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X91Y327  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X91Y327  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X92Y327  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X90Y328  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X90Y328  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X91Y326  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X91Y326  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X91Y327  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X87Y317  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[10].sync_reg_reg[1][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X89Y316  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X87Y317  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X87Y317  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X86Y317  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X86Y317  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[1][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X86Y317  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X86Y317  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[9].sync_reg_reg[1][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X95Y325  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X95Y325  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1
  To Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         45.000      43.400     BUFGCTRL_X0Y18   mitx_petalinux_i/audio_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.126ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@244.141ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        4.513ns  (logic 0.173ns (3.833%)  route 4.340ns (96.167%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 242.395 - 244.141 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 160.771 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.733ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756   160.502    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269   160.771 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241   163.013    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.133 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.099   165.232    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X103Y251       LUT2 (Prop_lut2_I1_O)        0.053   165.285 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000   165.285    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_4
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    244.141   244.141 r  
    H9                                                0.000   244.141 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   244.141    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   245.063 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   246.212    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   238.681 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   240.746    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   240.859 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   242.395    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.733   241.662    
                         clock uncertainty           -0.287   241.375    
    SLICE_X103Y251       FDCE (Setup_fdce_C_D)        0.035   241.410    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                        241.410    
                         arrival time                        -165.285    
  -------------------------------------------------------------------
                         slack                                 76.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.054ns (2.955%)  route 1.773ns (97.045%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.815     1.325    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X103Y251       LUT2 (Prop_lut2_I1_O)        0.028     1.353 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000     1.353    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_4
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.259    -0.329    
    SLICE_X103Y251       FDCE (Hold_fdce_C_D)         0.060    -0.269    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  1.621    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.361ns (6.189%)  route 5.472ns (93.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 13.177 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.413     9.360    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X38Y298        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.634    13.177    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X38Y298        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[1]/C
                         clock pessimism              0.294    13.471    
                         clock uncertainty           -0.154    13.317    
    SLICE_X38Y298        FDCE (Recov_fdce_C_CLR)     -0.228    13.089    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.361ns (6.189%)  route 5.472ns (93.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 13.177 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.413     9.360    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X38Y298        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.634    13.177    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X38Y298        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[0]/C
                         clock pessimism              0.294    13.471    
                         clock uncertainty           -0.154    13.317    
    SLICE_X38Y298        FDCE (Recov_fdce_C_CLR)     -0.192    13.125    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_reg_ctrl_reg_freq_ratio_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.361ns (6.261%)  route 5.405ns (93.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.346     9.293    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X41Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_reg_ctrl_reg_freq_ratio_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X41Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_reg_ctrl_reg_freq_ratio_r_reg[0]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X41Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_reg_ctrl_reg_freq_ratio_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_reg_ctrl_reg_samp_res_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.361ns (6.261%)  route 5.405ns (93.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.346     9.293    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X41Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_reg_ctrl_reg_samp_res_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X41Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_reg_ctrl_reg_samp_res_r_reg[3]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X41Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_reg_ctrl_reg_samp_res_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.361ns (6.540%)  route 5.158ns (93.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.100     9.046    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.361ns (6.540%)  route 5.158ns (93.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.100     9.046    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[11]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[11]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.361ns (6.540%)  route 5.158ns (93.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.100     9.046    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.361ns (6.540%)  route 5.158ns (93.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.100     9.046    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wready_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.361ns (6.556%)  route 5.145ns (93.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.087     9.033    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X37Y294        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X37Y294        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wready_r_reg/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X37Y294        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wready_r_reg
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.361ns (6.742%)  route 4.993ns (93.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 13.175 - 10.000 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.879     3.527    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y286        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y286        FDRE (Prop_fdre_C_Q)         0.308     3.835 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          3.059     6.894    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X52Y310        LUT1 (Prop_lut1_I0_O)        0.053     6.947 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.934     8.881    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_4
    SLICE_X45Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.632    13.175    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X45Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/C
                         clock pessimism              0.294    13.469    
                         clock uncertainty           -0.154    13.315    
    SLICE_X45Y296        FDCE (Recov_fdce_C_CLR)     -0.255    13.060    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  4.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.700%)  route 0.158ns (57.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.762     1.551    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y331        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y331        FDRE (Prop_fdre_C_Q)         0.118     1.669 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.158     1.827    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X94Y325        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.019     1.857    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X94Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.301     1.556    
    SLICE_X94Y325        FDCE (Remov_fdce_C_CLR)     -0.050     1.506    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.700%)  route 0.158ns (57.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.762     1.551    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y331        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y331        FDRE (Prop_fdre_C_Q)         0.118     1.669 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.158     1.827    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X94Y325        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.019     1.857    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X94Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.301     1.556    
    SLICE_X94Y325        FDCE (Remov_fdce_C_CLR)     -0.050     1.506    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.700%)  route 0.158ns (57.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.762     1.551    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y331        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y331        FDRE (Prop_fdre_C_Q)         0.118     1.669 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.158     1.827    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X94Y325        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.019     1.857    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X94Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.301     1.556    
    SLICE_X94Y325        FDCE (Remov_fdce_C_CLR)     -0.050     1.506    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.700%)  route 0.158ns (57.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.762     1.551    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y331        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y331        FDRE (Prop_fdre_C_Q)         0.118     1.669 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.158     1.827    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X94Y325        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.019     1.857    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X94Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.301     1.556    
    SLICE_X94Y325        FDCE (Remov_fdce_C_CLR)     -0.050     1.506    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.700%)  route 0.158ns (57.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.762     1.551    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y331        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y331        FDRE (Prop_fdre_C_Q)         0.118     1.669 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.158     1.827    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X94Y325        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.019     1.857    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X94Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism             -0.301     1.556    
    SLICE_X94Y325        FDCE (Remov_fdce_C_CLR)     -0.050     1.506    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.054%)  route 0.169ns (58.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.760     1.549    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y329        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDPE (Prop_fdpe_C_Q)         0.118     1.667 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.169     1.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X94Y328        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.023     1.861    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.301     1.560    
    SLICE_X94Y328        FDPE (Remov_fdpe_C_PRE)     -0.052     1.508    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.805%)  route 0.203ns (63.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.762     1.551    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y331        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y331        FDRE (Prop_fdre_C_Q)         0.118     1.669 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.203     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X94Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.020     1.858    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X94Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.301     1.557    
    SLICE_X94Y326        FDCE (Remov_fdce_C_CLR)     -0.050     1.507    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.805%)  route 0.203ns (63.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.762     1.551    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y331        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y331        FDRE (Prop_fdre_C_Q)         0.118     1.669 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.203     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X94Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.020     1.858    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X94Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.301     1.557    
    SLICE_X94Y326        FDCE (Remov_fdce_C_CLR)     -0.050     1.507    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.423%)  route 0.215ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.760     1.549    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y329        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDPE (Prop_fdpe_C_Q)         0.118     1.667 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.215     1.882    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X95Y330        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.025     1.863    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y330        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.301     1.562    
    SLICE_X95Y330        FDPE (Remov_fdpe_C_PRE)     -0.072     1.490    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.423%)  route 0.215ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       0.760     1.549    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X94Y329        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y329        FDPE (Prop_fdpe_C_Q)         0.118     1.667 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.215     1.882    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X95Y330        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55246, routed)       1.025     1.863    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y330        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.301     1.562    
    SLICE_X95Y330        FDPE (Remov_fdpe_C_PRE)     -0.072     1.490    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      323.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             323.500ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.282ns (20.833%)  route 1.072ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 327.645 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.072     3.656    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.660   327.645    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X95Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.156   327.801    
                         clock uncertainty           -0.287   327.514    
    SLICE_X95Y326        FDCE (Recov_fdce_C_CLR)     -0.359   327.155    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.155    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                323.500    

Slack (MET) :             323.500ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.282ns (20.833%)  route 1.072ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 327.645 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.072     3.656    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.660   327.645    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X95Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.156   327.801    
                         clock uncertainty           -0.287   327.514    
    SLICE_X95Y326        FDCE (Recov_fdce_C_CLR)     -0.359   327.155    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        327.155    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                323.500    

Slack (MET) :             323.500ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.282ns (20.833%)  route 1.072ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 327.645 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.072     3.656    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.660   327.645    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X95Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.156   327.801    
                         clock uncertainty           -0.287   327.514    
    SLICE_X95Y326        FDCE (Recov_fdce_C_CLR)     -0.359   327.155    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        327.155    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                323.500    

Slack (MET) :             323.500ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.282ns (20.833%)  route 1.072ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 327.645 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.072     3.656    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.660   327.645    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X95Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.156   327.801    
                         clock uncertainty           -0.287   327.514    
    SLICE_X95Y326        FDCE (Recov_fdce_C_CLR)     -0.359   327.155    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.155    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                323.500    

Slack (MET) :             323.500ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.282ns (20.833%)  route 1.072ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 327.645 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.072     3.656    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.660   327.645    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X95Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.156   327.801    
                         clock uncertainty           -0.287   327.514    
    SLICE_X95Y326        FDCE (Recov_fdce_C_CLR)     -0.359   327.155    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        327.155    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                323.500    

Slack (MET) :             323.500ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.282ns (20.833%)  route 1.072ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 327.645 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.072     3.656    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.660   327.645    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X95Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.156   327.801    
                         clock uncertainty           -0.287   327.514    
    SLICE_X95Y326        FDCE (Recov_fdce_C_CLR)     -0.359   327.155    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        327.155    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                323.500    

Slack (MET) :             323.500ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.282ns (20.833%)  route 1.072ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 327.645 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.072     3.656    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X95Y326        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.660   327.645    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X95Y326        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism              0.156   327.801    
                         clock uncertainty           -0.287   327.514    
    SLICE_X95Y326        FDCE (Recov_fdce_C_CLR)     -0.359   327.155    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                        327.155    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                323.500    

Slack (MET) :             323.572ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.282ns (22.038%)  route 0.998ns (77.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 327.643 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.998     3.582    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y325        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.658   327.643    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X95Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.156   327.799    
                         clock uncertainty           -0.287   327.512    
    SLICE_X95Y325        FDCE (Recov_fdce_C_CLR)     -0.359   327.153    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        327.153    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                323.572    

Slack (MET) :             323.572ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.282ns (22.038%)  route 0.998ns (77.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 327.643 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.998     3.582    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y325        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.658   327.643    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X95Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.156   327.799    
                         clock uncertainty           -0.287   327.512    
    SLICE_X95Y325        FDCE (Recov_fdce_C_CLR)     -0.359   327.153    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        327.153    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                323.572    

Slack (MET) :             323.572ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.282ns (22.038%)  route 0.998ns (77.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 327.643 - 325.521 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.756    -2.258    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.989 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.241     0.252    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.372 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.930     2.302    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X96Y329        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y329        FDRE (Prop_fdre_C_Q)         0.282     2.584 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.998     3.582    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X95Y325        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.536   323.775    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.216   323.991 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.880   325.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.658   327.643    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X95Y325        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.156   327.799    
                         clock uncertainty           -0.287   327.512    
    SLICE_X95Y325        FDCE (Recov_fdce_C_CLR)     -0.359   327.153    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        327.153    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                323.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.148%)  route 0.162ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y328        FDPE (Prop_fdpe_C_Q)         0.118     1.387 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.162     1.549    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X98Y326        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.020     1.736    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X98Y326        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.458     1.278    
    SLICE_X98Y326        FDPE (Remov_fdpe_C_PRE)     -0.052     1.226    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.148%)  route 0.162ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y328        FDPE (Prop_fdpe_C_Q)         0.118     1.387 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.162     1.549    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X98Y326        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.020     1.736    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X98Y326        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.458     1.278    
    SLICE_X98Y326        FDPE (Remov_fdpe_C_PRE)     -0.052     1.226    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.148%)  route 0.162ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y328        FDPE (Prop_fdpe_C_Q)         0.118     1.387 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.162     1.549    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X98Y326        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.020     1.736    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X98Y326        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.458     1.278    
    SLICE_X98Y326        FDPE (Remov_fdpe_C_PRE)     -0.052     1.226    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.148%)  route 0.162ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y328        FDPE (Prop_fdpe_C_Q)         0.118     1.387 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.162     1.549    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X98Y326        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.020     1.736    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X98Y326        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.458     1.278    
    SLICE_X98Y326        FDPE (Remov_fdpe_C_PRE)     -0.052     1.226    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.148%)  route 0.162ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y328        FDPE (Prop_fdpe_C_Q)         0.118     1.387 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.162     1.549    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X98Y326        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.020     1.736    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X98Y326        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.458     1.278    
    SLICE_X98Y326        FDPE (Remov_fdpe_C_PRE)     -0.052     1.226    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.358%)  route 0.154ns (56.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y328        FDPE (Prop_fdpe_C_Q)         0.118     1.387 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.154     1.541    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X99Y327        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.022     1.738    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X99Y327        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                         clock pessimism             -0.458     1.280    
    SLICE_X99Y327        FDCE (Remov_fdce_C_CLR)     -0.069     1.211    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.088%)  route 0.142ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.761     1.271    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X95Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y328        FDPE (Prop_fdpe_C_Q)         0.091     1.362 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.142     1.504    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X97Y328        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.025     1.741    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X97Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.458     1.283    
    SLICE_X97Y328        FDPE (Remov_fdpe_C_PRE)     -0.110     1.173    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.462%)  route 0.322ns (71.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/m_aclk
    SLICE_X99Y328        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y328        FDRE (Prop_fdre_C_Q)         0.100     1.369 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.122     1.491    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rrst_reg[4]_0
    SLICE_X98Y328        LUT3 (Prop_lut3_I1_O)        0.028     1.519 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.199     1.718    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X98Y328        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.023     1.739    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.459     1.280    
    SLICE_X98Y328        FDPE (Remov_fdpe_C_PRE)     -0.052     1.228    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.462%)  route 0.322ns (71.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/m_aclk
    SLICE_X99Y328        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y328        FDRE (Prop_fdre_C_Q)         0.100     1.369 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.122     1.491    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rrst_reg[4]_0
    SLICE_X98Y328        LUT3 (Prop_lut3_I1_O)        0.028     1.519 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.199     1.718    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X98Y328        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.023     1.739    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.459     1.280    
    SLICE_X98Y328        FDPE (Remov_fdpe_C_PRE)     -0.052     1.228    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.462%)  route 0.322ns (71.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.686    -0.575    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.958     0.484    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.510 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.759     1.269    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/m_aclk
    SLICE_X99Y328        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y328        FDRE (Prop_fdre_C_Q)         0.100     1.369 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.122     1.491    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rrst_reg[4]_0
    SLICE_X98Y328        LUT3 (Prop_lut3_I1_O)        0.028     1.519 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.199     1.718    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X98Y328        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.932    -0.587    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X103Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.463 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.149     0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.716 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.023     1.739    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y328        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.459     1.280    
    SLICE_X98Y328        FDPE (Remov_fdpe_C_PRE)     -0.052     1.228    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.491    





