// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xrcreceiver.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XRcreceiver_CfgInitialize(XRcreceiver *InstancePtr, XRcreceiver_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->Test_BaseAddress = ConfigPtr->Test_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XRcreceiver_Start(XRcreceiver *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRcreceiver_ReadReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_AP_CTRL) & 0x80;
    XRcreceiver_WriteReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XRcreceiver_IsDone(XRcreceiver *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRcreceiver_ReadReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XRcreceiver_IsIdle(XRcreceiver *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRcreceiver_ReadReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XRcreceiver_IsReady(XRcreceiver *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRcreceiver_ReadReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XRcreceiver_EnableAutoRestart(XRcreceiver *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRcreceiver_WriteReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_AP_CTRL, 0x80);
}

void XRcreceiver_DisableAutoRestart(XRcreceiver *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRcreceiver_WriteReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_AP_CTRL, 0);
}

u32 XRcreceiver_Get_SBUS_data_BaseAddress(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Ctrl_BaseAddress + XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE);
}

u32 XRcreceiver_Get_SBUS_data_HighAddress(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Ctrl_BaseAddress + XRCRECEIVER_CTRL_ADDR_SBUS_DATA_HIGH);
}

u32 XRcreceiver_Get_SBUS_data_TotalBytes(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XRCRECEIVER_CTRL_ADDR_SBUS_DATA_HIGH - XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + 1);
}

u32 XRcreceiver_Get_SBUS_data_BitWidth(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRCRECEIVER_CTRL_WIDTH_SBUS_DATA;
}

u32 XRcreceiver_Get_SBUS_data_Depth(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRCRECEIVER_CTRL_DEPTH_SBUS_DATA;
}

u32 XRcreceiver_Write_SBUS_data_Words(XRcreceiver *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRCRECEIVER_CTRL_ADDR_SBUS_DATA_HIGH - XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Ctrl_BaseAddress + XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XRcreceiver_Read_SBUS_data_Words(XRcreceiver *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRCRECEIVER_CTRL_ADDR_SBUS_DATA_HIGH - XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Ctrl_BaseAddress + XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + (offset + i)*4);
    }
    return length;
}

u32 XRcreceiver_Write_SBUS_data_Bytes(XRcreceiver *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRCRECEIVER_CTRL_ADDR_SBUS_DATA_HIGH - XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Ctrl_BaseAddress + XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XRcreceiver_Read_SBUS_data_Bytes(XRcreceiver *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRCRECEIVER_CTRL_ADDR_SBUS_DATA_HIGH - XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Ctrl_BaseAddress + XRCRECEIVER_CTRL_ADDR_SBUS_DATA_BASE + offset + i);
    }
    return length;
}

u32 XRcreceiver_Get_test_V_BaseAddress(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Test_BaseAddress + XRCRECEIVER_TEST_ADDR_TEST_V_BASE);
}

u32 XRcreceiver_Get_test_V_HighAddress(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Test_BaseAddress + XRCRECEIVER_TEST_ADDR_TEST_V_HIGH);
}

u32 XRcreceiver_Get_test_V_TotalBytes(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XRCRECEIVER_TEST_ADDR_TEST_V_HIGH - XRCRECEIVER_TEST_ADDR_TEST_V_BASE + 1);
}

u32 XRcreceiver_Get_test_V_BitWidth(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRCRECEIVER_TEST_WIDTH_TEST_V;
}

u32 XRcreceiver_Get_test_V_Depth(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRCRECEIVER_TEST_DEPTH_TEST_V;
}

u32 XRcreceiver_Write_test_V_Words(XRcreceiver *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRCRECEIVER_TEST_ADDR_TEST_V_HIGH - XRCRECEIVER_TEST_ADDR_TEST_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Test_BaseAddress + XRCRECEIVER_TEST_ADDR_TEST_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XRcreceiver_Read_test_V_Words(XRcreceiver *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRCRECEIVER_TEST_ADDR_TEST_V_HIGH - XRCRECEIVER_TEST_ADDR_TEST_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Test_BaseAddress + XRCRECEIVER_TEST_ADDR_TEST_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XRcreceiver_Write_test_V_Bytes(XRcreceiver *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRCRECEIVER_TEST_ADDR_TEST_V_HIGH - XRCRECEIVER_TEST_ADDR_TEST_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Test_BaseAddress + XRCRECEIVER_TEST_ADDR_TEST_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XRcreceiver_Read_test_V_Bytes(XRcreceiver *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRCRECEIVER_TEST_ADDR_TEST_V_HIGH - XRCRECEIVER_TEST_ADDR_TEST_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Test_BaseAddress + XRCRECEIVER_TEST_ADDR_TEST_V_BASE + offset + i);
    }
    return length;
}

void XRcreceiver_InterruptGlobalEnable(XRcreceiver *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRcreceiver_WriteReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_GIE, 1);
}

void XRcreceiver_InterruptGlobalDisable(XRcreceiver *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRcreceiver_WriteReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_GIE, 0);
}

void XRcreceiver_InterruptEnable(XRcreceiver *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRcreceiver_ReadReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_IER);
    XRcreceiver_WriteReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_IER, Register | Mask);
}

void XRcreceiver_InterruptDisable(XRcreceiver *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRcreceiver_ReadReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_IER);
    XRcreceiver_WriteReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_IER, Register & (~Mask));
}

void XRcreceiver_InterruptClear(XRcreceiver *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRcreceiver_WriteReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_ISR, Mask);
}

u32 XRcreceiver_InterruptGetEnabled(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRcreceiver_ReadReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_IER);
}

u32 XRcreceiver_InterruptGetStatus(XRcreceiver *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRcreceiver_ReadReg(InstancePtr->Ctrl_BaseAddress, XRCRECEIVER_CTRL_ADDR_ISR);
}

