{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732225842125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732225842125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 13:50:41 2024 " "Processing started: Thu Nov 21 13:50:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732225842125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225842125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simon_says -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off simon_says -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225842126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732225842686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732225842686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732225862245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tone_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tone_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tone_Generator " "Found entity 1: Tone_Generator" {  } { { "Tone_Generator.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/Tone_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732225862247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_sequence_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_sequence_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Sequence_Generator " "Found entity 1: Random_Sequence_Generator" {  } { { "Random_Sequence_Generator.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/Random_Sequence_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732225862249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_and_display_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_and_display_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_and_Display_Control " "Found entity 1: LED_and_Display_Control" {  } { { "LED_and_Display_Control.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/LED_and_Display_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732225862251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.sv(56) " "Verilog HDL information at fsm.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732225862255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732225862256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seq_length top_level.sv(49) " "Verilog HDL Implicit Net warning at top_level.sv(49): created implicit net for \"seq_length\"" {  } { { "top_level.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/top_level.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732225862256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732225862288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random_Sequence_Generator Random_Sequence_Generator:rng " "Elaborating entity \"Random_Sequence_Generator\" for hierarchy \"Random_Sequence_Generator:rng\"" {  } { { "top_level.sv" "rng" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/top_level.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732225862292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_inst " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_inst\"" {  } { { "top_level.sv" "fsm_inst" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/top_level.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732225862294 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_led fsm.sv(18) " "Verilog HDL or VHDL warning at fsm.sv(18): object \"current_led\" assigned a value but never read" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732225862296 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fsm.sv(45) " "Verilog HDL assignment warning at fsm.sv(45): truncated value with size 32 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732225862298 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 fsm.sv(47) " "Verilog HDL assignment warning at fsm.sv(47): truncated value with size 4 to match size of target (2)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732225862298 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fsm.sv(48) " "Verilog HDL assignment warning at fsm.sv(48): truncated value with size 32 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732225862298 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seq_length fsm.sv(32) " "Verilog HDL Always Construct warning at fsm.sv(32): inferring latch(es) for variable \"seq_length\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732225862299 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sound fsm.sv(32) " "Verilog HDL Always Construct warning at fsm.sv(32): inferring latch(es) for variable \"sound\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732225862300 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fsm.sv(84) " "Verilog HDL assignment warning at fsm.sv(84): truncated value with size 32 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732225862301 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fsm.sv(86) " "Verilog HDL assignment warning at fsm.sv(86): truncated value with size 32 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732225862301 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seq_length fsm.sv(56) " "Verilog HDL Always Construct warning at fsm.sv(56): inferring latch(es) for variable \"seq_length\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732225862302 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seq_pos fsm.sv(56) " "Verilog HDL Always Construct warning at fsm.sv(56): inferring latch(es) for variable \"seq_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732225862302 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seq_counter fsm.sv(56) " "Verilog HDL Always Construct warning at fsm.sv(56): inferring latch(es) for variable \"seq_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732225862302 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sound fsm.sv(56) " "Verilog HDL Always Construct warning at fsm.sv(56): inferring latch(es) for variable \"sound\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732225862302 "|top_level|fsm:fsm_inst"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "fsm.sv(56) " "SystemVerilog RTL Coding error at fsm.sv(56): always_comb construct does not infer purely combinational logic." {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1732225862302 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seq_mem\[31..1\] 0 fsm.sv(19) " "Net \"seq_mem\[31..1\]\" at fsm.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732225862304 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led fsm.sv(6) " "Output port \"led\" at fsm.sv(6) has no driver" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732225862304 "|top_level|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "frequency fsm.sv(8) " "Output port \"frequency\" at fsm.sv(8) has no driver" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732225862304 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound fsm.sv(56) " "Inferred latch for \"sound\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862305 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_counter\[0\] fsm.sv(56) " "Inferred latch for \"seq_counter\[0\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862305 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_counter\[1\] fsm.sv(56) " "Inferred latch for \"seq_counter\[1\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862305 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_counter\[2\] fsm.sv(56) " "Inferred latch for \"seq_counter\[2\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862305 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_counter\[3\] fsm.sv(56) " "Inferred latch for \"seq_counter\[3\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862305 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_counter\[4\] fsm.sv(56) " "Inferred latch for \"seq_counter\[4\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862305 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_pos\[0\] fsm.sv(56) " "Inferred latch for \"seq_pos\[0\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_pos\[1\] fsm.sv(56) " "Inferred latch for \"seq_pos\[1\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_pos\[2\] fsm.sv(56) " "Inferred latch for \"seq_pos\[2\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_pos\[3\] fsm.sv(56) " "Inferred latch for \"seq_pos\[3\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_pos\[4\] fsm.sv(56) " "Inferred latch for \"seq_pos\[4\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[0\] fsm.sv(56) " "Inferred latch for \"seq_length\[0\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[1\] fsm.sv(56) " "Inferred latch for \"seq_length\[1\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[2\] fsm.sv(56) " "Inferred latch for \"seq_length\[2\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[3\] fsm.sv(56) " "Inferred latch for \"seq_length\[3\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[4\] fsm.sv(56) " "Inferred latch for \"seq_length\[4\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862306 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound fsm.sv(32) " "Inferred latch for \"sound\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_mem\[0\]\[0\] fsm.sv(32) " "Inferred latch for \"seq_mem\[0\]\[0\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_mem\[0\]\[1\] fsm.sv(32) " "Inferred latch for \"seq_mem\[0\]\[1\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_mem\[0\]\[2\] fsm.sv(32) " "Inferred latch for \"seq_mem\[0\]\[2\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_mem\[0\]\[3\] fsm.sv(32) " "Inferred latch for \"seq_mem\[0\]\[3\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[0\] fsm.sv(32) " "Inferred latch for \"seq_length\[0\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[1\] fsm.sv(32) " "Inferred latch for \"seq_length\[1\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[2\] fsm.sv(32) " "Inferred latch for \"seq_length\[2\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[3\] fsm.sv(32) " "Inferred latch for \"seq_length\[3\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862307 "|top_level|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seq_length\[4\] fsm.sv(32) " "Inferred latch for \"seq_length\[4\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862308 "|top_level|fsm:fsm_inst"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sound fsm.sv(32) " "Can't resolve multiple constant drivers for net \"sound\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862308 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fsm.sv(56) " "Constant driver at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_length\[4\] fsm.sv(56) " "Can't resolve multiple constant drivers for net \"seq_length\[4\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fsm.sv(32) " "Constant driver at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_length\[3\] fsm.sv(56) " "Can't resolve multiple constant drivers for net \"seq_length\[3\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_length\[2\] fsm.sv(56) " "Can't resolve multiple constant drivers for net \"seq_length\[2\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_length\[1\] fsm.sv(56) " "Can't resolve multiple constant drivers for net \"seq_length\[1\]\" at fsm.sv(56)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_length\[0\] fsm.sv(32) " "Can't resolve multiple constant drivers for net \"seq_length\[0\]\" at fsm.sv(32)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_counter\[4\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_counter\[4\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_counter\[3\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_counter\[3\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_counter\[2\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_counter\[2\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_counter\[1\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_counter\[1\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_counter\[0\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_counter\[0\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_pos\[4\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_pos\[4\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_pos\[3\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_pos\[3\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_pos\[2\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_pos\[2\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_pos\[1\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_pos\[1\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "seq_pos\[0\] fsm.sv(42) " "Can't resolve multiple constant drivers for net \"seq_pos\[0\]\" at fsm.sv(42)" {  } { { "fsm.sv" "" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862309 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fsm:fsm_inst " "Can't elaborate user hierarchy \"fsm:fsm_inst\"" {  } { { "top_level.sv" "fsm_inst" { Text "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/top_level.sv" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732225862310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Minh/Documents/Advanced Digital Design/Final Project/output_files/top_level.map.smsg " "Generated suppressed messages file C:/Users/Minh/Documents/Advanced Digital Design/Final Project/output_files/top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862366 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13165 " "Peak virtual memory: 13165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732225862446 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 13:51:02 2024 " "Processing ended: Thu Nov 21 13:51:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732225862446 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732225862446 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732225862446 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732225862446 ""}
