
*** Running vivado
    with args -log mult_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_gen_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Feb  6 23:38:37 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source mult_gen_0.tcl -notrace
Command: synth_design -top mult_gen_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 355350
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2653.914 ; gain = 148.773 ; free physical = 617 ; free virtual = 7822
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_C_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: -1 - type: integer 
	Parameter C_C_LATENCY bound to: -1 - type: integer 
	Parameter C_OUT_HIGH bound to: 47 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_22' declared at '/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2616' bound to instance 'U0' of component 'xbip_multadd_v3_0_22' [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (0#1) [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:73]
WARNING: [Synth 8-7129] Port CEA1 in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA2 in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB1 in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB2 in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEAD in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEC in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECARRYIN in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECTRL in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEALUMODE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEINMODE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEM in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEP in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRA in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRB in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRC in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRD in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALLCARRYIN in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRCTRL in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALUMODE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRINMODE in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRM in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRP in module xbip_dsp48e2_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[47] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[46] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[45] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[44] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[43] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[42] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[41] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[40] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[39] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[38] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[37] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[36] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[35] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[34] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[33] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[32] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[31] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[30] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[29] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[28] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[27] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[26] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[25] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[24] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[23] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[22] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[21] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[20] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[19] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[18] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[17] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[16] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[15] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[14] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[13] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[12] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[11] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[10] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[9] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[8] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[7] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[6] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[5] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[4] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[3] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[2] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[1] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[0] in module multadd_dsp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.852 ; gain = 254.711 ; free physical = 566 ; free virtual = 7710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.852 ; gain = 254.711 ; free physical = 566 ; free virtual = 7710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.852 ; gain = 254.711 ; free physical = 566 ; free virtual = 7710
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.820 ; gain = 0.000 ; free physical = 572 ; free virtual = 7717
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.runs/mult_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.runs/mult_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.840 ; gain = 0.000 ; free physical = 616 ; free virtual = 7725
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.875 ; gain = 0.000 ; free physical = 616 ; free virtual = 7725
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.875 ; gain = 305.734 ; free physical = 640 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.844 ; gain = 313.703 ; free physical = 640 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.844 ; gain = 313.703 ; free physical = 640 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.844 ; gain = 313.703 ; free physical = 638 ; free virtual = 7736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port PCIN[47] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[46] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[45] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[44] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[43] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[42] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[41] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[40] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[39] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[38] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[37] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[36] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[35] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[34] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[33] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[32] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[31] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[30] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[29] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[28] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[27] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[26] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[25] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[24] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[23] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[22] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[21] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[20] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[19] in module xbip_multadd_v3_0_22_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2818.844 ; gain = 313.703 ; free physical = 635 ; free virtual = 7733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3450.609 ; gain = 945.469 ; free physical = 199 ; free virtual = 7201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3451.609 ; gain = 946.469 ; free physical = 199 ; free virtual = 7201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3461.625 ; gain = 956.484 ; free physical = 183 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.438 ; gain = 1132.297 ; free physical = 206 ; free virtual = 7046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.438 ; gain = 1132.297 ; free physical = 206 ; free virtual = 7046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.438 ; gain = 1132.297 ; free physical = 206 ; free virtual = 7046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.438 ; gain = 1132.297 ; free physical = 206 ; free virtual = 7046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.438 ; gain = 1132.297 ; free physical = 206 ; free virtual = 7046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.438 ; gain = 1132.297 ; free physical = 206 ; free virtual = 7046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xbip_dsp48e2_wrapper_v3_0 | Dynamic     | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     1|
|2     |DSP_A_B_DATA    |     1|
|3     |DSP_C_DATA      |     1|
|4     |DSP_MULTIPLIER  |     1|
|5     |DSP_M_DATA      |     1|
|6     |DSP_OUTPUT      |     1|
|7     |DSP_PREADD      |     1|
|8     |DSP_PREADD_DATA |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.438 ; gain = 1132.297 ; free physical = 206 ; free virtual = 7046
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3637.438 ; gain = 1081.273 ; free physical = 207 ; free virtual = 7046
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.438 ; gain = 1132.297 ; free physical = 207 ; free virtual = 7046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3637.438 ; gain = 0.000 ; free physical = 207 ; free virtual = 7046
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3637.438 ; gain = 0.000 ; free physical = 369 ; free virtual = 7209
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Synth Design complete | Checksum: ae712d1c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3637.438 ; gain = 2067.000 ; free physical = 369 ; free virtual = 7209
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2743.263; main = 2743.263; forked = 276.082
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3774.715; main = 3563.754; forked = 963.871
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3637.438 ; gain = 0.000 ; free physical = 369 ; free virtual = 7208
INFO: [Common 17-1381] The checkpoint '/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.runs/mult_gen_0_synth_1/mult_gen_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mult_gen_0, cache-ID = 1bf2c26ba4a6662a
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3637.438 ; gain = 0.000 ; free physical = 356 ; free virtual = 7196
INFO: [Common 17-1381] The checkpoint '/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.runs/mult_gen_0_synth_1/mult_gen_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file mult_gen_0_utilization_synth.rpt -pb mult_gen_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  6 23:39:03 2026...
