// Seed: 800054744
module module_0 ();
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_16 = 32'd91,
    parameter id_27 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25[(1) : id_16],
    id_26,
    _id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  output wire _id_27;
  output wire id_26;
  inout logic [7:0] id_25;
  inout reg id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wor id_18;
  input wire id_17;
  inout wire _id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  module_0 modCall_1 ();
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_32;
  ;
  wire id_33, id_34, id_35, id_36;
  logic id_37;
  assign id_28 = ~~1;
  parameter id_38 = 1;
  wire id_39 = id_28;
  wire id_40;
  if (-1'b0) wire id_41, id_42, id_43, id_44, id_45, id_46, id_47;
  always_comb id_24 <= -1;
  assign id_4 = id_35;
  wire id_48, id_49[-1 : id_27], id_50, id_51;
  logic id_52 = id_32, id_53;
  assign id_18 = 1'b0;
  logic id_54 = 1;
endmodule
