// Seed: 3340555680
module module_0;
  always id_1 <= 1'b0;
  id_2 :
  assert property (@(posedge 1) 1) @(posedge 1) $display(id_2, 1);
  supply1 id_3 = &id_1;
  assign id_2 = id_2;
  assign id_1 = 1'b0;
  wire id_4 = id_4;
  assign id_3 = id_2.id_2;
  wire id_5;
  id_6(
      id_2 && id_5, id_3
  );
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_16, id_17;
  assign id_4 = 1;
  wire id_18;
  module_0();
endmodule
