{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 16:25:39 2020 " "Info: Processing started: Sun Nov 08 16:25:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Anemometre -c Anemometre " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Anemometre -c Anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Info (12022): Found design unit 1: pwm-rtl" {  } { { "pwm.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/pwm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info (12023): Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur1ms.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file diviseur1ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur1ms-rtl " "Info (12022): Found design unit 1: diviseur1ms-rtl" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/diviseur1ms.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 diviseur1ms " "Info (12023): Found entity 1: diviseur1ms" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/diviseur1ms.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-rtl " "Info (12022): Found design unit 1: diviseur-rtl" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/diviseur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Info (12023): Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/diviseur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemometre.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemometre-rtl " "Info (12022): Found design unit 1: anemometre-rtl" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 anemometre " "Info (12023): Found entity 1: anemometre" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Anemometre " "Info (12127): Elaborating entity \"Anemometre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegistreCtrl Anemometre.vhd(65) " "Warning (10036): Verilog HDL or VHDL warning at Anemometre.vhd(65): object \"RegistreCtrl\" assigned a value but never read" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop Anemometre.vhd(192) " "Warning (10492): VHDL Process Statement warning at Anemometre.vhd(192): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu Anemometre.vhd(192) " "Warning (10492): VHDL Process Statement warning at Anemometre.vhd(192): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_valid Anemometre.vhd(193) " "Warning (10492): VHDL Process Statement warning at Anemometre.vhd(193): signal \"data_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_Anemometre Anemometre.vhd(193) " "Warning (10492): VHDL Process Statement warning at Anemometre.vhd(193): signal \"DATA_Anemometre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:U0_div1 " "Info (12128): Elaborating entity \"diviseur\" for hierarchy \"diviseur:U0_div1\"" {  } { { "Anemometre.vhd" "U0_div1" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur1ms diviseur1ms:U0_div1000 " "Info (12128): Elaborating entity \"diviseur1ms\" for hierarchy \"diviseur1ms:U0_div1000\"" {  } { { "Anemometre.vhd" "U0_div1000" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[9\] GND " "Warning (13410): Pin \"readdata\[9\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Warning (13410): Pin \"readdata\[10\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Warning (13410): Pin \"readdata\[11\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Warning (13410): Pin \"readdata\[12\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Warning (13410): Pin \"readdata\[13\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Warning (13410): Pin \"readdata\[14\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Warning (13410): Pin \"readdata\[15\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[16\] GND " "Warning (13410): Pin \"readdata\[16\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[17\] GND " "Warning (13410): Pin \"readdata\[17\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Warning (13410): Pin \"readdata\[18\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Warning (13410): Pin \"readdata\[19\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Warning (13410): Pin \"readdata\[20\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Warning (13410): Pin \"readdata\[21\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Warning (13410): Pin \"readdata\[22\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Warning (13410): Pin \"readdata\[23\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Warning (13410): Pin \"readdata\[24\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Warning (13410): Pin \"readdata\[25\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Warning (13410): Pin \"readdata\[26\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Warning (13410): Pin \"readdata\[27\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Warning (13410): Pin \"readdata\[28\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Warning (13410): Pin \"readdata\[29\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Warning (13410): Pin \"readdata\[30\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Warning (13410): Pin \"readdata\[31\]\" is stuck at GND" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Warning (21074): Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[0\] " "Warning (15610): No output dependent on input pin \"writedata\[0\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[3\] " "Warning (15610): No output dependent on input pin \"writedata\[3\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[4\] " "Warning (15610): No output dependent on input pin \"writedata\[4\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[5\] " "Warning (15610): No output dependent on input pin \"writedata\[5\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[6\] " "Warning (15610): No output dependent on input pin \"writedata\[6\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[7\] " "Warning (15610): No output dependent on input pin \"writedata\[7\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "Warning (15610): No output dependent on input pin \"writedata\[8\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "Warning (15610): No output dependent on input pin \"writedata\[9\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "Warning (15610): No output dependent on input pin \"writedata\[10\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "Warning (15610): No output dependent on input pin \"writedata\[11\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "Warning (15610): No output dependent on input pin \"writedata\[12\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "Warning (15610): No output dependent on input pin \"writedata\[13\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "Warning (15610): No output dependent on input pin \"writedata\[14\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "Warning (15610): No output dependent on input pin \"writedata\[15\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "Warning (15610): No output dependent on input pin \"writedata\[16\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "Warning (15610): No output dependent on input pin \"writedata\[17\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "Warning (15610): No output dependent on input pin \"writedata\[18\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "Warning (15610): No output dependent on input pin \"writedata\[19\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "Warning (15610): No output dependent on input pin \"writedata\[20\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "Warning (15610): No output dependent on input pin \"writedata\[21\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "Warning (15610): No output dependent on input pin \"writedata\[22\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "Warning (15610): No output dependent on input pin \"writedata\[23\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "Warning (15610): No output dependent on input pin \"writedata\[24\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "Warning (15610): No output dependent on input pin \"writedata\[25\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "Warning (15610): No output dependent on input pin \"writedata\[26\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "Warning (15610): No output dependent on input pin \"writedata\[27\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "Warning (15610): No output dependent on input pin \"writedata\[28\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "Warning (15610): No output dependent on input pin \"writedata\[29\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "Warning (15610): No output dependent on input pin \"writedata\[30\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "Warning (15610): No output dependent on input pin \"writedata\[31\]\"" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Info (21057): Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Info (21058): Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info (21059): Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Info (21061): Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 16:25:44 2020 " "Info: Processing ended: Sun Nov 08 16:25:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 16:25:45 2020 " "Info: Processing started: Sun Nov 08 16:25:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Anemometre -c Anemometre " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Anemometre -c Anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Anemometre EP4CE22F17C6 " "Info (119006): Selected device EP4CE22F17C6 for design \"Anemometre\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info (176445): Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info (176445): Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info (176445): Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 422 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 424 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 426 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 428 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 430 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "79 79 " "Critical Warning (169085): No exact pin location assignment(s) for 79 pins of 79 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Leds\[0\] " "Info (169086): Pin Leds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Leds[0] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 9 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Leds\[1\] " "Info (169086): Pin Leds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Leds[1] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 10 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Leds\[2\] " "Info (169086): Pin Leds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Leds[2] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 11 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Leds\[3\] " "Info (169086): Pin Leds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Leds[3] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 12 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Leds\[4\] " "Info (169086): Pin Leds\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Leds[4] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 13 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Leds\[5\] " "Info (169086): Pin Leds\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Leds[5] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 14 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Leds\[6\] " "Info (169086): Pin Leds\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Leds[6] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 15 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Leds\[7\] " "Info (169086): Pin Leds\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Leds[7] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 16 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[0\] " "Info (169086): Pin writedata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[0] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 17 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[3\] " "Info (169086): Pin writedata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[3] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 20 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[4\] " "Info (169086): Pin writedata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[4] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 21 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[5\] " "Info (169086): Pin writedata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[5] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 22 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[6\] " "Info (169086): Pin writedata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[6] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 23 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[7\] " "Info (169086): Pin writedata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[7] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 24 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[8\] " "Info (169086): Pin writedata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[8] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 25 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[9\] " "Info (169086): Pin writedata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[9] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 26 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[10\] " "Info (169086): Pin writedata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[10] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 27 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[11\] " "Info (169086): Pin writedata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[11] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 28 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[12\] " "Info (169086): Pin writedata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[12] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 29 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[13\] " "Info (169086): Pin writedata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[13] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 30 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[14\] " "Info (169086): Pin writedata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[14] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 31 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[15\] " "Info (169086): Pin writedata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[15] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 32 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[16\] " "Info (169086): Pin writedata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[16] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 33 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[17\] " "Info (169086): Pin writedata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[17] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 34 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[18\] " "Info (169086): Pin writedata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[18] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 35 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[19\] " "Info (169086): Pin writedata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[19] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 36 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[20\] " "Info (169086): Pin writedata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[20] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 37 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[21\] " "Info (169086): Pin writedata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[21] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 38 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[22\] " "Info (169086): Pin writedata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[22] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 39 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[23\] " "Info (169086): Pin writedata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[23] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 40 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[24\] " "Info (169086): Pin writedata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[24] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 41 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[25\] " "Info (169086): Pin writedata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[25] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 42 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[26\] " "Info (169086): Pin writedata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[26] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 43 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[27\] " "Info (169086): Pin writedata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[27] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 44 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[28\] " "Info (169086): Pin writedata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[28] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 45 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[29\] " "Info (169086): Pin writedata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[29] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 46 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[30\] " "Info (169086): Pin writedata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[30] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 47 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[31\] " "Info (169086): Pin writedata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[31] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 48 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[0\] " "Info (169086): Pin readdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[0] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 49 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[1\] " "Info (169086): Pin readdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[1] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 50 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[2\] " "Info (169086): Pin readdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[2] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 51 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[3\] " "Info (169086): Pin readdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[3] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 52 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[4\] " "Info (169086): Pin readdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[4] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 53 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[5\] " "Info (169086): Pin readdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[5] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 54 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[6\] " "Info (169086): Pin readdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[6] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 55 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[7\] " "Info (169086): Pin readdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[7] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 56 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[8\] " "Info (169086): Pin readdata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[8] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 57 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[9\] " "Info (169086): Pin readdata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[9] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 58 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[10\] " "Info (169086): Pin readdata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[10] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 59 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[11\] " "Info (169086): Pin readdata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[11] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 60 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[12\] " "Info (169086): Pin readdata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[12] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[13\] " "Info (169086): Pin readdata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[13] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[14\] " "Info (169086): Pin readdata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[14] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[15\] " "Info (169086): Pin readdata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[15] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 64 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[16\] " "Info (169086): Pin readdata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[16] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 65 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[17\] " "Info (169086): Pin readdata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[17] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[18\] " "Info (169086): Pin readdata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[18] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 67 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[19\] " "Info (169086): Pin readdata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[19] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 68 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[20\] " "Info (169086): Pin readdata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[20] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 69 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[21\] " "Info (169086): Pin readdata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[21] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 70 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[22\] " "Info (169086): Pin readdata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[22] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 71 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[23\] " "Info (169086): Pin readdata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[23] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 72 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[24\] " "Info (169086): Pin readdata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[24] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 73 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[25\] " "Info (169086): Pin readdata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[25] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 74 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[26\] " "Info (169086): Pin readdata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[26] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 75 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[27\] " "Info (169086): Pin readdata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[27] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 76 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[28\] " "Info (169086): Pin readdata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[28] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 77 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[29\] " "Info (169086): Pin readdata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[29] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 78 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[30\] " "Info (169086): Pin readdata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[30] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 79 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[31\] " "Info (169086): Pin readdata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { readdata[31] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 80 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info (169086): Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { address[0] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 81 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info (169086): Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { address[1] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 82 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Info (169086): Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { reset_n } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 12 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 84 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info (169086): Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { clk } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 11 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 83 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[2\] " "Info (169086): Pin writedata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[2] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 19 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chipselect " "Info (169086): Pin chipselect not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { chipselect } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 27 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { chipselect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 86 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_n " "Info (169086): Pin write_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { write_n } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 27 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 87 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[1\] " "Info (169086): Pin writedata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { writedata[1] } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 18 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_PWM_COMPAS " "Info (169086): Pin IN_PWM_COMPAS not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { IN_PWM_COMPAS } } } { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 13 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PWM_COMPAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 85 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Anemometre.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Anemometre.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 11 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 411 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "diviseur1ms:U0_div1000\|clk_Oo  " "Info (176353): Automatically promoted node diviseur1ms:U0_div1000\|clk_Oo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "diviseur1ms:U0_div1000\|clk_Oo~0 " "Info (176357): Destination node diviseur1ms:U0_div1000\|clk_Oo~0" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/diviseur1ms.vhd" 27 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur1ms:U0_div1000|clk_Oo~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 216 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/diviseur1ms.vhd" 27 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 116 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpt\[0\] " "Info (176357): Destination node cpt\[0\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 139 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 166 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpt\[1\] " "Info (176357): Destination node cpt\[1\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 139 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 165 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpt\[2\] " "Info (176357): Destination node cpt\[2\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 139 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 164 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpt\[3\] " "Info (176357): Destination node cpt\[3\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 139 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 163 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpt\[4\] " "Info (176357): Destination node cpt\[4\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 139 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 162 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpt\[5\] " "Info (176357): Destination node cpt\[5\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 139 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpt\[6\] " "Info (176357): Destination node cpt\[6\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 139 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 160 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpt\[7\] " "Info (176357): Destination node cpt\[7\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 139 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 159 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LowDetect\[1\] " "Info (176357): Destination node LowDetect\[1\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 88 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LowDetect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 149 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LowDetect\[0\] " "Info (176357): Destination node LowDetect\[0\]" {  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 88 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LowDetect[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 150 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Anemometre.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/Anemometre.vhd" 12 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Anemometre/" { { 0 { 0 ""} 0 410 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "77 unused 2.5V 37 40 0 " "Info (176211): Number of I/O pins in group: 77 (unused VREF, 2.5V VCCIO, 37 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y0 X20_Y10 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Info: Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 16:25:55 2020 " "Info: Processing ended: Sun Nov 08 16:25:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 16:25:56 2020 " "Info: Processing started: Sun Nov 08 16:25:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Anemometre -c Anemometre " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Anemometre -c Anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 16:25:56 2020 " "Info: Processing started: Sun Nov 08 16:25:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Anemometre -c Anemometre " "Info: Command: quartus_sta Anemometre -c Anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Anemometre.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Anemometre.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name diviseur1ms:U0_div1000\|clk_Oo diviseur1ms:U0_div1000\|clk_Oo " "Info (332105): create_clock -period 1.000 -name diviseur1ms:U0_div1000\|clk_Oo diviseur1ms:U0_div1000\|clk_Oo" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info (332105): create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.701 " "Info (332146): Worst-case setup slack is -2.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.701      -122.764 clk  " "Info (332119):    -2.701      -122.764 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241       -14.911 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):    -1.241       -14.911 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.113 " "Info (332146): Worst-case hold slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113        -0.113 clk  " "Info (332119):    -0.113        -0.113 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):     0.358         0.000 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.000 clk  " "Info (332119):    -3.000       -59.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):    -1.000       -20.000 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.309 " "Info (332146): Worst-case setup slack is -2.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.309      -105.916 clk  " "Info (332119):    -2.309      -105.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994       -11.679 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):    -0.994       -11.679 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.096 " "Info (332146): Worst-case hold slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096        -0.096 clk  " "Info (332119):    -0.096        -0.096 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):     0.311         0.000 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.000 clk  " "Info (332119):    -3.000       -59.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):    -1.000       -20.000 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{diviseur1ms:U0_div1000\|clk_Oo\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.137 " "Info (332146): Worst-case setup slack is -1.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137       -46.967 clk  " "Info (332119):    -1.137       -46.967 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -1.027 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):    -0.238        -1.027 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.115 " "Info (332146): Worst-case hold slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -0.115 clk  " "Info (332119):    -0.115        -0.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):     0.187         0.000 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -62.221 clk  " "Info (332119):    -3.000       -62.221 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 diviseur1ms:U0_div1000\|clk_Oo  " "Info (332119):    -1.000       -20.000 diviseur1ms:U0_div1000\|clk_Oo " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 16:26:03 2020 " "Info: Processing ended: Sun Nov 08 16:26:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
