$date
	Wed Sep 07 21:39:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_id_fsm $end
$var wire 1 ! out $end
$var reg 8 " char [7:0] $end
$var reg 1 # clk $end
$scope module u_id_fsm $end
$var wire 8 $ char [7:0] $end
$var wire 1 # clk $end
$var reg 1 ! out $end
$var integer 32 % i [31:0] $end
$var integer 32 & j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
b0 $
0#
b0 "
x!
$end
#5000
0!
b1 %
1#
#10000
0#
b110001 "
b110001 $
#15000
b10 %
b0 &
1#
#20000
0#
b110010 "
b110010 $
#25000
b11 %
b0 &
1#
#30000
0#
b1100011 "
b1100011 $
#35000
b100 %
1#
#40000
0#
b1100100 "
b1100100 $
#45000
b101 %
1#
#50000
0#
b110001 "
b110001 $
#55000
1!
b110 %
b100 &
1#
#60000
0#
b110010 "
b110010 $
#65000
b111 %
1#
#70000
0#
b110011 "
b110011 $
#75000
b1000 %
1#
#80000
0#
b111010 "
b111010 $
#85000
0!
b1001 %
1#
#90000
0#
