{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723309774938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723309774939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 14:09:34 2024 " "Processing started: Sat Aug 10 14:09:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723309774939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723309774939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map regfile -c regfile --generate_functional_sim_netlist " "Command: quartus_map regfile -c regfile --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723309774940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723309775083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behav " "Found design unit 1: regfile-behav" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/regfile.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775506 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723309775506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723309775510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode4.vhd 2 1 " "Using design file decode4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4-combinational " "Found design unit 1: decode4-combinational" {  } { { "decode4.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/decode4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775525 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode4 " "Found entity 1: decode4" {  } { { "decode4.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/decode4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723309775525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4 decode4:deco0 " "Elaborating entity \"decode4\" for hierarchy \"decode4:deco0\"" {  } { { "regfile.vhd" "deco0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/regfile.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723309775526 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg8.vhd 4 2 " "Using design file reg8.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "reg8.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/reg8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg8-structural " "Found design unit 2: reg8-structural" {  } { { "reg8.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/reg8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775530 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "reg8.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/reg8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775530 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg8 " "Found entity 2: reg8" {  } { { "reg8.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/reg8.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723309775530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:reg0 " "Elaborating entity \"reg8\" for hierarchy \"reg8:reg0\"" {  } { { "regfile.vhd" "reg0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/regfile.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723309775532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop reg8:reg0\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"reg8:reg0\|flipflop:ff0\"" {  } { { "reg8.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/reg8.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723309775536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load reg8.vhd(22) " "VHDL Process Statement warning at reg8.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg8.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/reg8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723309775536 "|regfile|reg8:reg0|flipflop:ff0"}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_1.vhd 3 1 " "Using design file mux4_1.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_array_pkg " "Found design unit 1: bus_array_pkg" {  } { { "mux4_1.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775554 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4_1-main " "Found design unit 2: mux4_1-main" {  } { { "mux4_1.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775554 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723309775554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:mux0 " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:mux0\"" {  } { { "regfile.vhd" "mux0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/regfile.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723309775554 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "mux4_1:mux0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux4_1:mux0\|Mux0\"" {  } { { "mux4_1.vhd" "Mux0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775600 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux4_1:mux0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux4_1:mux0\|Mux1\"" {  } { { "mux4_1.vhd" "Mux1" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775600 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux4_1:mux0\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux4_1:mux0\|Mux2\"" {  } { { "mux4_1.vhd" "Mux2" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775600 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux4_1:mux0\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux4_1:mux0\|Mux3\"" {  } { { "mux4_1.vhd" "Mux3" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775600 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux4_1:mux0\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux4_1:mux0\|Mux4\"" {  } { { "mux4_1.vhd" "Mux4" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775600 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux4_1:mux0\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux4_1:mux0\|Mux5\"" {  } { { "mux4_1.vhd" "Mux5" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775600 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux4_1:mux0\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux4_1:mux0\|Mux6\"" {  } { { "mux4_1.vhd" "Mux6" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775600 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux4_1:mux0\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux4_1:mux0\|Mux7\"" {  } { { "mux4_1.vhd" "Mux7" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775600 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1723309775600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux4_1:mux0\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"mux4_1:mux0\|lpm_mux:Mux0\"" {  } { { "mux4_1.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723309775639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux4_1:mux0\|lpm_mux:Mux0 " "Instantiated megafunction \"mux4_1:mux0\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723309775639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723309775639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723309775639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723309775639 ""}  } { { "mux4_1.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/mux4_1.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723309775639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/memorias/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723309775676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723309775676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723309775746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 14:09:35 2024 " "Processing ended: Sat Aug 10 14:09:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723309775746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723309775746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723309775746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723309775746 ""}
