TMS320C2000 Assembler PC v22.6.1 Tue Jul  2 19:04:16 2024

Copyright (c) 1996-2018 Texas Instruments Incorporated
../libraries/DCL/DCL_DF22_L2L3.asm                                   PAGE    1

       1              ; DCL_DF22_L2L3.asm - Pre-computed Direct Form 2 implementation in second order
       2              ;
       3              ;;#############################################################################
       4              ;;!
       5              ;;! Copyright: Copyright (C) 2023 Texas Instruments Incorporated -
       6              ;;!     All rights reserved not granted herein.
       7              ;;!     Limited License.
       8              ;;!
       9              ;;! Texas Instruments Incorporated grants a world-wide, royalty-free,
      10              ;;! non-exclusive license under copyrights and patents it now or hereafter
      11              ;;! owns or controls to make, have made, use, import, offer to sell and sell
      12              ;;! ("Utilize") this software subject to the terms herein. With respect to the
      13              ;;! foregoing patent license, such license is granted solely to the extent that
      14              ;;! any such patent is necessary to Utilize the software alone. The patent
      15              ;;! license shall not apply to any combinations which include this software,
      16              ;;! other than combinations with devices manufactured by or for TI 
      17              ;;! ("TI Devices").
      18              ;;! No hardware patent is licensed hereunder.
      19              ;;!
      20              ;;! Redistributions must preserve existing copyright notices and reproduce this
      21              ;;! license (including the above copyright notice and the disclaimer and
      22              ;;! (if applicable) source code license limitations below) in the documentation
      23              ;;!  and/or other materials provided with the distribution.
      24              ;;!
      25              ;;! Redistribution and use in binary form, without modification, are permitted
      26              ;;! provided that the following conditions are met:
      27              ;;!
      28              ;;! * No reverse engineering, decompilation, or disassembly of this software is 
      29              ;;! permitted with respect to any software provided in binary form.
      30              ;;! * Any redistribution and use are licensed by TI for use only 
      31              ;;!   with TI Devices.
      32              ;;! * Nothing shall obligate TI to provide you with source code for the 
      33              ;;!   software licensed and provided to you in object code.
      34              ;;!
      35              ;;! If software source code is provided to you, modification and redistribution
      36              ;;! of the source code are permitted provided that the following conditions 
      37              ;;! are met:
      38              ;;!
      39              ;;! * any redistribution and use of the source code, including any resulting
      40              ;;!   derivative works, are licensed by TI for use only with TI Devices.
      41              ;;! * any redistribution and use of any object code compiled from the source
      42              ;;!   code and any resulting derivative works, are licensed by TI for use 
      43              ;;!   only with TI Devices.
      44              ;;!
      45              ;;! Neither the name of Texas Instruments Incorporated nor the names of its
      46              ;;! suppliers may be used to endorse or promote products derived from this 
      47              ;;! software without specific prior written permission.
      48              ;;#############################################################################
      49              
      50              
      51                              .if __TI_EABI__
      52                              .asg    DCL_runDF22_L2, _DCL_runDF22_L2
      53                              .asg    DCL_runDF22_L3, _DCL_runDF22_L3
      54                              .endif
      55              
TMS320C2000 Assembler PC v22.6.1 Tue Jul  2 19:04:16 2024

Copyright (c) 1996-2018 Texas Instruments Incorporated
../libraries/DCL/DCL_DF22_L2L3.asm                                   PAGE    2

      56                              .global _DCL_runDF22_L2
      57                              .global _DCL_runDF22_L3
      58                              .def    __cla_DCL_DF22_L2L3_sp
      59              
      60        0002  SIZEOF_LFRAME           .set    2
      61        0000  LFRAME_MR3                      .set    0
      62              
      63                              .align  2
      64 00000000       __cla_DCL_DF22_L2L3_sp  .usect ".scratchpad:Cla1Prog:_DCL_DF22_L2L3_LSECT", SIZEOF_LFRAME, 0, 1
      65                              .asg     __cla_DCL_DF22_L2L3_sp, LFRAME
      66 00000000                       .sect   "Cla1Prog:_DCL_DF22_L2L3_LSECT"
      67              
      68              ; C prototype:
      69              ; float DCL_runDF22_L2(DCL_DF22 *p, float32_t ek)
      70              ; argument 1 = *p : structure address [MAR0]
      71              ; argument 2 = ek : controller input [MR0]
      72              ; return = uk : controller output [MR0]
      73              
      74 00000000       _DCL_runDF22_L2:
      75              ;               MDEBUGSTOP
      76 00000000 8080                  MSETFLG         RNDF32=1                                        ; round to nearest even
         00000001 79C0 
      77 00000002 0000                  MNOP                                                                    ; MAR0 load delay
         00000003 7FA0 
      78 00000004 0000                  MNOP                                                                    ; MAR0 load delay
         00000005 7FA0 
      79 00000006 000A                  MMOV32          MR1, *MAR0[10]++                        ; MR1 = b0, MAR0 = &x1
         00000007 73D1 
      80 00000008 0000                  MRCNDD          UNC                                                     ; return call
         00000009 79AE 
      81 0000000a 0010                  MMPYF32         MR0, MR0, MR1                           ; MR0 = v0
         0000000b 7C00 
      82 0000000c 0000                  MMOV32          MR1, *MAR0                                      ; MR1 = x1
         0000000d 73D1 
      83 0000000e 0010                  MADDF32         MR0, MR0, MR1                           ; MR0 = uk
         0000000f 7C20 
      84              
      85              
      86              ; C prototype: void DCL_runDF22_L3(DF22 *p, float ek, float uk)
      87              ; argument 1 = *p : structure address [MAR0]
      88              ; argument 2 = ek : controller input [MR0]
      89              ; argument 3 = uk : u(k) output [MR1]
      90              ; return: void
      91              
      92 00000010       _DCL_runDF22_L3:
      93              ;               MDEBUGSTOP
      94 00000010 8080                  MSETFLG         RNDF32=1                                        ; round to nearest even
         00000011 79C0 
      95 00000012 0000!                 MMOV32          @LFRAME + LFRAME_MR3, MR3       ; save MR3
         00000013 74F0 
      96 00000014 0000                  MNOP                                                                    ; MAR0 load delay
         00000015 7FA0 
      97 00000016 0002                  MMOV32          MR2, *MAR0[2]++                         ; MR2 = b0
         00000017 73E1 
      98 00000018 0002                  MMOV32          MR2, *MAR0[2]++                         ; MR2 = b1
TMS320C2000 Assembler PC v22.6.1 Tue Jul  2 19:04:16 2024

Copyright (c) 1996-2018 Texas Instruments Incorporated
../libraries/DCL/DCL_DF22_L2L3.asm                                   PAGE    3

         00000019 73E1 
      99 0000001a 0002                  MMPYF32         MR2, MR0, MR2                           ; MR2 = v1
         0000001b 08B1 
     100              ||              MMOV32          MR3, *MAR0[2]++                         ; MR3 = b2
     101 0000001c 0006                  MMPYF32         MR3, MR0, MR3                           ; MR3 = v2
         0000001d 0CC1 
     102              ||              MMOV32          MR0, *MAR0[6]++                         ; MR0 = a1
     103 0000001e 0010                  MMPYF32         MR0, MR0, MR1                           ; MR0 = v3
         0000001f 7C00 
     104 00000020 0000                  MNOP
         00000021 7FA0 
     105 00000022 000A                  MSUBF32         MR2, MR2, MR0                           ; MR2 = v1 - v3
         00000023 7C40 
     106 00000024 FFFE                  MMOV32          MR0, *MAR0[-2]++                        ; MR0 = x2
         00000025 73C1 
     107 00000026 000A                  MADDF32         MR2, MR2, MR0                           ; MR2 = x1d
         00000027 7C20 
     108 00000028 0000                  MNOP
         00000029 7FA0 
     109 0000002a FFFE                  MMOV32          *MAR0[-2]++, MR2                        ; save x1
         0000002b 74E1 
     110 0000002c 0004                  MMOV32          MR2, *MAR0[4]++                         ; MR2 = a2
         0000002d 73E1 
     111 0000002e 001A                  MMPYF32         MR2, MR2, MR1                           ; MR2 = v4
         0000002f 7C00 
     112 00000030 0000                  MNOP
         00000031 7FA0 
     113 00000032 002C                  MSUBF32         MR0, MR3, MR2                           ; MR0 = x2d
         00000033 7C40 
     114 00000034 0000                  MRCNDD          UNC                                                     ; return call
         00000035 79AE 
     115 00000036 0000                  MMOV32          *MAR0, MR0                                      ; save x2
         00000037 74C1 
     116 00000038 0000                  MNOP                                                                    ; return delay 2
         00000039 7FA0 
     117 0000003a 0000!                 MMOV32          MR3, @LFRAME + LFRAME_MR3       ; restore MR3
         0000003b 73F0 
     118              
     119                              .unasg  LFRAME
     120              
     121              ; end of file

No Assembly Errors, No Assembly Warnings
