// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="array_io_array_io,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.581000,HLS_SYN_LAT=9,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1298,HLS_SYN_LUT=2129,HLS_VERSION=2022_1}" *)

module array_io (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_o_0_din,
        d_o_0_full_n,
        d_o_0_write,
        d_o_1_din,
        d_o_1_full_n,
        d_o_1_write,
        d_o_2_din,
        d_o_2_full_n,
        d_o_2_write,
        d_o_3_din,
        d_o_3_full_n,
        d_o_3_write,
        d_i_0_address0,
        d_i_0_ce0,
        d_i_0_q0,
        d_i_0_address1,
        d_i_0_ce1,
        d_i_0_q1,
        d_i_1_address0,
        d_i_1_ce0,
        d_i_1_q0,
        d_i_1_address1,
        d_i_1_ce1,
        d_i_1_q1
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] d_o_0_din;
input   d_o_0_full_n;
output   d_o_0_write;
output  [15:0] d_o_1_din;
input   d_o_1_full_n;
output   d_o_1_write;
output  [15:0] d_o_2_din;
input   d_o_2_full_n;
output   d_o_2_write;
output  [15:0] d_o_3_din;
input   d_o_3_full_n;
output   d_o_3_write;
output  [3:0] d_i_0_address0;
output   d_i_0_ce0;
input  [15:0] d_i_0_q0;
output  [3:0] d_i_0_address1;
output   d_i_0_ce1;
input  [15:0] d_i_0_q1;
output  [3:0] d_i_1_address0;
output   d_i_1_ce0;
input  [15:0] d_i_1_q0;
output  [3:0] d_i_1_address1;
output   d_i_1_ce1;
input  [15:0] d_i_1_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] d_o_0_din;
reg d_o_0_write;
reg[15:0] d_o_1_din;
reg d_o_1_write;
reg[15:0] d_o_2_din;
reg d_o_2_write;
reg[15:0] d_o_3_din;
reg d_o_3_write;
reg[3:0] d_i_0_address0;
reg d_i_0_ce0;
reg[3:0] d_i_0_address1;
reg d_i_0_ce1;
reg[3:0] d_i_1_address0;
reg d_i_1_ce0;
reg[3:0] d_i_1_address1;
reg d_i_1_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] acc_0;
reg   [31:0] acc_1;
reg   [31:0] acc_2;
reg   [31:0] acc_3;
reg   [31:0] acc_4;
reg   [31:0] acc_5;
reg   [31:0] acc_6;
reg   [31:0] acc_7;
reg    d_o_0_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    d_o_1_blk_n;
reg    d_o_2_blk_n;
reg    d_o_3_blk_n;
reg  signed [15:0] d_i_0_load_reg_1058;
wire    ap_CS_fsm_state2;
reg  signed [15:0] d_i_1_load_reg_1064;
reg  signed [15:0] d_i_0_load_1_reg_1070;
reg  signed [15:0] d_i_1_load_1_reg_1076;
wire   [15:0] add_ln69_fu_422_p2;
reg   [15:0] add_ln69_reg_1105;
wire   [15:0] add_ln69_1_fu_436_p2;
reg   [15:0] add_ln69_1_reg_1113;
wire   [15:0] add_ln69_2_fu_450_p2;
reg   [15:0] add_ln69_2_reg_1121;
wire   [15:0] add_ln69_3_fu_464_p2;
reg   [15:0] add_ln69_3_reg_1129;
reg  signed [15:0] d_i_0_load_2_reg_1134;
reg  signed [15:0] d_i_1_load_2_reg_1140;
reg  signed [15:0] d_i_0_load_3_reg_1146;
reg  signed [15:0] d_i_1_load_3_reg_1152;
wire   [15:0] add_ln69_4_fu_478_p2;
reg   [15:0] add_ln69_4_reg_1181;
wire   [15:0] add_ln69_5_fu_492_p2;
reg   [15:0] add_ln69_5_reg_1189;
wire   [15:0] add_ln69_6_fu_506_p2;
reg   [15:0] add_ln69_6_reg_1197;
wire   [15:0] add_ln69_7_fu_520_p2;
reg   [15:0] add_ln69_7_reg_1205;
reg  signed [15:0] d_i_0_load_4_reg_1210;
reg  signed [15:0] d_i_1_load_4_reg_1216;
reg  signed [15:0] d_i_0_load_5_reg_1222;
reg  signed [15:0] d_i_1_load_5_reg_1228;
wire   [15:0] add_ln69_8_fu_526_p2;
reg   [15:0] add_ln69_8_reg_1254;
wire   [15:0] add_ln69_9_fu_531_p2;
reg   [15:0] add_ln69_9_reg_1259;
wire   [15:0] add_ln69_10_fu_536_p2;
reg   [15:0] add_ln69_10_reg_1264;
wire   [15:0] add_ln69_11_fu_541_p2;
reg   [15:0] add_ln69_11_reg_1269;
reg  signed [15:0] d_i_0_load_6_reg_1274;
reg  signed [15:0] d_i_1_load_6_reg_1280;
reg  signed [15:0] d_i_0_load_7_reg_1286;
reg  signed [15:0] d_i_1_load_7_reg_1292;
wire   [15:0] add_ln69_12_fu_546_p2;
reg   [15:0] add_ln69_12_reg_1318;
wire   [15:0] add_ln69_13_fu_551_p2;
reg   [15:0] add_ln69_13_reg_1323;
wire   [15:0] add_ln69_14_fu_556_p2;
reg   [15:0] add_ln69_14_reg_1328;
wire   [15:0] add_ln69_15_fu_561_p2;
reg   [15:0] add_ln69_15_reg_1333;
reg  signed [15:0] d_i_0_load_8_reg_1338;
reg  signed [15:0] d_i_1_load_8_reg_1344;
reg  signed [15:0] d_i_0_load_9_reg_1350;
reg  signed [15:0] d_i_1_load_9_reg_1356;
wire   [15:0] add_ln69_16_fu_566_p2;
reg   [15:0] add_ln69_16_reg_1382;
wire   [15:0] add_ln69_17_fu_571_p2;
reg   [15:0] add_ln69_17_reg_1387;
wire   [15:0] add_ln69_18_fu_576_p2;
reg   [15:0] add_ln69_18_reg_1392;
wire   [15:0] add_ln69_19_fu_581_p2;
reg   [15:0] add_ln69_19_reg_1397;
reg  signed [15:0] d_i_0_load_10_reg_1402;
reg  signed [15:0] d_i_1_load_10_reg_1408;
reg  signed [15:0] d_i_0_load_11_reg_1414;
reg  signed [15:0] d_i_1_load_11_reg_1420;
wire   [15:0] add_ln69_20_fu_598_p2;
reg   [15:0] add_ln69_20_reg_1446;
wire   [15:0] add_ln69_21_fu_603_p2;
reg   [15:0] add_ln69_21_reg_1451;
wire   [15:0] add_ln69_22_fu_608_p2;
reg   [15:0] add_ln69_22_reg_1456;
wire   [15:0] add_ln69_23_fu_613_p2;
reg   [15:0] add_ln69_23_reg_1461;
wire   [16:0] add_ln67_1_fu_622_p2;
reg   [16:0] add_ln67_1_reg_1466;
wire   [15:0] add_ln69_24_fu_628_p2;
reg   [15:0] add_ln69_24_reg_1471;
wire   [16:0] add_ln67_5_fu_637_p2;
reg   [16:0] add_ln67_5_reg_1476;
wire   [15:0] add_ln69_25_fu_643_p2;
reg   [15:0] add_ln69_25_reg_1481;
wire   [16:0] add_ln67_9_fu_652_p2;
reg   [16:0] add_ln67_9_reg_1486;
wire   [15:0] add_ln69_26_fu_658_p2;
reg   [15:0] add_ln69_26_reg_1491;
wire   [16:0] add_ln67_13_fu_667_p2;
reg   [16:0] add_ln67_13_reg_1496;
wire   [15:0] add_ln69_27_fu_673_p2;
reg   [15:0] add_ln69_27_reg_1501;
wire   [16:0] add_ln67_17_fu_838_p2;
reg   [16:0] add_ln67_17_reg_1526;
wire   [15:0] add_ln69_28_fu_844_p2;
reg   [15:0] add_ln69_28_reg_1531;
wire   [16:0] add_ln67_21_fu_853_p2;
reg   [16:0] add_ln67_21_reg_1536;
wire   [15:0] add_ln69_29_fu_859_p2;
reg   [15:0] add_ln69_29_reg_1541;
wire   [16:0] add_ln67_25_fu_868_p2;
reg   [16:0] add_ln67_25_reg_1546;
wire   [15:0] add_ln69_30_fu_874_p2;
reg   [15:0] add_ln69_30_reg_1551;
wire   [16:0] add_ln67_29_fu_883_p2;
reg   [16:0] add_ln67_29_reg_1556;
wire   [15:0] add_ln69_31_fu_889_p2;
reg   [15:0] add_ln69_31_reg_1561;
wire   [31:0] temp_fu_732_p2;
reg    ap_block_state9;
wire   [31:0] temp_1_fu_762_p2;
wire   [31:0] temp_2_fu_792_p2;
wire   [31:0] temp_3_fu_822_p2;
wire   [31:0] temp_4_fu_936_p2;
reg    ap_block_state10;
wire   [31:0] temp_5_fu_966_p2;
wire   [31:0] temp_6_fu_996_p2;
wire   [31:0] temp_7_fu_1026_p2;
reg    ap_block_state3;
reg    ap_block_state4;
reg    ap_block_state5;
reg    ap_block_state6;
reg    ap_block_state7;
reg    ap_block_state8;
wire   [15:0] trunc_ln67_fu_418_p1;
wire   [15:0] trunc_ln67_1_fu_432_p1;
wire   [15:0] trunc_ln67_2_fu_446_p1;
wire   [15:0] trunc_ln67_3_fu_460_p1;
wire   [15:0] trunc_ln67_4_fu_474_p1;
wire   [15:0] trunc_ln67_5_fu_488_p1;
wire   [15:0] trunc_ln67_6_fu_502_p1;
wire   [15:0] trunc_ln67_7_fu_516_p1;
wire  signed [15:0] sext_ln67_8_fu_618_p0;
wire  signed [16:0] sext_ln69_8_fu_586_p1;
wire  signed [16:0] sext_ln67_8_fu_618_p1;
wire  signed [15:0] add_ln69_24_fu_628_p0;
wire  signed [15:0] sext_ln67_11_fu_633_p0;
wire  signed [16:0] sext_ln69_9_fu_589_p1;
wire  signed [16:0] sext_ln67_11_fu_633_p1;
wire  signed [15:0] add_ln69_25_fu_643_p0;
wire  signed [15:0] sext_ln67_14_fu_648_p0;
wire  signed [16:0] sext_ln69_10_fu_592_p1;
wire  signed [16:0] sext_ln67_14_fu_648_p1;
wire  signed [15:0] add_ln69_26_fu_658_p0;
wire  signed [15:0] sext_ln67_17_fu_663_p0;
wire  signed [16:0] sext_ln69_11_fu_595_p1;
wire  signed [16:0] sext_ln67_17_fu_663_p1;
wire  signed [15:0] add_ln69_27_fu_673_p0;
wire  signed [31:0] sext_ln67_fu_678_p1;
wire  signed [17:0] sext_ln67_9_fu_719_p1;
wire  signed [17:0] sext_ln69_fu_690_p1;
wire   [17:0] add_ln67_2_fu_722_p2;
wire  signed [31:0] sext_ln67_10_fu_728_p1;
wire   [31:0] add_ln67_fu_714_p2;
wire  signed [31:0] sext_ln67_1_fu_681_p1;
wire  signed [17:0] sext_ln67_12_fu_749_p1;
wire  signed [17:0] sext_ln69_1_fu_693_p1;
wire   [17:0] add_ln67_6_fu_752_p2;
wire  signed [31:0] sext_ln67_13_fu_758_p1;
wire   [31:0] add_ln67_4_fu_744_p2;
wire  signed [31:0] sext_ln67_2_fu_684_p1;
wire  signed [17:0] sext_ln67_15_fu_779_p1;
wire  signed [17:0] sext_ln69_2_fu_696_p1;
wire   [17:0] add_ln67_10_fu_782_p2;
wire  signed [31:0] sext_ln67_16_fu_788_p1;
wire   [31:0] add_ln67_8_fu_774_p2;
wire  signed [31:0] sext_ln67_3_fu_687_p1;
wire  signed [17:0] sext_ln67_18_fu_809_p1;
wire  signed [17:0] sext_ln69_3_fu_699_p1;
wire   [17:0] add_ln67_14_fu_812_p2;
wire  signed [31:0] sext_ln67_19_fu_818_p1;
wire   [31:0] add_ln67_12_fu_804_p2;
wire  signed [15:0] sext_ln67_20_fu_834_p0;
wire  signed [16:0] sext_ln69_12_fu_702_p1;
wire  signed [16:0] sext_ln67_20_fu_834_p1;
wire  signed [15:0] add_ln69_28_fu_844_p0;
wire  signed [15:0] sext_ln67_23_fu_849_p0;
wire  signed [16:0] sext_ln69_13_fu_705_p1;
wire  signed [16:0] sext_ln67_23_fu_849_p1;
wire  signed [15:0] add_ln69_29_fu_859_p0;
wire  signed [15:0] sext_ln67_26_fu_864_p0;
wire  signed [16:0] sext_ln69_14_fu_708_p1;
wire  signed [16:0] sext_ln67_26_fu_864_p1;
wire  signed [15:0] add_ln69_30_fu_874_p0;
wire  signed [15:0] sext_ln67_29_fu_879_p0;
wire  signed [16:0] sext_ln69_15_fu_711_p1;
wire  signed [16:0] sext_ln67_29_fu_879_p1;
wire  signed [15:0] add_ln69_31_fu_889_p0;
wire  signed [31:0] sext_ln67_4_fu_894_p1;
wire  signed [17:0] sext_ln67_21_fu_923_p1;
wire  signed [17:0] sext_ln69_4_fu_906_p1;
wire   [17:0] add_ln67_18_fu_926_p2;
wire  signed [31:0] sext_ln67_22_fu_932_p1;
wire   [31:0] add_ln67_16_fu_918_p2;
wire  signed [31:0] sext_ln67_5_fu_897_p1;
wire  signed [17:0] sext_ln67_24_fu_953_p1;
wire  signed [17:0] sext_ln69_5_fu_909_p1;
wire   [17:0] add_ln67_22_fu_956_p2;
wire  signed [31:0] sext_ln67_25_fu_962_p1;
wire   [31:0] add_ln67_20_fu_948_p2;
wire  signed [31:0] sext_ln67_6_fu_900_p1;
wire  signed [17:0] sext_ln67_27_fu_983_p1;
wire  signed [17:0] sext_ln69_6_fu_912_p1;
wire   [17:0] add_ln67_26_fu_986_p2;
wire  signed [31:0] sext_ln67_28_fu_992_p1;
wire   [31:0] add_ln67_24_fu_978_p2;
wire  signed [31:0] sext_ln67_7_fu_903_p1;
wire  signed [17:0] sext_ln67_30_fu_1013_p1;
wire  signed [17:0] sext_ln69_7_fu_915_p1;
wire   [17:0] add_ln67_30_fu_1016_p2;
wire  signed [31:0] sext_ln67_31_fu_1022_p1;
wire   [31:0] add_ln67_28_fu_1008_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_condition_321;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 acc_0 = 32'd0;
#0 acc_1 = 32'd0;
#0 acc_2 = 32'd0;
#0 acc_3 = 32'd0;
#0 acc_4 = 32'd0;
#0 acc_5 = 32'd0;
#0 acc_6 = 32'd0;
#0 acc_7 = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        acc_0 <= temp_fu_732_p2;
        acc_1 <= temp_1_fu_762_p2;
        acc_2 <= temp_2_fu_792_p2;
        acc_3 <= temp_3_fu_822_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        acc_4 <= temp_4_fu_936_p2;
        acc_5 <= temp_5_fu_966_p2;
        acc_6 <= temp_6_fu_996_p2;
        acc_7 <= temp_7_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln67_13_reg_1496 <= add_ln67_13_fu_667_p2;
        add_ln67_1_reg_1466 <= add_ln67_1_fu_622_p2;
        add_ln67_5_reg_1476 <= add_ln67_5_fu_637_p2;
        add_ln67_9_reg_1486 <= add_ln67_9_fu_652_p2;
        add_ln69_20_reg_1446 <= add_ln69_20_fu_598_p2;
        add_ln69_21_reg_1451 <= add_ln69_21_fu_603_p2;
        add_ln69_22_reg_1456 <= add_ln69_22_fu_608_p2;
        add_ln69_23_reg_1461 <= add_ln69_23_fu_613_p2;
        add_ln69_24_reg_1471 <= add_ln69_24_fu_628_p2;
        add_ln69_25_reg_1481 <= add_ln69_25_fu_643_p2;
        add_ln69_26_reg_1491 <= add_ln69_26_fu_658_p2;
        add_ln69_27_reg_1501 <= add_ln69_27_fu_673_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln67_17_reg_1526 <= add_ln67_17_fu_838_p2;
        add_ln67_21_reg_1536 <= add_ln67_21_fu_853_p2;
        add_ln67_25_reg_1546 <= add_ln67_25_fu_868_p2;
        add_ln67_29_reg_1556 <= add_ln67_29_fu_883_p2;
        add_ln69_28_reg_1531 <= add_ln69_28_fu_844_p2;
        add_ln69_29_reg_1541 <= add_ln69_29_fu_859_p2;
        add_ln69_30_reg_1551 <= add_ln69_30_fu_874_p2;
        add_ln69_31_reg_1561 <= add_ln69_31_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln69_10_reg_1264 <= add_ln69_10_fu_536_p2;
        add_ln69_11_reg_1269 <= add_ln69_11_fu_541_p2;
        add_ln69_8_reg_1254 <= add_ln69_8_fu_526_p2;
        add_ln69_9_reg_1259 <= add_ln69_9_fu_531_p2;
        d_i_0_load_6_reg_1274 <= d_i_0_q1;
        d_i_0_load_7_reg_1286 <= d_i_0_q0;
        d_i_1_load_6_reg_1280 <= d_i_1_q1;
        d_i_1_load_7_reg_1292 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln69_12_reg_1318 <= add_ln69_12_fu_546_p2;
        add_ln69_13_reg_1323 <= add_ln69_13_fu_551_p2;
        add_ln69_14_reg_1328 <= add_ln69_14_fu_556_p2;
        add_ln69_15_reg_1333 <= add_ln69_15_fu_561_p2;
        d_i_0_load_8_reg_1338 <= d_i_0_q1;
        d_i_0_load_9_reg_1350 <= d_i_0_q0;
        d_i_1_load_8_reg_1344 <= d_i_1_q1;
        d_i_1_load_9_reg_1356 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln69_16_reg_1382 <= add_ln69_16_fu_566_p2;
        add_ln69_17_reg_1387 <= add_ln69_17_fu_571_p2;
        add_ln69_18_reg_1392 <= add_ln69_18_fu_576_p2;
        add_ln69_19_reg_1397 <= add_ln69_19_fu_581_p2;
        d_i_0_load_10_reg_1402 <= d_i_0_q1;
        d_i_0_load_11_reg_1414 <= d_i_0_q0;
        d_i_1_load_10_reg_1408 <= d_i_1_q1;
        d_i_1_load_11_reg_1420 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln69_1_reg_1113 <= add_ln69_1_fu_436_p2;
        add_ln69_2_reg_1121 <= add_ln69_2_fu_450_p2;
        add_ln69_3_reg_1129 <= add_ln69_3_fu_464_p2;
        add_ln69_reg_1105 <= add_ln69_fu_422_p2;
        d_i_0_load_2_reg_1134 <= d_i_0_q1;
        d_i_0_load_3_reg_1146 <= d_i_0_q0;
        d_i_1_load_2_reg_1140 <= d_i_1_q1;
        d_i_1_load_3_reg_1152 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln69_4_reg_1181 <= add_ln69_4_fu_478_p2;
        add_ln69_5_reg_1189 <= add_ln69_5_fu_492_p2;
        add_ln69_6_reg_1197 <= add_ln69_6_fu_506_p2;
        add_ln69_7_reg_1205 <= add_ln69_7_fu_520_p2;
        d_i_0_load_4_reg_1210 <= d_i_0_q1;
        d_i_0_load_5_reg_1222 <= d_i_0_q0;
        d_i_1_load_4_reg_1216 <= d_i_1_q1;
        d_i_1_load_5_reg_1228 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_load_1_reg_1070 <= d_i_0_q0;
        d_i_0_load_reg_1058 <= d_i_0_q1;
        d_i_1_load_1_reg_1076 <= d_i_1_q0;
        d_i_1_load_reg_1064 <= d_i_1_q1;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_0_address0 = 64'd1;
    end else begin
        d_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_0_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_0_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_0_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_0_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_0_address1 = 64'd0;
    end else begin
        d_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        d_i_0_ce0 = 1'b1;
    end else begin
        d_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        d_i_0_ce1 = 1'b1;
    end else begin
        d_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_1_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_1_address0 = 64'd1;
    end else begin
        d_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_1_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_1_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_1_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_1_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_1_address1 = 64'd0;
    end else begin
        d_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        d_i_1_ce0 = 1'b1;
    end else begin
        d_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        d_i_1_ce1 = 1'b1;
    end else begin
        d_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        d_o_0_blk_n = d_o_0_full_n;
    end else begin
        d_o_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_0_din = add_ln69_28_reg_1531;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_0_din = add_ln69_24_reg_1471;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_0_din = add_ln69_20_fu_598_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_0_din = add_ln69_16_fu_566_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_0_din = add_ln69_12_fu_546_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_0_din = add_ln69_8_fu_526_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_0_din = add_ln69_4_fu_478_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_0_din = add_ln69_fu_422_p2;
        end else begin
            d_o_0_din = 'bx;
        end
    end else begin
        d_o_0_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_o_0_write = 1'b1;
    end else begin
        d_o_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        d_o_1_blk_n = d_o_1_full_n;
    end else begin
        d_o_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_1_din = add_ln69_29_reg_1541;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_1_din = add_ln69_25_reg_1481;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_1_din = add_ln69_21_fu_603_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_1_din = add_ln69_17_fu_571_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_1_din = add_ln69_13_fu_551_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_1_din = add_ln69_9_fu_531_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_1_din = add_ln69_5_fu_492_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_1_din = add_ln69_1_fu_436_p2;
        end else begin
            d_o_1_din = 'bx;
        end
    end else begin
        d_o_1_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_o_1_write = 1'b1;
    end else begin
        d_o_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        d_o_2_blk_n = d_o_2_full_n;
    end else begin
        d_o_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_2_din = add_ln69_30_reg_1551;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_2_din = add_ln69_26_reg_1491;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_2_din = add_ln69_22_fu_608_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_2_din = add_ln69_18_fu_576_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_2_din = add_ln69_14_fu_556_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_2_din = add_ln69_10_fu_536_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_2_din = add_ln69_6_fu_506_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_2_din = add_ln69_2_fu_450_p2;
        end else begin
            d_o_2_din = 'bx;
        end
    end else begin
        d_o_2_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_o_2_write = 1'b1;
    end else begin
        d_o_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        d_o_3_blk_n = d_o_3_full_n;
    end else begin
        d_o_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_3_din = add_ln69_31_reg_1561;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_3_din = add_ln69_27_reg_1501;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_3_din = add_ln69_23_fu_613_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_3_din = add_ln69_19_fu_581_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_3_din = add_ln69_15_fu_561_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_3_din = add_ln69_11_fu_541_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_3_din = add_ln69_7_fu_520_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_3_din = add_ln69_3_fu_464_p2;
        end else begin
            d_o_3_din = 'bx;
        end
    end else begin
        d_o_3_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_o_3_write = 1'b1;
    end else begin
        d_o_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_10_fu_782_p2 = ($signed(sext_ln67_15_fu_779_p1) + $signed(sext_ln69_2_fu_696_p1));

assign add_ln67_12_fu_804_p2 = ($signed(acc_3) + $signed(sext_ln67_3_fu_687_p1));

assign add_ln67_13_fu_667_p2 = ($signed(sext_ln69_11_fu_595_p1) + $signed(sext_ln67_17_fu_663_p1));

assign add_ln67_14_fu_812_p2 = ($signed(sext_ln67_18_fu_809_p1) + $signed(sext_ln69_3_fu_699_p1));

assign add_ln67_16_fu_918_p2 = ($signed(acc_4) + $signed(sext_ln67_4_fu_894_p1));

assign add_ln67_17_fu_838_p2 = ($signed(sext_ln69_12_fu_702_p1) + $signed(sext_ln67_20_fu_834_p1));

assign add_ln67_18_fu_926_p2 = ($signed(sext_ln67_21_fu_923_p1) + $signed(sext_ln69_4_fu_906_p1));

assign add_ln67_1_fu_622_p2 = ($signed(sext_ln69_8_fu_586_p1) + $signed(sext_ln67_8_fu_618_p1));

assign add_ln67_20_fu_948_p2 = ($signed(acc_5) + $signed(sext_ln67_5_fu_897_p1));

assign add_ln67_21_fu_853_p2 = ($signed(sext_ln69_13_fu_705_p1) + $signed(sext_ln67_23_fu_849_p1));

assign add_ln67_22_fu_956_p2 = ($signed(sext_ln67_24_fu_953_p1) + $signed(sext_ln69_5_fu_909_p1));

assign add_ln67_24_fu_978_p2 = ($signed(acc_6) + $signed(sext_ln67_6_fu_900_p1));

assign add_ln67_25_fu_868_p2 = ($signed(sext_ln69_14_fu_708_p1) + $signed(sext_ln67_26_fu_864_p1));

assign add_ln67_26_fu_986_p2 = ($signed(sext_ln67_27_fu_983_p1) + $signed(sext_ln69_6_fu_912_p1));

assign add_ln67_28_fu_1008_p2 = ($signed(acc_7) + $signed(sext_ln67_7_fu_903_p1));

assign add_ln67_29_fu_883_p2 = ($signed(sext_ln69_15_fu_711_p1) + $signed(sext_ln67_29_fu_879_p1));

assign add_ln67_2_fu_722_p2 = ($signed(sext_ln67_9_fu_719_p1) + $signed(sext_ln69_fu_690_p1));

assign add_ln67_30_fu_1016_p2 = ($signed(sext_ln67_30_fu_1013_p1) + $signed(sext_ln69_7_fu_915_p1));

assign add_ln67_4_fu_744_p2 = ($signed(acc_1) + $signed(sext_ln67_1_fu_681_p1));

assign add_ln67_5_fu_637_p2 = ($signed(sext_ln69_9_fu_589_p1) + $signed(sext_ln67_11_fu_633_p1));

assign add_ln67_6_fu_752_p2 = ($signed(sext_ln67_12_fu_749_p1) + $signed(sext_ln69_1_fu_693_p1));

assign add_ln67_8_fu_774_p2 = ($signed(acc_2) + $signed(sext_ln67_2_fu_684_p1));

assign add_ln67_9_fu_652_p2 = ($signed(sext_ln69_10_fu_592_p1) + $signed(sext_ln67_14_fu_648_p1));

assign add_ln67_fu_714_p2 = ($signed(acc_0) + $signed(sext_ln67_fu_678_p1));

assign add_ln69_10_fu_536_p2 = ($signed(d_i_0_load_5_reg_1222) + $signed(add_ln69_2_reg_1121));

assign add_ln69_11_fu_541_p2 = ($signed(d_i_1_load_5_reg_1228) + $signed(add_ln69_3_reg_1129));

assign add_ln69_12_fu_546_p2 = ($signed(d_i_0_load_6_reg_1274) + $signed(add_ln69_4_reg_1181));

assign add_ln69_13_fu_551_p2 = ($signed(d_i_1_load_6_reg_1280) + $signed(add_ln69_5_reg_1189));

assign add_ln69_14_fu_556_p2 = ($signed(d_i_0_load_7_reg_1286) + $signed(add_ln69_6_reg_1197));

assign add_ln69_15_fu_561_p2 = ($signed(d_i_1_load_7_reg_1292) + $signed(add_ln69_7_reg_1205));

assign add_ln69_16_fu_566_p2 = ($signed(d_i_0_load_8_reg_1338) + $signed(add_ln69_8_reg_1254));

assign add_ln69_17_fu_571_p2 = ($signed(d_i_1_load_8_reg_1344) + $signed(add_ln69_9_reg_1259));

assign add_ln69_18_fu_576_p2 = ($signed(d_i_0_load_9_reg_1350) + $signed(add_ln69_10_reg_1264));

assign add_ln69_19_fu_581_p2 = ($signed(d_i_1_load_9_reg_1356) + $signed(add_ln69_11_reg_1269));

assign add_ln69_1_fu_436_p2 = ($signed(d_i_1_load_reg_1064) + $signed(trunc_ln67_1_fu_432_p1));

assign add_ln69_20_fu_598_p2 = ($signed(d_i_0_load_10_reg_1402) + $signed(add_ln69_12_reg_1318));

assign add_ln69_21_fu_603_p2 = ($signed(d_i_1_load_10_reg_1408) + $signed(add_ln69_13_reg_1323));

assign add_ln69_22_fu_608_p2 = ($signed(d_i_0_load_11_reg_1414) + $signed(add_ln69_14_reg_1328));

assign add_ln69_23_fu_613_p2 = ($signed(d_i_1_load_11_reg_1420) + $signed(add_ln69_15_reg_1333));

assign add_ln69_24_fu_628_p0 = d_i_0_q1;

assign add_ln69_24_fu_628_p2 = ($signed(add_ln69_24_fu_628_p0) + $signed(add_ln69_16_reg_1382));

assign add_ln69_25_fu_643_p0 = d_i_1_q1;

assign add_ln69_25_fu_643_p2 = ($signed(add_ln69_25_fu_643_p0) + $signed(add_ln69_17_reg_1387));

assign add_ln69_26_fu_658_p0 = d_i_0_q0;

assign add_ln69_26_fu_658_p2 = ($signed(add_ln69_26_fu_658_p0) + $signed(add_ln69_18_reg_1392));

assign add_ln69_27_fu_673_p0 = d_i_1_q0;

assign add_ln69_27_fu_673_p2 = ($signed(add_ln69_27_fu_673_p0) + $signed(add_ln69_19_reg_1397));

assign add_ln69_28_fu_844_p0 = d_i_0_q1;

assign add_ln69_28_fu_844_p2 = ($signed(add_ln69_28_fu_844_p0) + $signed(add_ln69_20_reg_1446));

assign add_ln69_29_fu_859_p0 = d_i_1_q1;

assign add_ln69_29_fu_859_p2 = ($signed(add_ln69_29_fu_859_p0) + $signed(add_ln69_21_reg_1451));

assign add_ln69_2_fu_450_p2 = ($signed(d_i_0_load_1_reg_1070) + $signed(trunc_ln67_2_fu_446_p1));

assign add_ln69_30_fu_874_p0 = d_i_0_q0;

assign add_ln69_30_fu_874_p2 = ($signed(add_ln69_30_fu_874_p0) + $signed(add_ln69_22_reg_1456));

assign add_ln69_31_fu_889_p0 = d_i_1_q0;

assign add_ln69_31_fu_889_p2 = ($signed(add_ln69_31_fu_889_p0) + $signed(add_ln69_23_reg_1461));

assign add_ln69_3_fu_464_p2 = ($signed(d_i_1_load_1_reg_1076) + $signed(trunc_ln67_3_fu_460_p1));

assign add_ln69_4_fu_478_p2 = ($signed(d_i_0_load_2_reg_1134) + $signed(trunc_ln67_4_fu_474_p1));

assign add_ln69_5_fu_492_p2 = ($signed(d_i_1_load_2_reg_1140) + $signed(trunc_ln67_5_fu_488_p1));

assign add_ln69_6_fu_506_p2 = ($signed(d_i_0_load_3_reg_1146) + $signed(trunc_ln67_6_fu_502_p1));

assign add_ln69_7_fu_520_p2 = ($signed(d_i_1_load_3_reg_1152) + $signed(trunc_ln67_7_fu_516_p1));

assign add_ln69_8_fu_526_p2 = ($signed(d_i_0_load_4_reg_1210) + $signed(add_ln69_reg_1105));

assign add_ln69_9_fu_531_p2 = ($signed(d_i_1_load_4_reg_1216) + $signed(add_ln69_1_reg_1113));

assign add_ln69_fu_422_p2 = ($signed(d_i_0_load_reg_1058) + $signed(trunc_ln67_fu_418_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_321 = ~((d_o_3_full_n == 1'b0) | (d_o_2_full_n == 1'b0) | (d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

assign sext_ln67_10_fu_728_p1 = $signed(add_ln67_2_fu_722_p2);

assign sext_ln67_11_fu_633_p0 = d_i_1_q1;

assign sext_ln67_11_fu_633_p1 = sext_ln67_11_fu_633_p0;

assign sext_ln67_12_fu_749_p1 = $signed(add_ln67_5_reg_1476);

assign sext_ln67_13_fu_758_p1 = $signed(add_ln67_6_fu_752_p2);

assign sext_ln67_14_fu_648_p0 = d_i_0_q0;

assign sext_ln67_14_fu_648_p1 = sext_ln67_14_fu_648_p0;

assign sext_ln67_15_fu_779_p1 = $signed(add_ln67_9_reg_1486);

assign sext_ln67_16_fu_788_p1 = $signed(add_ln67_10_fu_782_p2);

assign sext_ln67_17_fu_663_p0 = d_i_1_q0;

assign sext_ln67_17_fu_663_p1 = sext_ln67_17_fu_663_p0;

assign sext_ln67_18_fu_809_p1 = $signed(add_ln67_13_reg_1496);

assign sext_ln67_19_fu_818_p1 = $signed(add_ln67_14_fu_812_p2);

assign sext_ln67_1_fu_681_p1 = d_i_1_load_reg_1064;

assign sext_ln67_20_fu_834_p0 = d_i_0_q1;

assign sext_ln67_20_fu_834_p1 = sext_ln67_20_fu_834_p0;

assign sext_ln67_21_fu_923_p1 = $signed(add_ln67_17_reg_1526);

assign sext_ln67_22_fu_932_p1 = $signed(add_ln67_18_fu_926_p2);

assign sext_ln67_23_fu_849_p0 = d_i_1_q1;

assign sext_ln67_23_fu_849_p1 = sext_ln67_23_fu_849_p0;

assign sext_ln67_24_fu_953_p1 = $signed(add_ln67_21_reg_1536);

assign sext_ln67_25_fu_962_p1 = $signed(add_ln67_22_fu_956_p2);

assign sext_ln67_26_fu_864_p0 = d_i_0_q0;

assign sext_ln67_26_fu_864_p1 = sext_ln67_26_fu_864_p0;

assign sext_ln67_27_fu_983_p1 = $signed(add_ln67_25_reg_1546);

assign sext_ln67_28_fu_992_p1 = $signed(add_ln67_26_fu_986_p2);

assign sext_ln67_29_fu_879_p0 = d_i_1_q0;

assign sext_ln67_29_fu_879_p1 = sext_ln67_29_fu_879_p0;

assign sext_ln67_2_fu_684_p1 = d_i_0_load_1_reg_1070;

assign sext_ln67_30_fu_1013_p1 = $signed(add_ln67_29_reg_1556);

assign sext_ln67_31_fu_1022_p1 = $signed(add_ln67_30_fu_1016_p2);

assign sext_ln67_3_fu_687_p1 = d_i_1_load_1_reg_1076;

assign sext_ln67_4_fu_894_p1 = d_i_0_load_2_reg_1134;

assign sext_ln67_5_fu_897_p1 = d_i_1_load_2_reg_1140;

assign sext_ln67_6_fu_900_p1 = d_i_0_load_3_reg_1146;

assign sext_ln67_7_fu_903_p1 = d_i_1_load_3_reg_1152;

assign sext_ln67_8_fu_618_p0 = d_i_0_q1;

assign sext_ln67_8_fu_618_p1 = sext_ln67_8_fu_618_p0;

assign sext_ln67_9_fu_719_p1 = $signed(add_ln67_1_reg_1466);

assign sext_ln67_fu_678_p1 = d_i_0_load_reg_1058;

assign sext_ln69_10_fu_592_p1 = d_i_0_load_9_reg_1350;

assign sext_ln69_11_fu_595_p1 = d_i_1_load_9_reg_1356;

assign sext_ln69_12_fu_702_p1 = d_i_0_load_10_reg_1402;

assign sext_ln69_13_fu_705_p1 = d_i_1_load_10_reg_1408;

assign sext_ln69_14_fu_708_p1 = d_i_0_load_11_reg_1414;

assign sext_ln69_15_fu_711_p1 = d_i_1_load_11_reg_1420;

assign sext_ln69_1_fu_693_p1 = d_i_1_load_4_reg_1216;

assign sext_ln69_2_fu_696_p1 = d_i_0_load_5_reg_1222;

assign sext_ln69_3_fu_699_p1 = d_i_1_load_5_reg_1228;

assign sext_ln69_4_fu_906_p1 = d_i_0_load_6_reg_1274;

assign sext_ln69_5_fu_909_p1 = d_i_1_load_6_reg_1280;

assign sext_ln69_6_fu_912_p1 = d_i_0_load_7_reg_1286;

assign sext_ln69_7_fu_915_p1 = d_i_1_load_7_reg_1292;

assign sext_ln69_8_fu_586_p1 = d_i_0_load_8_reg_1338;

assign sext_ln69_9_fu_589_p1 = d_i_1_load_8_reg_1344;

assign sext_ln69_fu_690_p1 = d_i_0_load_4_reg_1210;

assign temp_1_fu_762_p2 = ($signed(sext_ln67_13_fu_758_p1) + $signed(add_ln67_4_fu_744_p2));

assign temp_2_fu_792_p2 = ($signed(sext_ln67_16_fu_788_p1) + $signed(add_ln67_8_fu_774_p2));

assign temp_3_fu_822_p2 = ($signed(sext_ln67_19_fu_818_p1) + $signed(add_ln67_12_fu_804_p2));

assign temp_4_fu_936_p2 = ($signed(sext_ln67_22_fu_932_p1) + $signed(add_ln67_16_fu_918_p2));

assign temp_5_fu_966_p2 = ($signed(sext_ln67_25_fu_962_p1) + $signed(add_ln67_20_fu_948_p2));

assign temp_6_fu_996_p2 = ($signed(sext_ln67_28_fu_992_p1) + $signed(add_ln67_24_fu_978_p2));

assign temp_7_fu_1026_p2 = ($signed(sext_ln67_31_fu_1022_p1) + $signed(add_ln67_28_fu_1008_p2));

assign temp_fu_732_p2 = ($signed(sext_ln67_10_fu_728_p1) + $signed(add_ln67_fu_714_p2));

assign trunc_ln67_1_fu_432_p1 = acc_1[15:0];

assign trunc_ln67_2_fu_446_p1 = acc_2[15:0];

assign trunc_ln67_3_fu_460_p1 = acc_3[15:0];

assign trunc_ln67_4_fu_474_p1 = acc_4[15:0];

assign trunc_ln67_5_fu_488_p1 = acc_5[15:0];

assign trunc_ln67_6_fu_502_p1 = acc_6[15:0];

assign trunc_ln67_7_fu_516_p1 = acc_7[15:0];

assign trunc_ln67_fu_418_p1 = acc_0[15:0];

endmodule //array_io
