
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003600                       # Number of seconds simulated
sim_ticks                                  3599994777                       # Number of ticks simulated
final_tick                               530592433389                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163084                       # Simulator instruction rate (inst/s)
host_op_rate                                   206229                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 290902                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886364                       # Number of bytes of host memory used
host_seconds                                 12375.29                       # Real time elapsed on the host
sim_insts                                  2018210084                       # Number of instructions simulated
sim_ops                                    2552137196                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       422656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       262400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               695424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       212224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            212224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3302                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2050                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5433                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1658                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1658                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1351113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    117404615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1528891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     72888995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               193173614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1351113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1528891                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2880004                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58951197                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58951197                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58951197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1351113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    117404615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1528891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     72888995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              252124810                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8633082                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3143283                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549607                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213948                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1294564                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1237334                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334564                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9310                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3289879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17318010                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3143283                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571898                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3655651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126377                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        591530                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620192                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8444584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.528766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4788933     56.71%     56.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228640      2.71%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259846      3.08%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          473989      5.61%     68.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215813      2.56%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328301      3.89%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179322      2.12%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154530      1.83%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815210     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8444584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364097                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.006006                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471792                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       542924                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3488872                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35594                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905401                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535361                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2105                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20623071                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4969                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905401                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661520                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         146218                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       135222                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3330333                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       265885                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19814279                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4855                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142362                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77358                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1476                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27742237                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92290511                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92290511                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10681562                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4179                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2524                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           680888                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       319558                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18613406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14981058                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28969                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6289030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18833884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8444584                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.774043                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.921071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2956683     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1786146     21.15%     56.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1229401     14.56%     70.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       847370     10.03%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       704159      8.34%     89.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382784      4.53%     93.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377151      4.47%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86582      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74308      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8444584                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108563     76.59%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15586     11.00%     87.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17587     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492677     83.39%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212389      1.42%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1491336      9.95%     94.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       783006      5.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14981058                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735308                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141739                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009461                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38577405                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24906769                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14547948                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15122797                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29871                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       723167                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238660                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905401                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          57547                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9428                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18617593                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65337                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848509                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943876                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2501                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6909                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123419                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249541                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14698598                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392915                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282457                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145720                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081789                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752805                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.702590                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14559559                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14547948                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9526497                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26721828                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685140                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356506                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6335980                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216691                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7539183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629048                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161724                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2980367     39.53%     39.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051535     27.21%     66.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840494     11.15%     77.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419960      5.57%     83.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429254      5.69%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167995      2.23%     91.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184637      2.45%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95055      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369886      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7539183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369886                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25786797                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38141613                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 188498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863308                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863308                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158335                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158335                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66077177                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20111879                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19072613                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8633082                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3127261                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2546910                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209206                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1266191                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1207321                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330278                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9259                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3116323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17267043                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3127261                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1537599                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3798502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1127472                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        651774                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1525645                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8480970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.519974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4682468     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          331568      3.91%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269847      3.18%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          650352      7.67%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175186      2.07%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234474      2.76%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162040      1.91%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96124      1.13%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1878911     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8480970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362242                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000102                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3252841                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       637775                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3652826                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23498                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        914020                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530871                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20691570                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        914020                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3491807                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         112681                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       178851                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3432377                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       351225                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19960740                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          336                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140714                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114032                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27899972                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93202305                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93202305                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17120475                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10779371                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4185                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2514                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           984243                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1880493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       974549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20758                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       285786                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18846330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4191                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14947255                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30799                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6490549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19992696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          778                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8480970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762446                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898313                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2971683     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1823374     21.50%     56.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1159116     13.67%     70.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       878629     10.36%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       768383      9.06%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       397906      4.69%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       340572      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67188      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74119      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8480970                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89098     69.34%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19964     15.54%     84.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19429     15.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12421002     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208645      1.40%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1492114      9.98%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       823826      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14947255                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731393                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128493                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38534769                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25341253                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14565094                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15075748                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57204                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       746148                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          404                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247140                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        914020                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62419                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8234                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18850526                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1880493                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       974549                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2488                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6608                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120826                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246082                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14711135                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1399370                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       236117                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2201045                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2072449                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            801675                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704042                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14575048                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14565094                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9477264                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26925051                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687126                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351987                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10033916                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12332311                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6518282                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212670                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7566950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629760                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147594                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2939965     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2095627     27.69%     66.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       846901     11.19%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       485780      6.42%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386862      5.11%     89.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160547      2.12%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190287      2.51%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94211      1.25%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366770      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7566950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10033916                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12332311                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1861754                       # Number of memory references committed
system.switch_cpus1.commit.loads              1134345                       # Number of loads committed
system.switch_cpus1.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1768783                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11115408                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251409                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366770                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26050604                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38615875                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 152112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10033916                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12332311                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10033916                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860390                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860390                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162263                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162263                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66187283                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20106104                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19076921                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3408                       # number of misc regfile writes
system.l2.replacements                           5433                       # number of replacements
system.l2.tagsinuse                       4093.506408                       # Cycle average of tags in use
system.l2.total_refs                           256616                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9529                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.930003                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            47.765846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     24.505301                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1068.644362                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     22.778738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    826.564202                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1073.176111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1030.071848                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011662                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.005983                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.260900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.005561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.201798                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.262006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.251482                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999391                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4224                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3615                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7844                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3060                       # number of Writeback hits
system.l2.Writeback_hits::total                  3060                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   115                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3667                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7959                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4287                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3667                       # number of overall hits
system.l2.overall_hits::total                    7959                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3302                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2047                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5430                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3302                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2050                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5433                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3302                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2050                       # number of overall misses
system.l2.overall_misses::total                  5433                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1719224                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    150240238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1935359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     91012187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       244907008                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       163987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        163987                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1719224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    150240238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1935359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     91176174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        245070995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1719224                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    150240238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1935359                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     91176174                       # number of overall miss cycles
system.l2.overall_miss_latency::total       245070995                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13274                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3060                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3060                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               118                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13392                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13392                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.438746                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.361533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.409070                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.054545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025424                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.435103                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.358580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.405690                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.435103                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.358580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.405690                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45242.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45499.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45008.348837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44461.254030                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45102.579742                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 54662.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54662.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45242.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45499.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45008.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44476.182439                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45107.858458                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45242.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45499.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45008.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44476.182439                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45107.858458                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1658                       # number of writebacks
system.l2.writebacks::total                      1658                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3302                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2047                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5430                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5433                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1503163                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    131233092                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1684362                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     79129133                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    213549750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       145830                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       145830                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1503163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    131233092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1684362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     79274963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    213695580                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1503163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    131233092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1684362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     79274963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    213695580                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.438746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.361533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.409070                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025424                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.435103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.358580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.405690                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.435103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.358580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.405690                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39556.921053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39743.516657                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39171.209302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38656.147044                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39327.762431                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        48610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        48610                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39556.921053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39743.516657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39171.209302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38670.713659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39332.887907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39556.921053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39743.516657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39171.209302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38670.713659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39332.887907                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.193535                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1948694.287938                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.193535                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.820823                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620137                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620137                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620137                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620137                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620137                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2467958                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2467958                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2467958                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2467958                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2467958                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2467958                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620192                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620192                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620192                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620192                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44871.963636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44871.963636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44871.963636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44871.963636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44871.963636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44871.963636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1994007                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1994007                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1994007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1994007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1994007                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1994007                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47476.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47476.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47476.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47476.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47476.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47476.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7589                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580217                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7845                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              20978.995156                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.563718                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.436282                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888921                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111079                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085415                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085415                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701537                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2436                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2436                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1786952                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1786952                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1786952                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1786952                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14780                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          242                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15022                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15022                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15022                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15022                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    526022295                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    526022295                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9961706                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9961706                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    535984001                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    535984001                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    535984001                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    535984001                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801974                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801974                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801974                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013434                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013434                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008336                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008336                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008336                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008336                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35590.141746                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35590.141746                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41164.074380                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41164.074380                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35679.936160                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35679.936160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35679.936160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35679.936160                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          976                       # number of writebacks
system.cpu0.dcache.writebacks::total              976                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7254                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7254                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7433                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7433                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7433                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7433                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7526                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7526                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7589                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7589                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    193558381                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    193558381                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1751481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1751481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    195309862                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    195309862                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    195309862                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    195309862                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006841                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006841                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004211                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004211                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004211                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004211                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25718.626229                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25718.626229                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27801.285714                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27801.285714                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25735.915404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25735.915404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25735.915404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25735.915404                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.864405                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999710563                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929943.171815                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.864405                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065488                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.825103                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1525590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1525590                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1525590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1525590                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1525590                       # number of overall hits
system.cpu1.icache.overall_hits::total        1525590                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2665155                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2665155                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2665155                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2665155                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2665155                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2665155                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1525645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1525645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1525645                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1525645                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1525645                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1525645                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48457.363636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48457.363636                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48457.363636                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48457.363636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48457.363636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48457.363636                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2189664                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2189664                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2189664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2189664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2189664                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2189664                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49765.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49765.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49765.090909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49765.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49765.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49765.090909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5717                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157426894                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5973                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26356.419555                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.108468                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.891532                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883236                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116764                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1062219                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1062219                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       723290                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        723290                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1856                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1856                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1704                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1785509                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1785509                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1785509                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1785509                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14515                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          530                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15045                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15045                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15045                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15045                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    561709975                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    561709975                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25552032                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25552032                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    587262007                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    587262007                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    587262007                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    587262007                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1076734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1076734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       723820                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       723820                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1800554                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1800554                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1800554                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1800554                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013481                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013481                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000732                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008356                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008356                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008356                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008356                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38698.585946                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38698.585946                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 48211.381132                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48211.381132                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39033.699369                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39033.699369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39033.699369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39033.699369                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       116003                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 38667.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2084                       # number of writebacks
system.cpu1.dcache.writebacks::total             2084                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8853                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8853                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          475                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          475                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9328                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9328                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5662                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5717                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5717                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    127041903                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    127041903                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1221719                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1221719                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    128263622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    128263622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    128263622                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    128263622                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003175                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003175                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003175                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003175                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22437.637407                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22437.637407                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22213.072727                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22213.072727                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22435.476998                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22435.476998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22435.476998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22435.476998                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
