#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Aug 26 14:01:49 2022
# Process ID: 10124
# Current directory: C:/Studies/FPGA/libraries/pwm/pwm.runs/clockSetup_synth_1
# Command line: vivado.exe -log clockSetup.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clockSetup.tcl
# Log file: C:/Studies/FPGA/libraries/pwm/pwm.runs/clockSetup_synth_1/clockSetup.vds
# Journal file: C:/Studies/FPGA/libraries/pwm/pwm.runs/clockSetup_synth_1\vivado.jou
# Running On: DESKTOP-E5S1MHN, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17096 MB
#-----------------------------------------------------------
source clockSetup.tcl -notrace
