Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: Parser.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Parser.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Parser"
Output Format                      : NGC
Target Device                      : xc6slx45t-2-csg324

---- Source Options
Top Module Name                    : Parser
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/ISE/CS226_OSPF/OSPF/Parser.vhd" into library work
Parsing entity <Parser>.
Parsing architecture <Behavioral> of entity <parser>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Parser> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Parser>.
    Related source file is "/home/ise/ISE/CS226_OSPF/OSPF/Parser.vhd".
    Found 1-bit register for signal <hello_out>.
    Found 1-bit register for signal <ls_out>.
    Found 32-bit register for signal <p_counter>.
    Found 8-bit register for signal <typePacket>.
    Found 16-bit register for signal <packet_length>.
    Found 3-bit register for signal <p_state>.
    Found finite state machine <FSM_0> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <n_counter[31]_GND_5_o_add_5_OUT> created at line 60.
    Found 32-bit adder for signal <p_counter[31]_GND_5_o_add_42_OUT> created at line 158.
    Found 32-bit 5-to-1 multiplexer for signal <n_counter> created at line 69.
WARNING:Xst:737 - Found 1-bit latch for signal <n_hello_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_ls_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <n_counter[31]_GND_5_o_LessThan_5_o> created at line 60
    Found 32-bit comparator greater for signal <GND_5_o_n_counter[31]_LessThan_7_o> created at line 60
    Found 32-bit comparator greater for signal <GND_5_o_p_counter[31]_LessThan_21_o> created at line 95
    Found 32-bit comparator greater for signal <p_counter[31]_GND_5_o_LessThan_23_o> created at line 99
    Found 17-bit comparator greater for signal <p_counter[31]_GND_5_o_LessThan_41_o> created at line 148
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   5 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Parser> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 2
 16-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 5
 17-bit comparator greater                             : 1
 32-bit comparator greater                             : 4
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 5-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 58
 Flip-Flops                                            : 58
# Comparators                                          : 5
 17-bit comparator greater                             : 1
 32-bit comparator greater                             : 4
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 5-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 ip_strip   | 001
 ospf_strip | 010
 hello      | 011
 ls         | 100
------------------------

Optimizing unit <Parser> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Parser, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Parser.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 377
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 6
#      LUT3                        : 20
#      LUT4                        : 22
#      LUT5                        : 42
#      LUT6                        : 89
#      MUXCY                       : 100
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 63
#      FD                          : 53
#      FDE                         : 8
#      LD                          : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 9
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  54576     0%  
 Number of Slice LUTs:                  211  out of  27288     0%  
    Number used as Logic:               211  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    247
   Number with an unused Flip Flop:     186  out of    247    75%  
   Number with an unused LUT:            36  out of    247    14%  
   Number of fully used LUT-FF pairs:    25  out of    247    10%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  12  out of    190     6%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
clk                                                              | BUFGP                  | 61    |
p_state[2]_GND_6_o_Mux_50_o(Mmux_p_state[2]_GND_6_o_Mux_50_o11:O)| NONE(*)(n_hello_out)   | 1     |
p_state[2]_PWR_7_o_Mux_52_o(Mmux_p_state[2]_PWR_7_o_Mux_52_o11:O)| NONE(*)(n_ls_out)      | 1     |
-----------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.238ns (Maximum Frequency: 88.988MHz)
   Minimum input arrival time before clock: 8.558ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.238ns (frequency: 88.988MHz)
  Total number of paths / destination ports: 6854559 / 59
-------------------------------------------------------------------------
Delay:               11.238ns (Levels of Logic = 30)
  Source:            p_counter_0 (FF)
  Destination:       packet_length_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: p_counter_0 to packet_length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  p_counter_0 (p_counter_0)
     INV:I->O              1   0.255   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_lut<0>_INV_0 (Madd_p_counter[31]_GND_5_o_add_42_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<0> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<1> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<2> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<3> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<4> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<5> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<6> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<7> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<8> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<9> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<10> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<11> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<12> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<13> (Madd_p_counter[31]_GND_5_o_add_42_OUT_cy<13>)
     XORCY:CI->O           8   0.206   1.374  Madd_p_counter[31]_GND_5_o_add_42_OUT_xor<14> (p_counter[31]_GND_5_o_add_42_OUT<14>)
     LUT5:I0->O            1   0.254   0.000  Mcompar_p_counter[31]_GND_5_o_LessThan_41_o_lut<7> (Mcompar_p_counter[31]_GND_5_o_LessThan_41_o_lut<7>)
     MUXCY:S->O           76   0.215   2.023  Mcompar_p_counter[31]_GND_5_o_LessThan_41_o_cy<7> (Mcompar_p_counter[31]_GND_5_o_LessThan_41_o_cy<7>)
     LUT6:I5->O            3   0.254   1.196  Mmux_n_counter110 (n_counter<0>)
     LUT5:I0->O            1   0.254   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_lut<0> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<0> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<1> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<2> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<3> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<4> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<5> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<6> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<6>)
     LUT5:I4->O            1   0.254   0.000  GND_5_o_GND_5_o_AND_3_o1_lut (GND_5_o_GND_5_o_AND_3_o1_lut)
     MUXCY:S->O           16   0.427   1.182  GND_5_o_GND_5_o_AND_3_o1_cy (GND_5_o_GND_5_o_AND_3_o)
     LUT3:I2->O            1   0.254   0.000  packet_length_0_rstpot (packet_length_0_rstpot)
     FD:D                      0.074          packet_length_0
    ----------------------------------------
    Total                     11.238ns (4.056ns logic, 7.182ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2157 / 36
-------------------------------------------------------------------------
Offset:              8.558ns (Levels of Logic = 14)
  Source:            validity (PAD)
  Destination:       packet_length_0 (FF)
  Destination Clock: clk rising

  Data Path: validity to packet_length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   1.152  validity_IBUF (validity_IBUF)
     LUT4:I0->O            2   0.254   0.834  Mmux_n_counter1211_SW2 (N9)
     LUT6:I4->O            4   0.250   1.080  Mmux_n_counter121 (n_counter<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_lutdi (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<0> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<1> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<2> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<3> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<4> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<5> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<6> (Mcompar_n_counter[31]_GND_5_o_LessThan_5_o_cy<6>)
     LUT5:I4->O            1   0.254   0.000  GND_5_o_GND_5_o_AND_3_o1_lut (GND_5_o_GND_5_o_AND_3_o1_lut)
     MUXCY:S->O           16   0.427   1.182  GND_5_o_GND_5_o_AND_3_o1_cy (GND_5_o_GND_5_o_AND_3_o)
     LUT3:I2->O            1   0.254   0.000  packet_length_0_rstpot (packet_length_0_rstpot)
     FD:D                      0.074          packet_length_0
    ----------------------------------------
    Total                      8.558ns (3.628ns logic, 4.930ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            hello_out (FF)
  Destination:       hello_out (PAD)
  Source Clock:      clk rising

  Data Path: hello_out to hello_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  hello_out (hello_out_OBUF)
     OBUF:I->O                 2.912          hello_out_OBUF (hello_out)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |   11.238|         |         |         |
p_state[2]_GND_6_o_Mux_50_o|         |    1.336|         |         |
p_state[2]_PWR_7_o_Mux_52_o|         |    1.336|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[2]_GND_6_o_Mux_50_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.384|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[2]_PWR_7_o_Mux_52_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.384|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 12.10 secs
 
--> 


Total memory usage is 387380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

