Analysis & Synthesis report for magical_pug
Sun Apr 26 20:53:28 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO
 17. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated
 18. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p
 19. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p
 20. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram
 21. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 22. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 23. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp
 24. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp
 25. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 26. Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 27. Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0
 34. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler
 35. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller
 36. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
 37. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo
 38. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO
 39. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
 40. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter
 41. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller
 42. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_001
 45. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_002
 48. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Parameter Settings for Inferred Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod1
 51. Parameter Settings for Inferred Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div1
 52. Parameter Settings for Inferred Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod0
 53. Parameter Settings for Inferred Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div0
 54. dcfifo Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "VGA_Subsystem:u0|altera_reset_controller:rst_controller_002"
 56. Port Connectivity Checks: "VGA_Subsystem:u0|altera_reset_controller:rst_controller_001"
 57. Port Connectivity Checks: "VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 58. Port Connectivity Checks: "VGA_Subsystem:u0|altera_reset_controller:rst_controller"
 59. Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"
 60. Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll"
 61. Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo"
 62. Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
 63. Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller"
 64. Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler"
 65. Port Connectivity Checks: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key3"
 66. Port Connectivity Checks: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key2"
 67. Port Connectivity Checks: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key0"
 68. Port Connectivity Checks: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"
 69. Port Connectivity Checks: "VGA_Subsystem:u0"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 26 20:53:28 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; magical_pug                                 ;
; Top-level Entity Name           ; DE1_SOC_golden_top                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 443                                         ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,200                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_golden_top ; magical_pug        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                  ; Library       ;
+---------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; DE1_SOC_golden_top.v                                                                        ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v                                                                        ;               ;
; VGA_Subsystem/synthesis/VGA_Subsystem.v                                                     ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v                                                     ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/altera_reset_controller.v                                ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_controller.v                                ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/altera_reset_synchronizer.v                              ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_synchronizer.v                              ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter.v                        ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter.v                        ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter_data_format_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter_data_format_adapter_0.sv ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v                              ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v                              ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v              ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v              ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v                    ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v                    ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v                                 ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v                                 ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v                      ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v                      ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_controller.v                           ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_controller.v                           ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/VGA_Subsystem_rgb_resampler.v                            ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_rgb_resampler.v                            ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/magical_pug_generator.v                                  ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v                                  ; VGA_Subsystem ;
; VGA_Subsystem/synthesis/submodules/key_debouncer.v                                          ; yes             ; User Verilog HDL File        ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/key_debouncer.v                                          ; VGA_Subsystem ;
; dcfifo.tdf                                                                                  ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                                                               ;               ;
; lpm_counter.inc                                                                             ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                                                          ;               ;
; lpm_add_sub.inc                                                                             ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                          ;               ;
; altdpram.inc                                                                                ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                             ;               ;
; a_graycounter.inc                                                                           ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                                                                        ;               ;
; a_fefifo.inc                                                                                ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                                                             ;               ;
; a_gray2bin.inc                                                                              ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                           ;               ;
; dffpipe.inc                                                                                 ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                                              ;               ;
; alt_sync_fifo.inc                                                                           ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                        ;               ;
; lpm_compare.inc                                                                             ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                                                          ;               ;
; altsyncram_fifo.inc                                                                         ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                      ;               ;
; aglobal181.inc                                                                              ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/aglobal181.inc                                                                                           ;               ;
; db/dcfifo_73q1.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf                                                                          ;               ;
; db/a_gray2bin_f9b.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_gray2bin_f9b.tdf                                                                       ;               ;
; db/a_graycounter_cg6.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_graycounter_cg6.tdf                                                                    ;               ;
; db/a_graycounter_8ub.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_graycounter_8ub.tdf                                                                    ;               ;
; db/altsyncram_3b81.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf                                                                      ;               ;
; db/alt_synch_pipe_g9l.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_g9l.tdf                                                                   ;               ;
; db/dffpipe_1v8.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_1v8.tdf                                                                          ;               ;
; db/dffpipe_0v8.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_0v8.tdf                                                                          ;               ;
; db/alt_synch_pipe_h9l.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_h9l.tdf                                                                   ;               ;
; db/dffpipe_2v8.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_2v8.tdf                                                                          ;               ;
; db/cmpr_su5.tdf                                                                             ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/cmpr_su5.tdf                                                                             ;               ;
; db/mux_5r7.tdf                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/mux_5r7.tdf                                                                              ;               ;
; altera_pll.v                                                                                ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v                                                                                             ;               ;
; lpm_divide.tdf                                                                              ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                           ;               ;
; abs_divider.inc                                                                             ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/abs_divider.inc                                                                                          ;               ;
; sign_div_unsign.inc                                                                         ; yes             ; Megafunction                 ; d:/softwares/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                      ;               ;
; db/lpm_divide_h3m.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_h3m.tdf                                                                       ;               ;
; db/sign_div_unsign_klh.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/sign_div_unsign_klh.tdf                                                                  ;               ;
; db/alt_u_div_eve.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_u_div_eve.tdf                                                                        ;               ;
; db/lpm_divide_ebm.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_ebm.tdf                                                                       ;               ;
; db/lpm_divide_hbm.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_hbm.tdf                                                                       ;               ;
; db/sign_div_unsign_nlh.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/sign_div_unsign_nlh.tdf                                                                  ;               ;
; db/alt_u_div_kve.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_u_div_kve.tdf                                                                        ;               ;
+---------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 510             ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 927             ;
;     -- 7 input functions                    ; 5               ;
;     -- 6 input functions                    ; 68              ;
;     -- 5 input functions                    ; 114             ;
;     -- 4 input functions                    ; 88              ;
;     -- <=3 input functions                  ; 652             ;
;                                             ;                 ;
; Dedicated logic registers                   ; 443             ;
;                                             ;                 ;
; I/O pins                                    ; 241             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 3200            ;
;                                             ;                 ;
; Total DSP Blocks                            ; 0               ;
;                                             ;                 ;
; Total PLLs                                  ; 2               ;
;     -- PLLs                                 ; 2               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLOCK2_50~input ;
; Maximum fan-out                             ; 347             ;
; Total fan-out                               ; 4936            ;
; Average fan-out                             ; 2.50            ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Entity Name                         ; Library Name  ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------+
; |DE1_SOC_golden_top                                      ; 927 (0)             ; 443 (0)                   ; 3200              ; 0          ; 241  ; 0            ; |DE1_SOC_golden_top                                                                                                                                                                ; DE1_SOC_golden_top                  ; work          ;
;    |VGA_Subsystem:u0|                                    ; 927 (0)             ; 443 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0                                                                                                                                               ; VGA_Subsystem                       ; VGA_Subsystem ;
;       |VGA_Subsystem_rgb_resampler:rgb_resampler|        ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler                                                                                                     ; VGA_Subsystem_rgb_resampler         ; VGA_Subsystem ;
;       |VGA_Subsystem_vga_controller:vga_controller|      ; 65 (1)              ; 83 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller                                                                                                   ; VGA_Subsystem_vga_controller        ; VGA_Subsystem ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|  ; 64 (64)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                      ; altera_up_avalon_video_vga_timing   ; VGA_Subsystem ;
;       |VGA_Subsystem_vga_fifo:vga_fifo|                  ; 58 (2)              ; 102 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo                                                                                                               ; VGA_Subsystem_vga_fifo              ; VGA_Subsystem ;
;          |dcfifo:Data_FIFO|                              ; 56 (0)              ; 102 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO                                                                                              ; dcfifo                              ; work          ;
;             |dcfifo_73q1:auto_generated|                 ; 56 (11)             ; 102 (34)                  ; 3200              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated                                                                   ; dcfifo_73q1                         ; work          ;
;                |a_gray2bin_f9b:wrptr_g_gray2bin|         ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                   ; a_gray2bin_f9b                      ; work          ;
;                |a_gray2bin_f9b:ws_dgrp_gray2bin|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                   ; a_gray2bin_f9b                      ; work          ;
;                |a_graycounter_8ub:wrptr_g1p|             ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p                                       ; a_graycounter_8ub                   ; work          ;
;                |a_graycounter_cg6:rdptr_g1p|             ; 14 (14)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p                                       ; a_graycounter_cg6                   ; work          ;
;                |alt_synch_pipe_g9l:rs_dgwp|              ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                        ; alt_synch_pipe_g9l                  ; work          ;
;                   |dffpipe_1v8:dffpipe12|                ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                  ; dffpipe_1v8                         ; work          ;
;                |alt_synch_pipe_h9l:ws_dgrp|              ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                        ; alt_synch_pipe_h9l                  ; work          ;
;                   |dffpipe_2v8:dffpipe16|                ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                  ; dffpipe_2v8                         ; work          ;
;                |altsyncram_3b81:fifo_ram|                ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram                                          ; altsyncram_3b81                     ; work          ;
;                |dffpipe_0v8:ws_brp|                      ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp                                                ; dffpipe_0v8                         ; work          ;
;                |dffpipe_0v8:ws_bwp|                      ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp                                                ; dffpipe_0v8                         ; work          ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                     ; mux_5r7                             ; work          ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                     ; mux_5r7                             ; work          ;
;       |VGA_Subsystem_video_pll_0:video_pll_0|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0                                                                                                         ; VGA_Subsystem_video_pll_0           ; VGA_Subsystem ;
;          |VGA_Subsystem_video_pll_0_video_pll:video_pll| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll                                                           ; VGA_Subsystem_video_pll_0_video_pll ; VGA_Subsystem ;
;             |altera_pll:altera_pll_i|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i                                   ; altera_pll                          ; work          ;
;       |altera_reset_controller:rst_controller_001|       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_001                                                                                                    ; altera_reset_controller             ; VGA_Subsystem ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                         ; altera_reset_synchronizer           ; VGA_Subsystem ;
;       |altera_reset_controller:rst_controller|           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller                                                                                                        ; altera_reset_controller             ; VGA_Subsystem ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                             ; altera_reset_synchronizer           ; VGA_Subsystem ;
;       |magical_pug_generator:magical_pug_generator_0|    ; 797 (461)           ; 244 (184)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0                                                                                                 ; magical_pug_generator               ; VGA_Subsystem ;
;          |key_debouncer:key0|                            ; 24 (24)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key0                                                                              ; key_debouncer                       ; VGA_Subsystem ;
;          |key_debouncer:key2|                            ; 23 (23)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key2                                                                              ; key_debouncer                       ; VGA_Subsystem ;
;          |key_debouncer:key3|                            ; 23 (23)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key3                                                                              ; key_debouncer                       ; VGA_Subsystem ;
;          |lpm_divide:Div0|                               ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div0                                                                                 ; lpm_divide                          ; work          ;
;             |lpm_divide_hbm:auto_generated|              ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm                      ; work          ;
;                |sign_div_unsign_nlh:divider|             ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh                 ; work          ;
;                   |alt_u_div_kve:divider|                ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve                       ; work          ;
;          |lpm_divide:Div1|                               ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div1                                                                                 ; lpm_divide                          ; work          ;
;             |lpm_divide_ebm:auto_generated|              ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div1|lpm_divide_ebm:auto_generated                                                   ; lpm_divide_ebm                      ; work          ;
;                |sign_div_unsign_klh:divider|             ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh                 ; work          ;
;                   |alt_u_div_eve:divider|                ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve                       ; work          ;
;          |lpm_divide:Mod0|                               ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod0                                                                                 ; lpm_divide                          ; work          ;
;             |lpm_divide_h3m:auto_generated|              ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                   ; lpm_divide_h3m                      ; work          ;
;                |sign_div_unsign_klh:divider|             ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh                 ; work          ;
;                   |alt_u_div_eve:divider|                ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve                       ; work          ;
;          |lpm_divide:Mod1|                               ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod1                                                                                 ; lpm_divide                          ; work          ;
;             |lpm_divide_h3m:auto_generated|              ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod1|lpm_divide_h3m:auto_generated                                                   ; lpm_divide_h3m                      ; work          ;
;                |sign_div_unsign_klh:divider|             ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh                 ; work          ;
;                   |alt_u_div_eve:divider|                ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve                       ; work          ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                               ;
+--------+--------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                    ; IP Include File    ;
+--------+--------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; N/A    ; Qsys                     ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|VGA_Subsystem:u0                                                                                                                               ; VGA_Subsystem.qsys ;
; Altera ; altera_avalon_st_adapter ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter                                                                             ; VGA_Subsystem.qsys ;
; Altera ; data_format_adapter      ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 ; VGA_Subsystem.qsys ;
; Altera ; altera_reset_controller  ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller                                                                                        ; VGA_Subsystem.qsys ;
; Altera ; altera_reset_controller  ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_001                                                                                    ; VGA_Subsystem.qsys ;
; Altera ; altera_reset_controller  ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|VGA_Subsystem:u0|altera_reset_controller:rst_controller_002                                                                                    ; VGA_Subsystem.qsys ;
; Altera ; altera_pll               ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll                                           ; VGA_Subsystem.qsys ;
+--------+--------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]            ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]            ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[4]                                              ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[5]                                              ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[7]                                              ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[6]                                              ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[3]                                              ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[2]                                              ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[1]                                              ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[0]                                              ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|VGA_SYNC                                                      ; Stuck at GND due to stuck port data_in                                                     ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[0]                                               ; Stuck at GND due to stuck port data_in                                                     ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|red[1,4,7]                                                  ; Stuck at VCC due to stuck port data_in                                                     ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[1..3]                                            ; Stuck at GND due to stuck port data_in                                                     ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[4,7]                                             ; Stuck at VCC due to stuck port data_in                                                     ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[9,10,13]                                         ; Stuck at GND due to stuck port data_in                                                     ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[14,17]                                           ; Stuck at VCC due to stuck port data_in                                                     ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[18..31]                                          ; Stuck at GND due to stuck port data_in                                                     ;
; VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_endofpacket                                          ; Lost fanout                                                                                ;
; VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[0,1,10,11,20,21]                                ; Lost fanout                                                                                ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7] ; Lost fanout                                                                                ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7] ; Lost fanout                                                                                ;
; VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[23,26,29]                                       ; Merged with VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_valid    ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|red[2,3]                                                    ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|red[6]          ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|red[0]                                                      ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|red[5]          ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|green[4,5,7]                                                ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|blue[7]         ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|blue[0..2]                                                  ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|blue[7]         ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|green[1,6]                                                  ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|blue[6]         ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|blue[3..5]                                                  ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|blue[6]         ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|green[2]                                                    ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|green[0]        ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|pug_x[1,3,6]                                                ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|pug_x[0]        ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|pug_x[4,5,7..10]                                            ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|pug_x[2]        ;
; VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[3,4,9,16,17,19]                                 ; Merged with VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[2]  ;
; VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[6..8,13,18]                                     ; Merged with VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[5]  ;
; VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[14]                                             ; Merged with VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[12] ;
; VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[27]                                             ; Merged with VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[22] ;
; VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[25,28]                                          ; Merged with VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[24] ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[15,16]                                           ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[12]  ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[5,6,8]                                           ; Merged with VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|GAME_SPEED[11]  ;
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|pug_x[2]                                                    ; Stuck at GND due to stuck port data_in                                                     ;
; Total Number of Removed Registers = 86                                                                                     ;                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                     ;
+-----------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                      ;
+-----------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|red[7] ; Stuck at VCC              ; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7], ;
;                                                                       ; due to stuck port data_in ; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]  ;
+-----------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 443   ;
; Number of registers using Synchronous Clear  ; 194   ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 180   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 22      ;
; VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; 1       ;
; VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 34      ;
; VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; 1       ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_lsb_aeb                             ; 4       ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_msb_aeb                             ; 4       ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a0            ; 11      ;
; VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a0            ; 7       ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|parity6               ; 3       ;
; VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9               ; 5       ;
; Total number of inverted registers = 12                                                                                                        ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler|stream_out_data[24]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|score[4]                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|x[0]                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|speed_param[19]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|p2_x[4]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|p2_x[0]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|p3_x[4]                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|p3_x[1]                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|fall_speed_param[7]                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|p1_x[6]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|p1_x[10]                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|pug_y[6]                                                    ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|pug_y[5]                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|green                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                          ;
+---------------------------------------+------------------------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                  ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                 ;
+---------------------------------------+------------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0 ;
+---------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------+
; DW                  ; 23    ; Signed Integer                                                                ;
; WW                  ; 10    ; Signed Integer                                                                ;
; HW                  ; 9     ; Signed Integer                                                                ;
; WIDTH               ; 640   ; Signed Integer                                                                ;
; HEIGHT              ; 480   ; Signed Integer                                                                ;
; PIPE1_X             ; 200   ; Signed Integer                                                                ;
; PIPE2_X             ; 400   ; Signed Integer                                                                ;
; PIPE3_X             ; 600   ; Signed Integer                                                                ;
; PIPE1_Y1            ; 130   ; Signed Integer                                                                ;
; PIPE1_Y2            ; 270   ; Signed Integer                                                                ;
; PIPE2_Y1            ; 220   ; Signed Integer                                                                ;
; PIPE2_Y2            ; 380   ; Signed Integer                                                                ;
; PIPE3_Y1            ; 100   ; Signed Integer                                                                ;
; PIPE3_Y2            ; 285   ; Signed Integer                                                                ;
; PIPE_WIDTH          ; 25    ; Signed Integer                                                                ;
; MAGICAL_PUG_START_X ; 75    ; Signed Integer                                                                ;
; MAGICAL_PUG_START_Y ; 200   ; Signed Integer                                                                ;
; MAGICAL_PUG_WIDTH   ; 30    ; Signed Integer                                                                ;
; MAGICAL_PUG_JUMP    ; 50    ; Signed Integer                                                                ;
; PUG_FALL_RATE       ; 80000 ; Signed Integer                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler ;
+----------------+------------------+---------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                ;
+----------------+------------------+---------------------------------------------------------------------+
; IDW            ; 23               ; Signed Integer                                                      ;
; ODW            ; 29               ; Signed Integer                                                      ;
; IEW            ; 1                ; Signed Integer                                                      ;
; OEW            ; 1                ; Signed Integer                                                      ;
; ALPHA          ; 1111111111       ; Unsigned Binary                                                     ;
; STATUS_IN      ; 0000000000010111 ; Unsigned Binary                                                     ;
; STATUS_OUT     ; 0000000000011001 ; Unsigned Binary                                                     ;
+----------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller ;
+-------------------------+------------+--------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                               ;
+-------------------------+------------+--------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                     ;
; DW                      ; 29         ; Signed Integer                                                     ;
; R_UI                    ; 29         ; Signed Integer                                                     ;
; R_LI                    ; 22         ; Signed Integer                                                     ;
; G_UI                    ; 19         ; Signed Integer                                                     ;
; G_LI                    ; 12         ; Signed Integer                                                     ;
; B_UI                    ; 9          ; Signed Integer                                                     ;
; B_LI                    ; 2          ; Signed Integer                                                     ;
; H_ACTIVE                ; 640        ; Signed Integer                                                     ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                     ;
; H_SYNC                  ; 96         ; Signed Integer                                                     ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                     ;
; H_TOTAL                 ; 800        ; Signed Integer                                                     ;
; V_ACTIVE                ; 480        ; Signed Integer                                                     ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                     ;
; V_SYNC                  ; 2          ; Signed Integer                                                     ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                     ;
; V_TOTAL                 ; 525        ; Signed Integer                                                     ;
; LW                      ; 10         ; Signed Integer                                                     ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                    ;
; PW                      ; 10         ; Signed Integer                                                     ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                    ;
+-------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                            ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                  ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                  ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                  ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                  ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                  ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                  ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                  ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                  ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                  ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                  ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                  ;
; PW                      ; 10         ; Signed Integer                                                                                                  ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                 ;
; LW                      ; 10         ; Signed Integer                                                                                                  ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                 ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                       ;
; EW             ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_73q1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                    ;
; pll_type                             ; General                ; String                                                                                                    ;
; pll_subtype                          ; General                ; String                                                                                                    ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                                            ;
; operation_mode                       ; direct                 ; String                                                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency2              ; 33.000000 MHz          ; String                                                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                            ;
; clock_name_0                         ;                        ; String                                                                                                    ;
; clock_name_1                         ;                        ; String                                                                                                    ;
; clock_name_2                         ;                        ; String                                                                                                    ;
; clock_name_3                         ;                        ; String                                                                                                    ;
; clock_name_4                         ;                        ; String                                                                                                    ;
; clock_name_5                         ;                        ; String                                                                                                    ;
; clock_name_6                         ;                        ; String                                                                                                    ;
; clock_name_7                         ;                        ; String                                                                                                    ;
; clock_name_8                         ;                        ; String                                                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                    ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                        ;
; inUsePackets    ; 1     ; Signed Integer                                                                        ;
; inDataWidth     ; 24    ; Signed Integer                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                        ;
; inUseEmptyPort  ; 1     ; Signed Integer                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                        ;
; outDataWidth    ; 24    ; Signed Integer                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                        ;
; outErrorWidth   ; 0     ; Signed Integer                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Subsystem:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                               ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 1                                                                 ;
; Entity Instance            ; VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 32                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                                            ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo"                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller"                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler"                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; slave_read       ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; slave_readdata   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key3"          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; button_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; released     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key2"          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; button_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; released     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key0"          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; button_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty   ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; score   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "score[9..8]" have no fanouts                                             ;
; digit_0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; digit_1 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; digit_2 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Subsystem:u0"                                                                                                                                                                 ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; score_score     ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; digit_0_digit_0 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "digit_0_digit_0[7..7]" have no fanouts                                     ;
; digit_1_digit_1 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "digit_1_digit_1[7..7]" have no fanouts                                     ;
; digit_2_digit_2 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "digit_2_digit_2[7..7]" have no fanouts                                     ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 443                         ;
;     ENA               ; 68                          ;
;     ENA SCLR          ; 112                         ;
;     SCLR              ; 82                          ;
;     SLD               ; 4                           ;
;     plain             ; 177                         ;
; arriav_io_obuf        ; 96                          ;
; arriav_lcell_comb     ; 930                         ;
;     arith             ; 407                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 271                         ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 59                          ;
;         4 data inputs ; 20                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 488                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 144                         ;
;         3 data inputs ; 80                          ;
;         4 data inputs ; 68                          ;
;         5 data inputs ; 114                         ;
;         6 data inputs ; 68                          ;
;     shared            ; 30                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 7                           ;
; boundary_port         ; 241                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 26 20:53:10 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off magical_pug -c magical_pug
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/vga_subsystem.v
    Info (12023): Found entity 1: VGA_Subsystem File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_avalon_st_adapter.v
    Info (12023): Found entity 1: VGA_Subsystem_avalon_st_adapter File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_avalon_st_adapter_data_format_adapter_0.sv
    Info (12023): Found entity 1: VGA_Subsystem_avalon_st_adapter_data_format_adapter_0 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter_data_format_adapter_0.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_pll_0.v
    Info (12023): Found entity 1: VGA_Subsystem_video_pll_0 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_pll_0_video_pll.v
    Info (12023): Found entity 1: VGA_Subsystem_video_pll_0_video_pll File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_vga_fifo.v
    Info (12023): Found entity 1: VGA_Subsystem_vga_fifo File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_vga_controller.v
    Info (12023): Found entity 1: VGA_Subsystem_vga_controller File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_rgb_resampler.v
    Info (12023): Found entity 1: VGA_Subsystem_rgb_resampler File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_rgb_resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/magical_pug_generator.v
    Info (12023): Found entity 1: magical_pug_generator File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/key_debouncer.v
    Info (12023): Found entity 1: key_debouncer File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/key_debouncer.v Line: 1
Info (12127): Elaborating entity "DE1_SOC_golden_top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE1_SOC_golden_top.v(100) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
Warning (10034): Output port "DRAM_BA" at DE1_SOC_golden_top.v(101) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 101
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_golden_top.v(59) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 59
Warning (10034): Output port "ADC_DIN" at DE1_SOC_golden_top.v(60) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 60
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_golden_top.v(62) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 62
Warning (10034): Output port "AUD_DACDAT" at DE1_SOC_golden_top.v(72) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 72
Warning (10034): Output port "AUD_XCK" at DE1_SOC_golden_top.v(74) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 74
Warning (10034): Output port "DRAM_CAS_N" at DE1_SOC_golden_top.v(102) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 102
Warning (10034): Output port "DRAM_CKE" at DE1_SOC_golden_top.v(103) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 103
Warning (10034): Output port "DRAM_CLK" at DE1_SOC_golden_top.v(104) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 104
Warning (10034): Output port "DRAM_CS_N" at DE1_SOC_golden_top.v(105) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 105
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_golden_top.v(107) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 107
Warning (10034): Output port "DRAM_RAS_N" at DE1_SOC_golden_top.v(108) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 108
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_golden_top.v(109) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE1_SOC_golden_top.v(110) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 110
Warning (10034): Output port "FAN_CTRL" at DE1_SOC_golden_top.v(115) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 115
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SOC_golden_top.v(120) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 120
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_golden_top.v(200) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 200
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_golden_top.v(231) has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 231
Info (12128): Elaborating entity "VGA_Subsystem" for hierarchy "VGA_Subsystem:u0" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 274
Info (12128): Elaborating entity "magical_pug_generator" for hierarchy "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 73
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(250): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 250
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(251): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 251
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(259): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 259
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(263): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 263
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(274): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 274
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(279): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 279
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(287): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 287
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(288): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 288
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(301): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 301
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(302): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 302
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(303): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 303
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(313): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 313
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(314): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 314
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(315): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 315
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(319): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 319
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(324): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 324
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(329): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 329
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(336): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 336
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(337): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 337
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(338): truncated value with size 32 to match size of target (11) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 338
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(350): truncated value with size 32 to match size of target (4) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 350
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(351): truncated value with size 32 to match size of target (4) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 351
Warning (10230): Verilog HDL assignment warning at magical_pug_generator.v(352): truncated value with size 32 to match size of target (4) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 352
Info (12128): Elaborating entity "key_debouncer" for hierarchy "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key0" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 590
Warning (10230): Verilog HDL assignment warning at key_debouncer.v(50): truncated value with size 32 to match size of target (16) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/key_debouncer.v Line: 50
Info (12128): Elaborating entity "VGA_Subsystem_rgb_resampler" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at VGA_Subsystem_rgb_resampler.v(118): object "a" assigned a value but never read File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_rgb_resampler.v Line: 118
Info (12128): Elaborating entity "VGA_Subsystem_vga_controller" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 108
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_controller.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "VGA_Subsystem_vga_fifo" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 125
Info (12128): Elaborating entity "dcfifo" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v Line: 155
Info (12130): Elaborated megafunction instantiation "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v Line: 155
Info (12133): Instantiated megafunction "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO" with the following parameter: File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf
    Info (12023): Found entity 1: dcfifo_73q1 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_73q1" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated" File: d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf
    Info (12023): Found entity 1: a_gray2bin_f9b File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_gray2bin_f9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_f9b" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf
    Info (12023): Found entity 1: a_graycounter_cg6 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_graycounter_cg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cg6" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf
    Info (12023): Found entity 1: a_graycounter_8ub File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_graycounter_8ub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_8ub" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf
    Info (12023): Found entity 1: altsyncram_3b81 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3b81" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/cmpr_su5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf Line: 92
Info (12128): Elaborating entity "VGA_Subsystem_video_pll_0" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 132
Info (12128): Elaborating entity "VGA_Subsystem_video_pll_0_video_pll" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v Line: 91
Info (12133): Instantiated megafunction "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "33.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v Line: 30
Info (12128): Elaborating entity "VGA_Subsystem_avalon_st_adapter" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 165
Info (12128): Elaborating entity "VGA_Subsystem_avalon_st_adapter_data_format_adapter_0" for hierarchy "VGA_Subsystem:u0|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter.v Line: 208
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "VGA_Subsystem:u0|altera_reset_controller:rst_controller" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 228
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "VGA_Subsystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "VGA_Subsystem:u0|magical_pug_generator_0_avalon_streaming_source_empty[1]" is missing source, defaulting to GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v Line: 41
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[1]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf Line: 69
        Warning (14320): Synthesized away node "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[2]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf Line: 99
        Warning (14320): Synthesized away node "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[3]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf Line: 129
        Warning (14320): Synthesized away node "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[12]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf Line: 399
        Warning (14320): Synthesized away node "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[13]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf Line: 429
        Warning (14320): Synthesized away node "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[22]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf Line: 699
        Warning (14320): Synthesized away node "VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[23]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf Line: 729
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|Mod1" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 352
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|Div1" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 351
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|Mod0" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 351
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|Div0" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 350
Info (12130): Elaborated megafunction instantiation "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod1" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 352
Info (12133): Instantiated megafunction "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Mod1" with the following parameter: File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 352
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_h3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div1" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 351
Info (12133): Instantiated megafunction "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div1" with the following parameter: File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 351
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_ebm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div0" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 350
Info (12133): Instantiated megafunction "VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|lpm_divide:Div0" with the following parameter: File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v Line: 350
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_hbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_u_div_kve.tdf Line: 22
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 70
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 71
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 121
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 215
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 216
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 217
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 218
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 59
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 60
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 62
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 72
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 102
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 103
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 104
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 105
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 107
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 108
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 110
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 115
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 120
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 200
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 231
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 243
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/output_files/magical_pug.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 61
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 69
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 85
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 90
    Warning (15610): No output dependent on input pin "CLOCK_50" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 95
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 199
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 228
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 230
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v Line: 232
Info (21057): Implemented 1333 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 96 bidirectional pins
    Info (21061): Implemented 1065 logic cells
    Info (21064): Implemented 25 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 246 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Sun Apr 26 20:53:28 2020
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/output_files/magical_pug.map.smsg.


