Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 28 18:02:26 2023
| Host         : LAPTOP-4HV6V7EN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_design_wrapper_control_sets_placed.rpt
| Design       : mb_design_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   124 |
|    Minimum number of control sets                        |   124 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   342 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   124 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    53 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             443 |          143 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             599 |          205 |
| Yes          | No                    | No                     |             238 |           57 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1134 |          350 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                Enable Signal                                                                                                |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                          |                1 |              1 |         1.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                 |                1 |              1 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                 |                1 |              1 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                               |                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0   |                1 |              1 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[4].Divide_I/CE                                                                                                                                               |                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                               |                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                               |                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/CE                                                                                                                                               |                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                             | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
| ~mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                             |                                                                                                                                                 |                3 |              3 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              4 |         2.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                  |                1 |              4 |         4.00 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                             | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                           |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                           |                1 |              4 |         4.00 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]_0                                                                                                       | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |         5.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                 |                3 |              5 |         1.67 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                           | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                2 |              5 |         2.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                           |                2 |              5 |         2.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                            | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                2 |              5 |         2.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |         1.67 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                2 |              6 |         3.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                 |                3 |              6 |         2.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | mb_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              7 |         3.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                            | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                3 |              7 |         2.33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              8 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |              8 |         4.00 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                 |                1 |              8 |         8.00 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                 |                7 |              8 |         1.14 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                 |                2 |              8 |         4.00 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                 |                1 |              8 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                 |                1 |              8 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |         2.67 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                 |                1 |              8 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                  |                4 |              8 |         2.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                 | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                2 |              8 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                2 |              8 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                3 |              9 |         3.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                  |                4 |              9 |         2.25 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             10 |         3.33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                  |                2 |             10 |         5.00 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                 |                4 |             10 |         2.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |         2.75 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             11 |         2.20 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op2_reg[31]_2[0]                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |             15 |         7.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                |                3 |             16 |         5.33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_35[0]                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             16 |         2.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1_n_0                                               |                5 |             16 |         3.20 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_leds/U0/gpio_core_1/Read_Reg_Rst                                                                                           |                2 |             16 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                          | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                2 |             16 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                           | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                2 |             16 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                          | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                5 |             16 |         3.20 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/DecHammingCode_0/U0/DecHammingCode_v1_0_S00_AXIS_inst/s_validOut                                                                                                                                | mb_design_i/DecHammingCode_0/U0/DecHammingCode_v1_0_S00_AXIS_inst/p_0_in                                                                        |                9 |             17 |         1.89 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                6 |             18 |         3.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                3 |             18 |         6.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                7 |             18 |         2.57 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             19 |         3.80 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op2_reg[31]_1[0]                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             20 |         3.33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/EncHammingCode_Cop_0/U0/EncHammingCode_Cop_v1_0_S00_AXIS_inst/s_validOut                                                                                                                        | mb_design_i/EncHammingCode_Cop_0/U0/EncHammingCode_Cop_v1_0_S00_AXIS_inst/p_0_in                                                                |                5 |             20 |         4.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/FSL_Get_Succesful                                                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             20 |         2.22 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                   | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                4 |             21 |         5.25 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                4 |             21 |         5.25 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             21 |         3.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                4 |             21 |         5.25 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                             | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                5 |             23 |         4.60 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                5 |             23 |         4.60 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_displays/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                7 |             24 |         3.43 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                4 |             28 |         7.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                9 |             30 |         3.33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                9 |             31 |         3.44 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                5 |             32 |         6.40 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                | mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                  |                6 |             32 |         5.33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Bus_RNW_reg_reg                                                                                                                                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                  |                9 |             32 |         3.56 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                 |                7 |             32 |         4.57 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             32 |         1.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               11 |             32 |         2.91 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                 |                7 |             32 |         4.57 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               10 |             32 |         3.20 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               12 |             32 |         2.67 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               13 |             32 |         2.46 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                 |                6 |             33 |         5.50 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                 |                7 |             34 |         4.86 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |               13 |             42 |         3.23 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |               13 |             46 |         3.54 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                 |               11 |             48 |         4.36 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                 |                8 |             64 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |               17 |             64 |         3.76 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                     |                                                                                                                                                 |               10 |             75 |         7.50 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                             |                                                                                                                                                 |               29 |             81 |         2.79 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               26 |             81 |         3.12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_1                                                                                                                      |                                                                                                                                                 |               16 |            128 |         8.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               71 |            162 |         2.28 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               74 |            222 |         3.00 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             |                                                                                                                                                 |              116 |            378 |         3.26 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


