---
title: "Blog"
layout: single
permalink: /blog/
author_profile: true
---

<style>
.blog-card {
  border-left: 4px solid #1a73e8;
  background-color: #e8f0fe;
  padding: 1rem 1.5rem;
  margin-bottom: 1.5rem;
  border-radius: 10px;
  box-shadow: 0 2px 6px rgba(0,0,0,0.05);
}

.blog-card h4 {
  margin-top: 0;
  margin-bottom: 0.3rem;
}

.blog-card h4 a {
  color: #1a73e8;
  text-decoration: none;
}

.blog-card h4 a:hover {
  text-decoration: underline;
}

.blog-card .date {
  font-style: italic;
  color: #555;
  margin-bottom: 0.3rem;
}

.blog-card p {
  margin-bottom: 0;
}
</style>

Welcome to my blog! I write about AI, hardware-aware deep learning, VLSI design, timing analysis, and signal processing.  
Here are my **latest articles published on Medium**:

---

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/run-large-language-models-in-minutes-on-windows-using-ollama-8ba98d74fdcd" target="_blank">Run LLMs on Windows Using Ollama</a></h4>
  <div class="date">April 23, 2025</div>
  <p>How to run ChatGPT-style models directly on Windows using Ollama without cloud dependency.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/setting-up-an-nvidia-gpu-for-deep-learning-59bff57b9bd9" target="_blank">Setting Up an NVIDIA GPU for Deep Learning</a></h4>
  <div class="date">January 2, 2025</div>
  <p>A complete guide to installing CUDA, cuDNN, and frameworks for your AI workflows.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/how-to-create-a-proof-of-concept-poc-for-your-ai-project-as-a-manager-fc0e64751bde" target="_blank">Create an AI PoC as a Manager</a></h4>
  <div class="date">December 22, 2024</div>
  <p>Strategize and build proof-of-concepts aligned with business goals and product feasibility.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/understanding-self-attention-and-multi-head-attention-in-transformers-05463bb4f095" target="_blank">Understanding Self-Attention in Transformers</a></h4>
  <div class="date">December 22, 2024</div>
  <p>A simplified explanation of attention and multi-head mechanisms in Transformer models.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/hands-on-power-analysis-with-opensta-a-comprehensive-guide-18c3350ef6ea" target="_blank">Hands-On Power Analysis with OpenSTA</a></h4>
  <div class="date">September 15, 2024</div>
  <p>Analyze VLSI power and delay using real-world workflows in OpenSTA.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/understanding-delay-calculation-and-static-timing-analysis-using-opensta-a-comprehensive-tutorial-cf01feaa6170" target="_blank">Delay Calculation & Static Timing Analysis</a></h4>
  <div class="date">September 8, 2024</div>
  <p>Explore STA theory and practical reporting using OpenSTA for chip design.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/a-step-by-step-guide-to-installing-and-running-opensta-in-a-docker-environment-9a2d4b2fbfcd" target="_blank">Running OpenSTA in Docker</a></h4>
  <div class="date">September 1, 2024</div>
  <p>Use Docker to quickly spin up OpenSTA and perform reusable analyses.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/enhancing-vlsi-designs-with-logic-optimization-using-yosys-8g0h2i3j4k5l" target="_blank">Logic Optimization with Yosys</a></h4>
  <div class="date">August 21, 2024</div>
  <p>Optimize your Verilog RTL using Yosys logic minimization and synthesis passes.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://srsapireddy.medium.com/enhancing-vlsi-designs-with-logic-optimization-using-yosys-83502d9f7cf5" target="_blank">Logic Synthesis Tutorial with Yosys</a></h4>
  <div class="date">August 11, 2024</div>
  <p>Get started with synthesis workflows using Yosys in open-source digital design.</p>
</div>

<div class="blog-card">
  <h4>ðŸ”— <a href="https://medium.com/@srsapireddy/simulation-based-verification-using-icarus-designing-and-simulating-a-4-bit-synchronous-counter-e3633dbfd76a" target="_blank">Verilog Simulation with Icarus</a></h4>
  <div class="date">August 9, 2024</div>
  <p>Design and verify a 4-bit counter using Icarus Verilog and waveform viewers.</p>
</div>

---

ðŸ‘‰ For more, visit my <a href="https://medium.com/@srsapireddy" target="_blank"><strong>Medium blog â†’</strong></a>
