

================================================================
== Vitis HLS Report for 'convolution5_hls'
================================================================
* Date:           Fri Dec 13 16:50:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_ip_gen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   146266|   146266|  1.463 ms|  1.463 ms|  146267|  146267|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505   |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4   |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |   146265|   146265|      9751|          -|          -|    15|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 96
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%co = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 97 'alloca' 'co' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r_r"   --->   Operation 98 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_r"   --->   Operation 99 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights_r"   --->   Operation 100 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r_r"   --->   Operation 101 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sum_15_loc = alloca i64 1"   --->   Operation 102 'alloca' 'sum_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sum_13_loc = alloca i64 1"   --->   Operation 103 'alloca' 'sum_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sum_11_loc = alloca i64 1"   --->   Operation 104 'alloca' 'sum_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sum_9_loc = alloca i64 1"   --->   Operation 105 'alloca' 'sum_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sum_7_loc = alloca i64 1"   --->   Operation 106 'alloca' 'sum_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sum_5_loc = alloca i64 1"   --->   Operation 107 'alloca' 'sum_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sum_3_loc = alloca i64 1"   --->   Operation 108 'alloca' 'sum_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sum_1_loc = alloca i64 1"   --->   Operation 109 'alloca' 'sum_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:5]   --->   Operation 110 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 400, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 48000, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %WEIGHTS"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BIAS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 120, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BIAS"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 120, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 128 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 129 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln24" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 130 'getelementptr' 'INPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 0, i7 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 131 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_24_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 132 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.27>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%co_1 = load i7 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 133 'load' 'co_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.77ns)   --->   "%icmp_ln18 = icmp_eq  i7 %co_1, i7 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 134 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_24_2.split, void %for.end40" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 135 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %co_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 136 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (2.18ns)   --->   "%mul_ln24 = mul i18 %zext_ln18, i18 1600" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 137 'mul' 'mul_ln24' <Predicate = (!icmp_ln18)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i18 %mul_ln24" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 138 'zext' 'zext_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.08ns)   --->   "%add_ln24 = add i64 %zext_ln24, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 139 'add' 'add_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 140 'partselect' 'trunc_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %co_1, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 141 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i9 %shl_ln" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 142 'zext' 'zext_ln36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.08ns)   --->   "%add_ln36 = add i64 %zext_ln36, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 143 'add' 'add_ln36' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 144 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 145 'sext' 'sext_ln36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%BIAS_addr = getelementptr i32 %BIAS, i64 %sext_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 146 'getelementptr' 'BIAS_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.08ns)   --->   "%add_ln36_1 = add i64 %zext_ln36, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 147 'add' 'add_ln36_1' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_1, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 148 'partselect' 'trunc_ln36_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i62 %trunc_ln36_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 149 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln36_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 150 'getelementptr' 'OUTPUT_r_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.77ns)   --->   "%add_ln18 = add i7 %co_1, i7 8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 151 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 %add_ln18, i7 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 152 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:38]   --->   Operation 153 'ret' 'ret_ln38' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 154 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i62 %trunc_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 155 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i32 %WEIGHTS, i64 %sext_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 156 'getelementptr' 'WEIGHTS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [8/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 157 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 158 [8/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 158 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 159 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 159 'writereq' 'OUTPUT_r_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 160 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 161 [7/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 161 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 162 [7/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 162 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 163 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 164 [6/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 164 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 165 [6/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 165 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 166 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 166 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 167 [5/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 167 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 168 [5/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 168 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 169 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 170 [4/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 170 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 171 [4/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 171 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 172 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 173 [3/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 173 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 174 [3/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 174 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 175 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 176 [2/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 176 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 177 [2/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 177 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 178 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 179 [1/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 179 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 180 [1/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 180 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_1, i32 %sum_1_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 181 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_1, i32 %sum_1_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 182 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 183 [1/1] (0.87ns)   --->   "%add_ln24_1 = add i18 %mul_ln24, i18 1600" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 183 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i18 %add_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 184 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.08ns)   --->   "%add_ln24_2 = add i64 %zext_ln24_1, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 185 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (7.30ns)   --->   "%BIAS_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %BIAS_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 186 'read' 'BIAS_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24_2, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 187 'partselect' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln36 = or i9 %shl_ln, i9 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 188 'or' 'or_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i9 %or_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 189 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (1.08ns)   --->   "%add_ln36_2 = add i64 %zext_ln36_1, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 190 'add' 'add_ln36_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_2, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 191 'partselect' 'trunc_ln36_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i62 %trunc_ln36_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 192 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%BIAS_addr_1 = getelementptr i32 %BIAS, i64 %sext_ln36_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 193 'getelementptr' 'BIAS_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (1.08ns)   --->   "%add_ln36_3 = add i64 %zext_ln36_1, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 194 'add' 'add_ln36_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln36_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_3, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 195 'partselect' 'trunc_ln36_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i62 %trunc_ln36_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 196 'sext' 'sext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_1 = getelementptr i32 %OUTPUT_r, i64 %sext_ln36_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 197 'getelementptr' 'OUTPUT_r_addr_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%sum_1_loc_load = load i32 %sum_1_loc"   --->   Operation 198 'load' 'sum_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %BIAS_addr_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 199 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %sum_1_loc_load, i32 %bitcast_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 200 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [8/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 201 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i62 %trunc_ln24_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 202 'sext' 'sext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_1 = getelementptr i32 %WEIGHTS, i64 %sext_ln24_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 203 'getelementptr' 'WEIGHTS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [8/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_1, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 204 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 205 [8/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 205 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 206 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 206 'writereq' 'OUTPUT_r_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 207 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %sum_1_loc_load, i32 %bitcast_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 207 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [7/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 208 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 209 [7/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_1, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 209 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 210 [7/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 210 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 211 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %sum_1_loc_load, i32 %bitcast_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 211 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 212 [6/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 212 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 213 [6/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_1, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 213 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 214 [6/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 214 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 215 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %sum_1_loc_load, i32 %bitcast_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 215 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [5/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 216 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 217 [5/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_1, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 217 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 218 [5/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 218 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i32 %add1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 219 'bitcast' 'bitcast_ln36_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr, i32 %bitcast_ln36_1, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 220 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 221 [4/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 221 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 222 [4/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_1, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 222 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 223 [4/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 223 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 224 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 224 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 225 [3/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 225 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 226 [3/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_1, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 226 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 227 [3/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 227 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 228 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 228 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 229 [2/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 229 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 230 [2/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_1, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 230 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 231 [2/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 231 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 232 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 232 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 233 [1/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 233 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 234 [1/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_1, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 234 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 235 [1/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 235 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 236 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 236 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 237 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_2, i32 %sum_3_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 237 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 238 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 238 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_2, i32 %sum_3_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 239 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 240 [1/1] (0.87ns)   --->   "%add_ln24_3 = add i18 %mul_ln24, i18 3200" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 240 'add' 'add_ln24_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i18 %add_ln24_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 241 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (1.08ns)   --->   "%add_ln24_4 = add i64 %zext_ln24_2, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 242 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i9 %or_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 243 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24_4, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 244 'partselect' 'trunc_ln24_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.77ns)   --->   "%add_ln36_4 = add i10 %zext_ln36_2, i10 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 245 'add' 'add_ln36_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i10 %add_ln36_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 246 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (1.08ns)   --->   "%add_ln36_5 = add i64 %zext_ln36_3, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 247 'add' 'add_ln36_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln36_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_5, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 248 'partselect' 'trunc_ln36_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i62 %trunc_ln36_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 249 'sext' 'sext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%BIAS_addr_2 = getelementptr i32 %BIAS, i64 %sext_ln36_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 250 'getelementptr' 'BIAS_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (1.08ns)   --->   "%add_ln36_6 = add i64 %zext_ln36_3, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 251 'add' 'add_ln36_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln36_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_6, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 252 'partselect' 'trunc_ln36_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i62 %trunc_ln36_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 253 'sext' 'sext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_2 = getelementptr i32 %OUTPUT_r, i64 %sext_ln36_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 254 'getelementptr' 'OUTPUT_r_addr_2' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 255 [8/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 255 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i62 %trunc_ln24_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 256 'sext' 'sext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_2 = getelementptr i32 %WEIGHTS, i64 %sext_ln24_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 257 'getelementptr' 'WEIGHTS_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 258 [8/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_2, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 258 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 259 [8/8] (7.30ns)   --->   "%BIAS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 259 'readreq' 'BIAS_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 260 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 260 'writereq' 'OUTPUT_r_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln36_2 = or i9 %shl_ln, i9 12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 261 'or' 'or_ln36_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i9 %or_ln36_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 262 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln36_7 = add i64 %zext_ln36_5, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 263 'add' 'add_ln36_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln36_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_7, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 264 'partselect' 'trunc_ln36_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i62 %trunc_ln36_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 265 'sext' 'sext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%BIAS_addr_3 = getelementptr i32 %BIAS, i64 %sext_ln36_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 266 'getelementptr' 'BIAS_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (1.08ns)   --->   "%add_ln36_8 = add i64 %zext_ln36_5, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 267 'add' 'add_ln36_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln36_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_8, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 268 'partselect' 'trunc_ln36_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i62 %trunc_ln36_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 269 'sext' 'sext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_3 = getelementptr i32 %OUTPUT_r, i64 %sext_ln36_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 270 'getelementptr' 'OUTPUT_r_addr_3' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 271 [7/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 271 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 272 [7/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_2, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 272 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 273 [7/8] (7.30ns)   --->   "%BIAS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 273 'readreq' 'BIAS_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln36_1 = or i9 %shl_ln, i9 8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 274 'or' 'or_ln36_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i9 %or_ln36_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 275 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [8/8] (7.30ns)   --->   "%BIAS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 276 'readreq' 'BIAS_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 277 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 277 'writereq' 'OUTPUT_r_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 278 [1/1] (0.77ns)   --->   "%add_ln36_9 = add i10 %zext_ln36_4, i10 8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 278 'add' 'add_ln36_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i10 %add_ln36_9" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 279 'zext' 'zext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (1.08ns)   --->   "%add_ln36_10 = add i64 %zext_ln36_6, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 280 'add' 'add_ln36_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln36_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_10, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 281 'partselect' 'trunc_ln36_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i62 %trunc_ln36_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 282 'sext' 'sext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%BIAS_addr_4 = getelementptr i32 %BIAS, i64 %sext_ln36_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 283 'getelementptr' 'BIAS_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (1.08ns)   --->   "%add_ln36_11 = add i64 %zext_ln36_6, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 284 'add' 'add_ln36_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln36_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_11, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 285 'partselect' 'trunc_ln36_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i62 %trunc_ln36_9" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 286 'sext' 'sext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_4 = getelementptr i32 %OUTPUT_r, i64 %sext_ln36_9" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 287 'getelementptr' 'OUTPUT_r_addr_4' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 288 [6/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 288 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 289 [6/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_2, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 289 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 290 [6/8] (7.30ns)   --->   "%BIAS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 290 'readreq' 'BIAS_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 291 [7/8] (7.30ns)   --->   "%BIAS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 291 'readreq' 'BIAS_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 292 [8/8] (7.30ns)   --->   "%BIAS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 292 'readreq' 'BIAS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 293 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 293 'writereq' 'OUTPUT_r_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 294 [1/1] (0.77ns)   --->   "%add_ln36_12 = add i10 %zext_ln36_4, i10 12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 294 'add' 'add_ln36_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i10 %add_ln36_12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 295 'zext' 'zext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (1.08ns)   --->   "%add_ln36_13 = add i64 %zext_ln36_7, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 296 'add' 'add_ln36_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln36_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_13, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 297 'partselect' 'trunc_ln36_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i62 %trunc_ln36_s" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 298 'sext' 'sext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%BIAS_addr_5 = getelementptr i32 %BIAS, i64 %sext_ln36_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 299 'getelementptr' 'BIAS_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (1.08ns)   --->   "%add_ln36_14 = add i64 %zext_ln36_7, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 300 'add' 'add_ln36_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln36_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_14, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 301 'partselect' 'trunc_ln36_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i62 %trunc_ln36_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 302 'sext' 'sext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_5 = getelementptr i32 %OUTPUT_r, i64 %sext_ln36_11" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 303 'getelementptr' 'OUTPUT_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln36_3 = or i9 %shl_ln, i9 24" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 304 'or' 'or_ln36_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i9 %or_ln36_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 305 'zext' 'zext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (1.08ns)   --->   "%add_ln36_15 = add i64 %zext_ln36_8, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 306 'add' 'add_ln36_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln36_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_15, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 307 'partselect' 'trunc_ln36_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i62 %trunc_ln36_11" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 308 'sext' 'sext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%BIAS_addr_6 = getelementptr i32 %BIAS, i64 %sext_ln36_12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 309 'getelementptr' 'BIAS_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (1.08ns)   --->   "%add_ln36_16 = add i64 %zext_ln36_8, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 310 'add' 'add_ln36_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln36_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_16, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 311 'partselect' 'trunc_ln36_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i62 %trunc_ln36_12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 312 'sext' 'sext_ln36_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_6 = getelementptr i32 %OUTPUT_r, i64 %sext_ln36_13" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 313 'getelementptr' 'OUTPUT_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln36_4 = or i9 %shl_ln, i9 28" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 314 'or' 'or_ln36_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i9 %or_ln36_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 315 'zext' 'zext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln36_17 = add i64 %zext_ln36_9, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 316 'add' 'add_ln36_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln36_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_17, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 317 'partselect' 'trunc_ln36_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln36_14 = sext i62 %trunc_ln36_13" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 318 'sext' 'sext_ln36_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%BIAS_addr_7 = getelementptr i32 %BIAS, i64 %sext_ln36_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 319 'getelementptr' 'BIAS_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (1.08ns)   --->   "%add_ln36_18 = add i64 %zext_ln36_9, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 320 'add' 'add_ln36_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln36_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36_18, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 321 'partselect' 'trunc_ln36_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln36_15 = sext i62 %trunc_ln36_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 322 'sext' 'sext_ln36_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_7 = getelementptr i32 %OUTPUT_r, i64 %sext_ln36_15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 323 'getelementptr' 'OUTPUT_r_addr_7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 324 [5/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 324 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 325 [5/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_2, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 325 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 326 [5/8] (7.30ns)   --->   "%BIAS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 326 'readreq' 'BIAS_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 327 [6/8] (7.30ns)   --->   "%BIAS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 327 'readreq' 'BIAS_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 328 [7/8] (7.30ns)   --->   "%BIAS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 328 'readreq' 'BIAS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 329 [8/8] (7.30ns)   --->   "%BIAS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 329 'readreq' 'BIAS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 330 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 330 'writereq' 'OUTPUT_r_addr_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 331 [4/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 331 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 332 [4/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_2, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 332 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 333 [4/8] (7.30ns)   --->   "%BIAS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 333 'readreq' 'BIAS_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 334 [5/8] (7.30ns)   --->   "%BIAS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 334 'readreq' 'BIAS_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 335 [6/8] (7.30ns)   --->   "%BIAS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 335 'readreq' 'BIAS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 336 [7/8] (7.30ns)   --->   "%BIAS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 336 'readreq' 'BIAS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 337 [8/8] (7.30ns)   --->   "%BIAS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 337 'readreq' 'BIAS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 338 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 338 'writereq' 'OUTPUT_r_addr_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 339 [3/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 339 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 340 [3/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_2, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 340 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 341 [3/8] (7.30ns)   --->   "%BIAS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 341 'readreq' 'BIAS_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 342 [4/8] (7.30ns)   --->   "%BIAS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 342 'readreq' 'BIAS_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 343 [5/8] (7.30ns)   --->   "%BIAS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 343 'readreq' 'BIAS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 344 [6/8] (7.30ns)   --->   "%BIAS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 344 'readreq' 'BIAS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 345 [7/8] (7.30ns)   --->   "%BIAS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 345 'readreq' 'BIAS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 346 [8/8] (7.30ns)   --->   "%BIAS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 346 'readreq' 'BIAS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 347 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 347 'writereq' 'OUTPUT_r_addr_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 348 [1/1] (7.30ns)   --->   "%BIAS_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %BIAS_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 348 'read' 'BIAS_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 349 [2/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 349 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 350 [2/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_2, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 350 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 351 [2/8] (7.30ns)   --->   "%BIAS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 351 'readreq' 'BIAS_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 352 [3/8] (7.30ns)   --->   "%BIAS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 352 'readreq' 'BIAS_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 353 [4/8] (7.30ns)   --->   "%BIAS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 353 'readreq' 'BIAS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 354 [5/8] (7.30ns)   --->   "%BIAS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 354 'readreq' 'BIAS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 355 [6/8] (7.30ns)   --->   "%BIAS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 355 'readreq' 'BIAS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 356 [7/8] (7.30ns)   --->   "%BIAS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 356 'readreq' 'BIAS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%sum_3_loc_load = load i32 %sum_3_loc"   --->   Operation 357 'load' 'sum_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln36_2 = bitcast i32 %BIAS_addr_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 358 'bitcast' 'bitcast_ln36_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [4/4] (6.43ns)   --->   "%add33_1 = fadd i32 %sum_3_loc_load, i32 %bitcast_ln36_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 359 'fadd' 'add33_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 360 [1/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 360 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 361 [1/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_2, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 361 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 362 [1/8] (7.30ns)   --->   "%BIAS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_2, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 362 'readreq' 'BIAS_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 363 [2/8] (7.30ns)   --->   "%BIAS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 363 'readreq' 'BIAS_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 364 [3/8] (7.30ns)   --->   "%BIAS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 364 'readreq' 'BIAS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 365 [4/8] (7.30ns)   --->   "%BIAS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 365 'readreq' 'BIAS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 366 [5/8] (7.30ns)   --->   "%BIAS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 366 'readreq' 'BIAS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 367 [6/8] (7.30ns)   --->   "%BIAS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 367 'readreq' 'BIAS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 368 [3/4] (6.43ns)   --->   "%add33_1 = fadd i32 %sum_3_loc_load, i32 %bitcast_ln36_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 368 'fadd' 'add33_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 369 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_3, i32 %sum_5_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 369 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 370 [1/1] (7.30ns)   --->   "%BIAS_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %BIAS_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 370 'read' 'BIAS_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 371 [1/8] (7.30ns)   --->   "%BIAS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_3, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 371 'readreq' 'BIAS_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 372 [2/8] (7.30ns)   --->   "%BIAS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 372 'readreq' 'BIAS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 373 [3/8] (7.30ns)   --->   "%BIAS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 373 'readreq' 'BIAS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 374 [4/8] (7.30ns)   --->   "%BIAS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 374 'readreq' 'BIAS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 375 [5/8] (7.30ns)   --->   "%BIAS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 375 'readreq' 'BIAS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 376 [2/4] (6.43ns)   --->   "%add33_1 = fadd i32 %sum_3_loc_load, i32 %bitcast_ln36_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 376 'fadd' 'add33_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 377 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_3, i32 %sum_5_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 377 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 378 [1/1] (7.30ns)   --->   "%BIAS_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %BIAS_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 378 'read' 'BIAS_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 379 [1/8] (7.30ns)   --->   "%BIAS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_4, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 379 'readreq' 'BIAS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 380 [2/8] (7.30ns)   --->   "%BIAS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 380 'readreq' 'BIAS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 381 [3/8] (7.30ns)   --->   "%BIAS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 381 'readreq' 'BIAS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 382 [4/8] (7.30ns)   --->   "%BIAS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 382 'readreq' 'BIAS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 383 [1/4] (6.43ns)   --->   "%add33_1 = fadd i32 %sum_3_loc_load, i32 %bitcast_ln36_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 383 'fadd' 'add33_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 384 [1/1] (0.00ns)   --->   "%sum_5_loc_load = load i32 %sum_5_loc"   --->   Operation 384 'load' 'sum_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln36_4 = bitcast i32 %BIAS_addr_2_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 385 'bitcast' 'bitcast_ln36_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 386 [4/4] (6.43ns)   --->   "%add33_2 = fadd i32 %sum_5_loc_load, i32 %bitcast_ln36_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 386 'fadd' 'add33_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 387 [1/1] (7.30ns)   --->   "%BIAS_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %BIAS_addr_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 387 'read' 'BIAS_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 388 [1/8] (7.30ns)   --->   "%BIAS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_5, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 388 'readreq' 'BIAS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 389 [2/8] (7.30ns)   --->   "%BIAS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 389 'readreq' 'BIAS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 390 [3/8] (7.30ns)   --->   "%BIAS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 390 'readreq' 'BIAS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i32 %add33_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 391 'bitcast' 'bitcast_ln36_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr_1, i32 %bitcast_ln36_3, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 392 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 393 [3/4] (6.43ns)   --->   "%add33_2 = fadd i32 %sum_5_loc_load, i32 %bitcast_ln36_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 393 'fadd' 'add33_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 394 [1/1] (7.30ns)   --->   "%BIAS_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %BIAS_addr_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 394 'read' 'BIAS_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 395 [1/8] (7.30ns)   --->   "%BIAS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_6, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 395 'readreq' 'BIAS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 396 [2/8] (7.30ns)   --->   "%BIAS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 396 'readreq' 'BIAS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 397 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 397 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 398 [2/4] (6.43ns)   --->   "%add33_2 = fadd i32 %sum_5_loc_load, i32 %bitcast_ln36_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 398 'fadd' 'add33_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 399 [1/1] (7.30ns)   --->   "%BIAS_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %BIAS_addr_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 399 'read' 'BIAS_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 400 [1/8] (7.30ns)   --->   "%BIAS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %BIAS_addr_7, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 400 'readreq' 'BIAS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 401 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 401 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 402 [1/1] (0.87ns)   --->   "%add_ln24_5 = add i18 %mul_ln24, i18 4800" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 402 'add' 'add_ln24_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i18 %add_ln24_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 403 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 404 [1/1] (1.08ns)   --->   "%add_ln24_6 = add i64 %zext_ln24_3, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 404 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 405 [1/4] (6.43ns)   --->   "%add33_2 = fadd i32 %sum_5_loc_load, i32 %bitcast_ln36_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 405 'fadd' 'add33_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln24_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24_6, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 406 'partselect' 'trunc_ln24_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 407 [1/1] (7.30ns)   --->   "%BIAS_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %BIAS_addr_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 407 'read' 'BIAS_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 408 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 408 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln36_5 = bitcast i32 %add33_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 409 'bitcast' 'bitcast_ln36_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 410 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr_2, i32 %bitcast_ln36_5, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 410 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 411 [8/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 411 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln24_4 = sext i62 %trunc_ln24_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 412 'sext' 'sext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 413 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_3 = getelementptr i32 %WEIGHTS, i64 %sext_ln24_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 413 'getelementptr' 'WEIGHTS_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 414 [8/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_3, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 414 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 415 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 415 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 416 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 416 'writeresp' 'OUTPUT_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 417 [7/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 417 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 418 [7/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_3, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 418 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 419 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 419 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 420 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 420 'writeresp' 'OUTPUT_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 421 [6/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 421 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 422 [6/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_3, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 422 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 423 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 423 'writeresp' 'OUTPUT_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 424 [5/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 424 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 425 [5/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_3, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 425 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 426 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 426 'writeresp' 'OUTPUT_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 427 [4/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 427 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 428 [4/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_3, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 428 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 429 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 429 'writeresp' 'OUTPUT_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 430 [3/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 430 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 431 [3/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_3, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 431 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 432 [2/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 432 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 433 [2/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_3, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 433 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 434 [1/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 434 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 435 [1/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_3, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 435 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 436 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_4, i32 %sum_7_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 436 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 1.95>
ST_46 : Operation 437 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_4, i32 %sum_7_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 437 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 438 [1/1] (0.87ns)   --->   "%add_ln24_7 = add i18 %mul_ln24, i18 6400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 438 'add' 'add_ln24_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i18 %add_ln24_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 439 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 440 [1/1] (1.08ns)   --->   "%add_ln24_8 = add i64 %zext_ln24_4, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 440 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln24_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24_8, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 441 'partselect' 'trunc_ln24_5' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 442 [1/1] (0.00ns)   --->   "%sum_7_loc_load = load i32 %sum_7_loc"   --->   Operation 442 'load' 'sum_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln36_6 = bitcast i32 %BIAS_addr_3_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 443 'bitcast' 'bitcast_ln36_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 444 [4/4] (6.43ns)   --->   "%add33_3 = fadd i32 %sum_7_loc_load, i32 %bitcast_ln36_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 444 'fadd' 'add33_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 445 [8/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 445 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln24_5 = sext i62 %trunc_ln24_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 446 'sext' 'sext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 447 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_4 = getelementptr i32 %WEIGHTS, i64 %sext_ln24_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 447 'getelementptr' 'WEIGHTS_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 448 [8/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_4, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 448 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 449 [3/4] (6.43ns)   --->   "%add33_3 = fadd i32 %sum_7_loc_load, i32 %bitcast_ln36_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 449 'fadd' 'add33_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 450 [7/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 450 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 451 [7/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_4, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 451 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 452 [2/4] (6.43ns)   --->   "%add33_3 = fadd i32 %sum_7_loc_load, i32 %bitcast_ln36_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 452 'fadd' 'add33_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 453 [6/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 453 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 454 [6/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_4, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 454 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 455 [1/4] (6.43ns)   --->   "%add33_3 = fadd i32 %sum_7_loc_load, i32 %bitcast_ln36_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 455 'fadd' 'add33_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 456 [5/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 456 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 457 [5/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_4, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 457 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln36_7 = bitcast i32 %add33_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 458 'bitcast' 'bitcast_ln36_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 459 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr_3, i32 %bitcast_ln36_7, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 459 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 460 [4/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 460 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 461 [4/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_4, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 461 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 462 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 462 'writeresp' 'OUTPUT_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 463 [3/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 463 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 464 [3/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_4, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 464 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 465 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 465 'writeresp' 'OUTPUT_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 466 [2/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 466 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 467 [2/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_4, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 467 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 468 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 468 'writeresp' 'OUTPUT_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 469 [1/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 469 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 470 [1/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_4, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 470 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 471 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 471 'writeresp' 'OUTPUT_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 472 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_5, i32 %sum_9_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 472 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 473 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 473 'writeresp' 'OUTPUT_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 474 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_5, i32 %sum_9_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 474 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 475 [1/1] (0.87ns)   --->   "%add_ln24_9 = add i18 %mul_ln24, i18 8000" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 475 'add' 'add_ln24_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i18 %add_ln24_9" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 476 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 477 [1/1] (1.08ns)   --->   "%add_ln24_10 = add i64 %zext_ln24_5, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 477 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln24_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24_10, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 478 'partselect' 'trunc_ln24_6' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 479 [1/1] (0.00ns)   --->   "%sum_9_loc_load = load i32 %sum_9_loc"   --->   Operation 479 'load' 'sum_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln36_8 = bitcast i32 %BIAS_addr_4_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 480 'bitcast' 'bitcast_ln36_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 481 [4/4] (6.43ns)   --->   "%add33_4 = fadd i32 %sum_9_loc_load, i32 %bitcast_ln36_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 481 'fadd' 'add33_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 482 [8/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 482 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln24_6 = sext i62 %trunc_ln24_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 483 'sext' 'sext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 484 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_5 = getelementptr i32 %WEIGHTS, i64 %sext_ln24_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 484 'getelementptr' 'WEIGHTS_addr_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 485 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_5, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 485 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 486 [3/4] (6.43ns)   --->   "%add33_4 = fadd i32 %sum_9_loc_load, i32 %bitcast_ln36_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 486 'fadd' 'add33_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 487 [7/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 487 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 488 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_5, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 488 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 489 [2/4] (6.43ns)   --->   "%add33_4 = fadd i32 %sum_9_loc_load, i32 %bitcast_ln36_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 489 'fadd' 'add33_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 490 [6/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 490 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 491 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_5, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 491 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 492 [1/4] (6.43ns)   --->   "%add33_4 = fadd i32 %sum_9_loc_load, i32 %bitcast_ln36_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 492 'fadd' 'add33_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 493 [5/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 493 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 494 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_5, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 494 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 495 [1/1] (0.00ns)   --->   "%bitcast_ln36_9 = bitcast i32 %add33_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 495 'bitcast' 'bitcast_ln36_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 496 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr_4, i32 %bitcast_ln36_9, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 496 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 497 [4/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 497 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 498 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_5, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 498 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 499 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 499 'writeresp' 'OUTPUT_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 500 [3/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 500 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 501 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_5, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 501 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 502 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 502 'writeresp' 'OUTPUT_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 503 [2/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 503 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 504 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_5, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 504 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 505 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 505 'writeresp' 'OUTPUT_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 506 [1/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 506 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 507 [1/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_5, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 507 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 508 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 508 'writeresp' 'OUTPUT_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 509 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_6, i32 %sum_11_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 509 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 510 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 510 'writeresp' 'OUTPUT_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 511 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_6, i32 %sum_11_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 511 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 512 [1/1] (0.87ns)   --->   "%add_ln24_11 = add i18 %mul_ln24, i18 9600" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 512 'add' 'add_ln24_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i18 %add_ln24_11" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 513 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 514 [1/1] (1.08ns)   --->   "%add_ln24_12 = add i64 %zext_ln24_6, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 514 'add' 'add_ln24_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln24_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24_12, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 515 'partselect' 'trunc_ln24_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 516 [1/1] (0.87ns)   --->   "%add_ln24_13 = add i18 %mul_ln24, i18 11200" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 516 'add' 'add_ln24_13' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i18 %add_ln24_13" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 517 'zext' 'zext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 518 [1/1] (1.08ns)   --->   "%add_ln24_14 = add i64 %zext_ln24_7, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 518 'add' 'add_ln24_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln24_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24_14, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 519 'partselect' 'trunc_ln24_8' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 520 [1/1] (0.00ns)   --->   "%sum_11_loc_load = load i32 %sum_11_loc"   --->   Operation 520 'load' 'sum_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 521 [1/1] (0.00ns)   --->   "%bitcast_ln36_10 = bitcast i32 %BIAS_addr_5_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 521 'bitcast' 'bitcast_ln36_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 522 [4/4] (6.43ns)   --->   "%add33_5 = fadd i32 %sum_11_loc_load, i32 %bitcast_ln36_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 522 'fadd' 'add33_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 523 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 523 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln24_7 = sext i62 %trunc_ln24_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 524 'sext' 'sext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 525 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_6 = getelementptr i32 %WEIGHTS, i64 %sext_ln24_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 525 'getelementptr' 'WEIGHTS_addr_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 526 [8/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_6, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 526 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 527 [3/4] (6.43ns)   --->   "%add33_5 = fadd i32 %sum_11_loc_load, i32 %bitcast_ln36_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 527 'fadd' 'add33_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 528 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 528 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 529 [7/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_6, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 529 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 530 [2/4] (6.43ns)   --->   "%add33_5 = fadd i32 %sum_11_loc_load, i32 %bitcast_ln36_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 530 'fadd' 'add33_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 531 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 531 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 532 [6/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_6, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 532 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 533 [1/4] (6.43ns)   --->   "%add33_5 = fadd i32 %sum_11_loc_load, i32 %bitcast_ln36_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 533 'fadd' 'add33_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 534 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 534 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 535 [5/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_6, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 535 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln36_11 = bitcast i32 %add33_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 536 'bitcast' 'bitcast_ln36_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 537 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr_5, i32 %bitcast_ln36_11, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 537 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 538 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 538 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 539 [4/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_6, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 539 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 540 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 540 'writeresp' 'OUTPUT_r_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 541 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 541 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 542 [3/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_6, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 542 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 543 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 543 'writeresp' 'OUTPUT_r_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 544 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 544 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 545 [2/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_6, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 545 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 546 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 546 'writeresp' 'OUTPUT_r_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 547 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 547 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 548 [1/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_6, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 548 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 549 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 549 'writeresp' 'OUTPUT_r_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 550 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_7, i32 %sum_13_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 550 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 551 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 551 'writeresp' 'OUTPUT_r_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 552 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_7, i32 %sum_13_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 552 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 553 [1/1] (0.00ns)   --->   "%sum_13_loc_load = load i32 %sum_13_loc"   --->   Operation 553 'load' 'sum_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln36_12 = bitcast i32 %BIAS_addr_6_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 554 'bitcast' 'bitcast_ln36_12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 555 [4/4] (6.43ns)   --->   "%add33_6 = fadd i32 %sum_13_loc_load, i32 %bitcast_ln36_12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 555 'fadd' 'add33_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 556 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 556 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln24_8 = sext i62 %trunc_ln24_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 557 'sext' 'sext_ln24_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 558 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_7 = getelementptr i32 %WEIGHTS, i64 %sext_ln24_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 558 'getelementptr' 'WEIGHTS_addr_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 559 [8/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_7, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 559 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 560 [3/4] (6.43ns)   --->   "%add33_6 = fadd i32 %sum_13_loc_load, i32 %bitcast_ln36_12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 560 'fadd' 'add33_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 561 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 561 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 562 [7/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_7, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 562 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 563 [2/4] (6.43ns)   --->   "%add33_6 = fadd i32 %sum_13_loc_load, i32 %bitcast_ln36_12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 563 'fadd' 'add33_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 564 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 564 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 565 [6/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_7, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 565 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 566 [1/4] (6.43ns)   --->   "%add33_6 = fadd i32 %sum_13_loc_load, i32 %bitcast_ln36_12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 566 'fadd' 'add33_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 567 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 567 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 568 [5/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_7, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 568 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 569 [1/1] (0.00ns)   --->   "%bitcast_ln36_13 = bitcast i32 %add33_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 569 'bitcast' 'bitcast_ln36_13' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 570 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr_6, i32 %bitcast_ln36_13, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 570 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 571 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 571 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 572 [4/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_7, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 572 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 573 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 573 'writeresp' 'OUTPUT_r_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 574 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 574 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 575 [3/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_7, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 575 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 576 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 576 'writeresp' 'OUTPUT_r_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 577 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 577 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 578 [2/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_7, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 578 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 579 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 579 'writeresp' 'OUTPUT_r_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 580 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 580 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 581 [1/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr_7, i32 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 581 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 582 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 582 'writeresp' 'OUTPUT_r_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 583 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_8, i32 %sum_15_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 583 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 584 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 584 'writeresp' 'OUTPUT_r_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 585 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_8, i32 %sum_15_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 585 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 586 [1/1] (0.00ns)   --->   "%sum_15_loc_load = load i32 %sum_15_loc"   --->   Operation 586 'load' 'sum_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 587 [1/1] (0.00ns)   --->   "%bitcast_ln36_14 = bitcast i32 %BIAS_addr_7_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 587 'bitcast' 'bitcast_ln36_14' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 588 [4/4] (6.43ns)   --->   "%add33_7 = fadd i32 %sum_15_loc_load, i32 %bitcast_ln36_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 588 'fadd' 'add33_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 589 [3/4] (6.43ns)   --->   "%add33_7 = fadd i32 %sum_15_loc_load, i32 %bitcast_ln36_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 589 'fadd' 'add33_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 590 [2/4] (6.43ns)   --->   "%add33_7 = fadd i32 %sum_15_loc_load, i32 %bitcast_ln36_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 590 'fadd' 'add33_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 591 [1/4] (6.43ns)   --->   "%add33_7 = fadd i32 %sum_15_loc_load, i32 %bitcast_ln36_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 591 'fadd' 'add33_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 592 [1/1] (0.00ns)   --->   "%bitcast_ln36_15 = bitcast i32 %add33_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 592 'bitcast' 'bitcast_ln36_15' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 593 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr_7, i32 %bitcast_ln36_15, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 593 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 594 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 594 'writeresp' 'OUTPUT_r_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 595 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 595 'writeresp' 'OUTPUT_r_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 596 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 596 'writeresp' 'OUTPUT_r_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 597 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 597 'writeresp' 'OUTPUT_r_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 598 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 598 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 599 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 599 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 600 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:36]   --->   Operation 600 'writeresp' 'OUTPUT_r_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_24_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:18]   --->   Operation 601 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ WEIGHTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
co                     (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output_r_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
bias_read              (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
weights_read           (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_r_read           (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_15_loc             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_13_loc             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_11_loc             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_9_loc              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_7_loc              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_5_loc              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_3_loc              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_1_loc              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln5      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln               (partselect       ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln24              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_r_addr           (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln18             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
co_1                   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln18              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln18                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln24               (mul              ) [ 0001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000]
zext_ln24              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_1           (partselect       ) [ 0001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 0001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr              (getelementptr    ) [ 0001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_1           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr          (getelementptr    ) [ 0001111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln18               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln38               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHTS_addr           (getelementptr    ) [ 0000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_req      (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_22               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_load_req          (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_read         (read             ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_2           (partselect       ) [ 0000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln36                (or               ) [ 0000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_2           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_2            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_1            (getelementptr    ) [ 0000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_3             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_3           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_3            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_1        (getelementptr    ) [ 0000000000000111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
sum_1_loc_load         (load             ) [ 0000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln36           (bitcast          ) [ 0000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_2            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHTS_addr_1         (getelementptr    ) [ 0000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_1_req    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add1                   (fadd             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln36_1         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_23               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_24               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_load_1_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_resp     (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_3             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_2            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_4             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_2            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_3           (partselect       ) [ 0000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000]
add_ln36_4             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_3            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_5             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_4           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_4            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_2            (getelementptr    ) [ 0000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000]
add_ln36_6             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_5           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_5            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_2        (getelementptr    ) [ 0000000000000000000000011111111111111111111000000000000000000000000000000000000000000000000000000]
sext_ln24_3            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHTS_addr_2         (getelementptr    ) [ 0000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_2_req    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln36_2              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_5            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_7             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_6           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_6            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_3            (getelementptr    ) [ 0000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
add_ln36_8             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_7           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_7            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_3        (getelementptr    ) [ 0000000000000000000000001111111111111111111111111111111110000000000000000000000000000000000000000]
or_ln36_1              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_4            (zext             ) [ 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_3_req    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_9             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_6            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_10            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_8           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_8            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_4            (getelementptr    ) [ 0000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000]
add_ln36_11            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_9           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_9            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_4        (getelementptr    ) [ 0000000000000000000000000111111111111111111111111111111111111111111000000000000000000000000000000]
OUTPUT_r_addr_4_req    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_12            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_7            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_13            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_s           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_10           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_5            (getelementptr    ) [ 0000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000]
add_ln36_14            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_10          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_11           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_5        (getelementptr    ) [ 0000000000000000000000000011111111111111111111111111111111111111111111111111100000000000000000000]
or_ln36_3              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_8            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_15            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_11          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_12           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_6            (getelementptr    ) [ 0000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000]
add_ln36_16            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_12          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_13           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_6        (getelementptr    ) [ 0000000000000000000000000011111111111111111111111111111111111111111111111111111111111110000000000]
or_ln36_4              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_9            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_17            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_13          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_14           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_7            (getelementptr    ) [ 0000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000]
add_ln36_18            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36_14          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36_15           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_7        (getelementptr    ) [ 0000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
OUTPUT_r_addr_5_req    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_6_req    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_7_req    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_1_read       (read             ) [ 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
sum_3_loc_load         (load             ) [ 0000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln36_2         (bitcast          ) [ 0000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000]
empty_25               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_26               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_load_2_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_2_read       (read             ) [ 0000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000]
BIAS_load_3_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_3_read       (read             ) [ 0000000000000000000000000000000001111111111111110000000000000000000000000000000000000000000000000]
BIAS_load_4_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add33_1                (fadd             ) [ 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
sum_5_loc_load         (load             ) [ 0000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000]
bitcast_ln36_4         (bitcast          ) [ 0000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_4_read       (read             ) [ 0000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000000000]
BIAS_load_5_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln36_3         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_5_read       (read             ) [ 0000000000000000000000000000000000011111111111111111111111111111111100000000000000000000000000000]
BIAS_load_6_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_addr_6_read       (read             ) [ 0000000000000000000000000000000000001111111111111111111111111111111111111111110000000000000000000]
BIAS_load_7_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_5             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_3            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_6             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add33_2                (fadd             ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
trunc_ln24_4           (partselect       ) [ 0000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000]
BIAS_addr_7_read       (read             ) [ 0000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000000]
bitcast_ln36_5         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_4            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHTS_addr_3         (getelementptr    ) [ 0000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_1_resp   (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_2_resp   (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_27               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_28               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_7             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_4            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_8             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_5           (partselect       ) [ 0000000000000000000000000000000000000000000000011111111110000000000000000000000000000000000000000]
sum_7_loc_load         (load             ) [ 0000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000]
bitcast_ln36_6         (bitcast          ) [ 0000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000]
sext_ln24_5            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHTS_addr_4         (getelementptr    ) [ 0000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000]
add33_3                (fadd             ) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
bitcast_ln36_7         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_29               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_30               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_3_resp   (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_9             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_5            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_10            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_6           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000]
sum_9_loc_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
bitcast_ln36_8         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
sext_ln24_6            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHTS_addr_5         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000]
add33_4                (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
bitcast_ln36_9         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_32               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_4_resp   (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_11            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_6            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_12            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_7           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000]
add_ln24_13            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_7            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_14            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_8           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000000]
sum_11_loc_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000]
bitcast_ln36_10        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000]
sext_ln24_7            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHTS_addr_6         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000]
add33_5                (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
bitcast_ln36_11        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_33               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_34               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_5_resp   (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_13_loc_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000]
bitcast_ln36_12        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000]
sext_ln24_8            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHTS_addr_7         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000]
add33_6                (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
bitcast_ln36_13        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_35               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_36               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_6_resp   (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_15_loc_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000]
bitcast_ln36_14        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000]
add33_7                (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
bitcast_ln36_15        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln18      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_r_addr_7_resp   (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="WEIGHTS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="BIAS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIAS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUTPUT_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="co_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sum_15_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="84"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_15_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sum_13_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="74"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_13_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sum_11_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="64"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_11_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sum_9_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_9_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sum_7_loc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_loc/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sum_5_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_5_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sum_3_loc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_3_loc/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sum_1_loc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_loc/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="output_r_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bias_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="weights_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_r_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 empty_23/13 empty_25/23 empty_27/37 empty_29/47 empty_31/57 empty_33/67 empty_35/77 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_readreq_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_22/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_readreq_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_req/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_writeresp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_req/3 OUTPUT_r_addr_resp/18 "/>
</bind>
</comp>

<comp id="246" class="1004" name="BIAS_addr_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="10"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_read/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_readreq_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_24/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_readreq_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_1_req/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_writeresp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="1"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_1_req/13 OUTPUT_r_addr_1_resp/35 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln36_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="15"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/17 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_readreq_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/23 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_readreq_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_2_req/23 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_writeresp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_2_req/23 OUTPUT_r_addr_2_resp/38 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_readreq_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_3_req/24 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_writeresp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_3_req/24 OUTPUT_r_addr_3_resp/52 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_readreq_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_4_req/25 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_writeresp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_4_req/25 OUTPUT_r_addr_4_resp/62 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_readreq_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_5_req/26 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_writeresp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_5_req/26 OUTPUT_r_addr_5_resp/72 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_readreq_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_6_req/27 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_writeresp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_6_req/27 OUTPUT_r_addr_6_resp/82 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_readreq_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="3"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_7_req/28 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_writeresp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="3"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_7_req/28 OUTPUT_r_addr_7_resp/92 "/>
</bind>
</comp>

<comp id="372" class="1004" name="BIAS_addr_1_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="17"/>
<pin id="375" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_1_read/29 "/>
</bind>
</comp>

<comp id="377" class="1004" name="BIAS_addr_2_read_read_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="9"/>
<pin id="380" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_2_read/31 "/>
</bind>
</comp>

<comp id="382" class="1004" name="BIAS_addr_3_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="9"/>
<pin id="385" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_3_read/32 "/>
</bind>
</comp>

<comp id="387" class="1004" name="BIAS_addr_4_read_read_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="9"/>
<pin id="390" dir="1" index="2" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_4_read/33 "/>
</bind>
</comp>

<comp id="392" class="1004" name="write_ln36_write_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="22"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="0" index="3" bw="1" slack="0"/>
<pin id="397" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/34 "/>
</bind>
</comp>

<comp id="400" class="1004" name="BIAS_addr_5_read_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="9"/>
<pin id="403" dir="1" index="2" bw="32" slack="33"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_5_read/34 "/>
</bind>
</comp>

<comp id="406" class="1004" name="BIAS_addr_6_read_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="10"/>
<pin id="409" dir="1" index="2" bw="32" slack="42"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_6_read/35 "/>
</bind>
</comp>

<comp id="411" class="1004" name="BIAS_addr_7_read_read_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="11"/>
<pin id="414" dir="1" index="2" bw="32" slack="51"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_7_read/36 "/>
</bind>
</comp>

<comp id="416" class="1004" name="write_ln36_write_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="15"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="0" index="3" bw="1" slack="0"/>
<pin id="421" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/37 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_readreq_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_28/37 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_readreq_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="10" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/47 "/>
</bind>
</comp>

<comp id="439" class="1004" name="write_ln36_write_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="28"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="0" index="3" bw="1" slack="0"/>
<pin id="444" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/51 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_readreq_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="10" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_32/57 "/>
</bind>
</comp>

<comp id="455" class="1004" name="write_ln36_write_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="0" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="37"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="0" index="3" bw="1" slack="0"/>
<pin id="460" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/61 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_readreq_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="10" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_34/67 "/>
</bind>
</comp>

<comp id="471" class="1004" name="write_ln36_write_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="0" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="46"/>
<pin id="474" dir="0" index="2" bw="32" slack="0"/>
<pin id="475" dir="0" index="3" bw="1" slack="0"/>
<pin id="476" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/71 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_readreq_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="10" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_36/77 "/>
</bind>
</comp>

<comp id="487" class="1004" name="write_ln36_write_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="0" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="56"/>
<pin id="490" dir="0" index="2" bw="32" slack="0"/>
<pin id="491" dir="0" index="3" bw="1" slack="0"/>
<pin id="492" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/81 "/>
</bind>
</comp>

<comp id="496" class="1004" name="write_ln36_write_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="66"/>
<pin id="499" dir="0" index="2" bw="32" slack="0"/>
<pin id="500" dir="0" index="3" bw="1" slack="0"/>
<pin id="501" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/91 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="0" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="32" slack="0"/>
<pin id="509" dir="0" index="3" bw="62" slack="10"/>
<pin id="510" dir="0" index="4" bw="62" slack="9"/>
<pin id="511" dir="0" index="5" bw="32" slack="10"/>
<pin id="512" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="0" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="0" index="3" bw="62" slack="20"/>
<pin id="521" dir="0" index="4" bw="62" slack="9"/>
<pin id="522" dir="0" index="5" bw="32" slack="20"/>
<pin id="523" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/21 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="0" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="32" slack="0"/>
<pin id="531" dir="0" index="3" bw="62" slack="30"/>
<pin id="532" dir="0" index="4" bw="62" slack="9"/>
<pin id="533" dir="0" index="5" bw="32" slack="30"/>
<pin id="534" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/31 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="0" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="0" index="3" bw="62" slack="44"/>
<pin id="543" dir="0" index="4" bw="62" slack="9"/>
<pin id="544" dir="0" index="5" bw="32" slack="44"/>
<pin id="545" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/45 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="0" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="0"/>
<pin id="553" dir="0" index="3" bw="62" slack="54"/>
<pin id="554" dir="0" index="4" bw="62" slack="9"/>
<pin id="555" dir="0" index="5" bw="32" slack="54"/>
<pin id="556" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/55 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="0" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="0" index="3" bw="62" slack="64"/>
<pin id="565" dir="0" index="4" bw="62" slack="9"/>
<pin id="566" dir="0" index="5" bw="32" slack="64"/>
<pin id="567" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/65 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="0" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="0" index="3" bw="62" slack="74"/>
<pin id="576" dir="0" index="4" bw="62" slack="9"/>
<pin id="577" dir="0" index="5" bw="32" slack="74"/>
<pin id="578" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/75 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="0" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="0" index="2" bw="32" slack="0"/>
<pin id="586" dir="0" index="3" bw="62" slack="84"/>
<pin id="587" dir="0" index="4" bw="62" slack="19"/>
<pin id="588" dir="0" index="5" bw="32" slack="84"/>
<pin id="589" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/85 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/13 add33_1/30 add33_2/33 add33_3/47 add33_4/57 add33_5/67 add33_6/77 add33_7/87 "/>
</bind>
</comp>

<comp id="597" class="1005" name="reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 add33_1 add33_2 add33_3 add33_4 add33_5 add33_6 add33_7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="62" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="0" index="2" bw="3" slack="0"/>
<pin id="605" dir="0" index="3" bw="7" slack="0"/>
<pin id="606" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln24_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="62" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="INPUT_r_addr_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="62" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln18_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="7" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="co_1_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="1"/>
<pin id="628" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="co_1/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln18_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln18_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="mul_ln24_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="0"/>
<pin id="641" dir="0" index="1" bw="12" slack="0"/>
<pin id="642" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln24_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="18" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln24_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="18" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="1"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln24_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="62" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="0" index="2" bw="3" slack="0"/>
<pin id="658" dir="0" index="3" bw="7" slack="0"/>
<pin id="659" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="shl_ln_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="0"/>
<pin id="666" dir="0" index="1" bw="7" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln36_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln36_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="0" index="1" bw="64" slack="1"/>
<pin id="679" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="62" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="0" index="2" bw="3" slack="0"/>
<pin id="685" dir="0" index="3" bw="7" slack="0"/>
<pin id="686" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sext_ln36_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="62" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="BIAS_addr_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="62" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln36_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="0" index="1" bw="64" slack="1"/>
<pin id="704" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln36_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="62" slack="0"/>
<pin id="708" dir="0" index="1" bw="64" slack="0"/>
<pin id="709" dir="0" index="2" bw="3" slack="0"/>
<pin id="710" dir="0" index="3" bw="7" slack="0"/>
<pin id="711" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_1/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln36_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="62" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="OUTPUT_r_addr_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="62" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln18_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="7" slack="0"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln18_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="0"/>
<pin id="734" dir="0" index="1" bw="7" slack="1"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sext_ln24_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="62" slack="1"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="WEIGHTS_addr_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="62" slack="0"/>
<pin id="743" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln24_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="18" slack="10"/>
<pin id="749" dir="0" index="1" bw="12" slack="0"/>
<pin id="750" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/12 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln24_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="18" slack="0"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln24_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="18" slack="0"/>
<pin id="758" dir="0" index="1" bw="64" slack="11"/>
<pin id="759" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln24_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="62" slack="0"/>
<pin id="763" dir="0" index="1" bw="64" slack="0"/>
<pin id="764" dir="0" index="2" bw="3" slack="0"/>
<pin id="765" dir="0" index="3" bw="7" slack="0"/>
<pin id="766" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_2/12 "/>
</bind>
</comp>

<comp id="771" class="1004" name="or_ln36_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="9" slack="10"/>
<pin id="773" dir="0" index="1" bw="4" slack="0"/>
<pin id="774" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/12 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln36_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="9" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/12 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln36_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="9" slack="0"/>
<pin id="782" dir="0" index="1" bw="64" slack="11"/>
<pin id="783" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="trunc_ln36_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="62" slack="0"/>
<pin id="787" dir="0" index="1" bw="64" slack="0"/>
<pin id="788" dir="0" index="2" bw="3" slack="0"/>
<pin id="789" dir="0" index="3" bw="7" slack="0"/>
<pin id="790" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_2/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln36_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="62" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_2/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="BIAS_addr_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="62" slack="0"/>
<pin id="802" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr_1/12 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln36_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="9" slack="0"/>
<pin id="807" dir="0" index="1" bw="64" slack="11"/>
<pin id="808" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/12 "/>
</bind>
</comp>

<comp id="810" class="1004" name="trunc_ln36_3_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="62" slack="0"/>
<pin id="812" dir="0" index="1" bw="64" slack="0"/>
<pin id="813" dir="0" index="2" bw="3" slack="0"/>
<pin id="814" dir="0" index="3" bw="7" slack="0"/>
<pin id="815" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_3/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln36_3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="62" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_3/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="OUTPUT_r_addr_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="62" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_1/12 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sum_1_loc_load_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="12"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_loc_load/13 "/>
</bind>
</comp>

<comp id="834" class="1004" name="bitcast_ln36_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/13 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln24_2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="62" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="WEIGHTS_addr_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="0" index="1" bw="62" slack="0"/>
<pin id="844" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_1/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="bitcast_ln36_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_1/17 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln24_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="18" slack="20"/>
<pin id="855" dir="0" index="1" bw="13" slack="0"/>
<pin id="856" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/22 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln24_2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="18" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/22 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln24_4_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="18" slack="0"/>
<pin id="864" dir="0" index="1" bw="64" slack="21"/>
<pin id="865" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_4/22 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln36_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="9" slack="10"/>
<pin id="869" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/22 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln24_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="62" slack="0"/>
<pin id="872" dir="0" index="1" bw="64" slack="0"/>
<pin id="873" dir="0" index="2" bw="3" slack="0"/>
<pin id="874" dir="0" index="3" bw="7" slack="0"/>
<pin id="875" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_3/22 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln36_4_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="0"/>
<pin id="882" dir="0" index="1" bw="4" slack="0"/>
<pin id="883" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_4/22 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln36_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="10" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/22 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln36_5_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="0"/>
<pin id="892" dir="0" index="1" bw="64" slack="21"/>
<pin id="893" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_5/22 "/>
</bind>
</comp>

<comp id="895" class="1004" name="trunc_ln36_4_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="62" slack="0"/>
<pin id="897" dir="0" index="1" bw="64" slack="0"/>
<pin id="898" dir="0" index="2" bw="3" slack="0"/>
<pin id="899" dir="0" index="3" bw="7" slack="0"/>
<pin id="900" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_4/22 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sext_ln36_4_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="62" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_4/22 "/>
</bind>
</comp>

<comp id="909" class="1004" name="BIAS_addr_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="62" slack="0"/>
<pin id="912" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr_2/22 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln36_6_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="10" slack="0"/>
<pin id="917" dir="0" index="1" bw="64" slack="21"/>
<pin id="918" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_6/22 "/>
</bind>
</comp>

<comp id="920" class="1004" name="trunc_ln36_5_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="62" slack="0"/>
<pin id="922" dir="0" index="1" bw="64" slack="0"/>
<pin id="923" dir="0" index="2" bw="3" slack="0"/>
<pin id="924" dir="0" index="3" bw="7" slack="0"/>
<pin id="925" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_5/22 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sext_ln36_5_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="62" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_5/22 "/>
</bind>
</comp>

<comp id="934" class="1004" name="OUTPUT_r_addr_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="62" slack="0"/>
<pin id="937" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_2/22 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln24_3_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="62" slack="1"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/23 "/>
</bind>
</comp>

<comp id="943" class="1004" name="WEIGHTS_addr_2_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="62" slack="0"/>
<pin id="946" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_2/23 "/>
</bind>
</comp>

<comp id="950" class="1004" name="or_ln36_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="9" slack="21"/>
<pin id="952" dir="0" index="1" bw="5" slack="0"/>
<pin id="953" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_2/23 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln36_5_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="9" slack="0"/>
<pin id="957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/23 "/>
</bind>
</comp>

<comp id="959" class="1004" name="add_ln36_7_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="9" slack="0"/>
<pin id="961" dir="0" index="1" bw="64" slack="22"/>
<pin id="962" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_7/23 "/>
</bind>
</comp>

<comp id="964" class="1004" name="trunc_ln36_6_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="62" slack="0"/>
<pin id="966" dir="0" index="1" bw="64" slack="0"/>
<pin id="967" dir="0" index="2" bw="3" slack="0"/>
<pin id="968" dir="0" index="3" bw="7" slack="0"/>
<pin id="969" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_6/23 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sext_ln36_6_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="62" slack="0"/>
<pin id="976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_6/23 "/>
</bind>
</comp>

<comp id="978" class="1004" name="BIAS_addr_3_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="0" index="1" bw="62" slack="0"/>
<pin id="981" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr_3/23 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln36_8_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="0"/>
<pin id="986" dir="0" index="1" bw="64" slack="22"/>
<pin id="987" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_8/23 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln36_7_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="62" slack="0"/>
<pin id="991" dir="0" index="1" bw="64" slack="0"/>
<pin id="992" dir="0" index="2" bw="3" slack="0"/>
<pin id="993" dir="0" index="3" bw="7" slack="0"/>
<pin id="994" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_7/23 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln36_7_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="62" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_7/23 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="OUTPUT_r_addr_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="0" index="1" bw="62" slack="0"/>
<pin id="1006" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_3/23 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="or_ln36_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="9" slack="22"/>
<pin id="1011" dir="0" index="1" bw="5" slack="0"/>
<pin id="1012" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_1/24 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="zext_ln36_4_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="0"/>
<pin id="1016" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/24 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln36_9_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="0"/>
<pin id="1020" dir="0" index="1" bw="5" slack="0"/>
<pin id="1021" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_9/24 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln36_6_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="0"/>
<pin id="1026" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_6/24 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="add_ln36_10_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="10" slack="0"/>
<pin id="1030" dir="0" index="1" bw="64" slack="23"/>
<pin id="1031" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_10/24 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="trunc_ln36_8_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="62" slack="0"/>
<pin id="1035" dir="0" index="1" bw="64" slack="0"/>
<pin id="1036" dir="0" index="2" bw="3" slack="0"/>
<pin id="1037" dir="0" index="3" bw="7" slack="0"/>
<pin id="1038" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_8/24 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln36_8_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="62" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_8/24 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="BIAS_addr_4_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="0" index="1" bw="62" slack="0"/>
<pin id="1050" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr_4/24 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="add_ln36_11_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="10" slack="0"/>
<pin id="1055" dir="0" index="1" bw="64" slack="23"/>
<pin id="1056" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_11/24 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="trunc_ln36_9_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="62" slack="0"/>
<pin id="1060" dir="0" index="1" bw="64" slack="0"/>
<pin id="1061" dir="0" index="2" bw="3" slack="0"/>
<pin id="1062" dir="0" index="3" bw="7" slack="0"/>
<pin id="1063" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_9/24 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln36_9_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="62" slack="0"/>
<pin id="1070" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_9/24 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="OUTPUT_r_addr_4_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="62" slack="0"/>
<pin id="1075" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_4/24 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln36_12_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="9" slack="1"/>
<pin id="1080" dir="0" index="1" bw="5" slack="0"/>
<pin id="1081" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_12/25 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="zext_ln36_7_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="10" slack="0"/>
<pin id="1085" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_7/25 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="add_ln36_13_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="10" slack="0"/>
<pin id="1089" dir="0" index="1" bw="64" slack="24"/>
<pin id="1090" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_13/25 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="trunc_ln36_s_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="62" slack="0"/>
<pin id="1094" dir="0" index="1" bw="64" slack="0"/>
<pin id="1095" dir="0" index="2" bw="3" slack="0"/>
<pin id="1096" dir="0" index="3" bw="7" slack="0"/>
<pin id="1097" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_s/25 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sext_ln36_10_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="62" slack="0"/>
<pin id="1104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_10/25 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="BIAS_addr_5_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="0"/>
<pin id="1108" dir="0" index="1" bw="62" slack="0"/>
<pin id="1109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr_5/25 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="add_ln36_14_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="10" slack="0"/>
<pin id="1114" dir="0" index="1" bw="64" slack="24"/>
<pin id="1115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_14/25 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="trunc_ln36_10_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="62" slack="0"/>
<pin id="1119" dir="0" index="1" bw="64" slack="0"/>
<pin id="1120" dir="0" index="2" bw="3" slack="0"/>
<pin id="1121" dir="0" index="3" bw="7" slack="0"/>
<pin id="1122" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_10/25 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sext_ln36_11_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="62" slack="0"/>
<pin id="1129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_11/25 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="OUTPUT_r_addr_5_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="0"/>
<pin id="1133" dir="0" index="1" bw="62" slack="0"/>
<pin id="1134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_5/25 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="or_ln36_3_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="9" slack="23"/>
<pin id="1139" dir="0" index="1" bw="6" slack="0"/>
<pin id="1140" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_3/25 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="zext_ln36_8_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="9" slack="0"/>
<pin id="1144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_8/25 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="add_ln36_15_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="9" slack="0"/>
<pin id="1148" dir="0" index="1" bw="64" slack="24"/>
<pin id="1149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_15/25 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="trunc_ln36_11_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="62" slack="0"/>
<pin id="1153" dir="0" index="1" bw="64" slack="0"/>
<pin id="1154" dir="0" index="2" bw="3" slack="0"/>
<pin id="1155" dir="0" index="3" bw="7" slack="0"/>
<pin id="1156" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_11/25 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sext_ln36_12_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="62" slack="0"/>
<pin id="1163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_12/25 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="BIAS_addr_6_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="0"/>
<pin id="1167" dir="0" index="1" bw="62" slack="0"/>
<pin id="1168" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr_6/25 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="add_ln36_16_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="9" slack="0"/>
<pin id="1173" dir="0" index="1" bw="64" slack="24"/>
<pin id="1174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_16/25 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="trunc_ln36_12_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="62" slack="0"/>
<pin id="1178" dir="0" index="1" bw="64" slack="0"/>
<pin id="1179" dir="0" index="2" bw="3" slack="0"/>
<pin id="1180" dir="0" index="3" bw="7" slack="0"/>
<pin id="1181" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_12/25 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="sext_ln36_13_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="62" slack="0"/>
<pin id="1188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_13/25 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="OUTPUT_r_addr_6_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="0" index="1" bw="62" slack="0"/>
<pin id="1193" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_6/25 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="or_ln36_4_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="9" slack="23"/>
<pin id="1198" dir="0" index="1" bw="6" slack="0"/>
<pin id="1199" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_4/25 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="zext_ln36_9_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="9" slack="0"/>
<pin id="1203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_9/25 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln36_17_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="9" slack="0"/>
<pin id="1207" dir="0" index="1" bw="64" slack="24"/>
<pin id="1208" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_17/25 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="trunc_ln36_13_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="62" slack="0"/>
<pin id="1212" dir="0" index="1" bw="64" slack="0"/>
<pin id="1213" dir="0" index="2" bw="3" slack="0"/>
<pin id="1214" dir="0" index="3" bw="7" slack="0"/>
<pin id="1215" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_13/25 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="sext_ln36_14_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="62" slack="0"/>
<pin id="1222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_14/25 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="BIAS_addr_7_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="0" index="1" bw="62" slack="0"/>
<pin id="1227" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr_7/25 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="add_ln36_18_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="9" slack="0"/>
<pin id="1232" dir="0" index="1" bw="64" slack="24"/>
<pin id="1233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_18/25 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="trunc_ln36_14_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="62" slack="0"/>
<pin id="1237" dir="0" index="1" bw="64" slack="0"/>
<pin id="1238" dir="0" index="2" bw="3" slack="0"/>
<pin id="1239" dir="0" index="3" bw="7" slack="0"/>
<pin id="1240" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_14/25 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sext_ln36_15_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="62" slack="0"/>
<pin id="1247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_15/25 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="OUTPUT_r_addr_7_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="0"/>
<pin id="1251" dir="0" index="1" bw="62" slack="0"/>
<pin id="1252" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_7/25 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="sum_3_loc_load_load_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="29"/>
<pin id="1257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_3_loc_load/30 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="bitcast_ln36_2_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_2/30 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="sum_5_loc_load_load_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="32"/>
<pin id="1265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_5_loc_load/33 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="bitcast_ln36_4_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="2"/>
<pin id="1269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_4/33 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="bitcast_ln36_3_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_3/34 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="add_ln24_5_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="18" slack="34"/>
<pin id="1278" dir="0" index="1" bw="14" slack="0"/>
<pin id="1279" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_5/36 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="zext_ln24_3_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="18" slack="0"/>
<pin id="1283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/36 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="add_ln24_6_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="18" slack="0"/>
<pin id="1287" dir="0" index="1" bw="64" slack="35"/>
<pin id="1288" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_6/36 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="trunc_ln24_4_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="62" slack="0"/>
<pin id="1292" dir="0" index="1" bw="64" slack="0"/>
<pin id="1293" dir="0" index="2" bw="3" slack="0"/>
<pin id="1294" dir="0" index="3" bw="7" slack="0"/>
<pin id="1295" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_4/36 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="bitcast_ln36_5_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_5/37 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="sext_ln24_4_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="62" slack="1"/>
<pin id="1307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_4/37 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="WEIGHTS_addr_3_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="0"/>
<pin id="1310" dir="0" index="1" bw="62" slack="0"/>
<pin id="1311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_3/37 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="add_ln24_7_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="18" slack="44"/>
<pin id="1317" dir="0" index="1" bw="14" slack="0"/>
<pin id="1318" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_7/46 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln24_4_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="18" slack="0"/>
<pin id="1322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/46 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="add_ln24_8_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="18" slack="0"/>
<pin id="1326" dir="0" index="1" bw="64" slack="45"/>
<pin id="1327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_8/46 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="trunc_ln24_5_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="62" slack="0"/>
<pin id="1331" dir="0" index="1" bw="64" slack="0"/>
<pin id="1332" dir="0" index="2" bw="3" slack="0"/>
<pin id="1333" dir="0" index="3" bw="7" slack="0"/>
<pin id="1334" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_5/46 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="sum_7_loc_load_load_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="46"/>
<pin id="1341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_loc_load/47 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="bitcast_ln36_6_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="15"/>
<pin id="1345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_6/47 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="sext_ln24_5_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="62" slack="1"/>
<pin id="1349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_5/47 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="WEIGHTS_addr_4_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="0"/>
<pin id="1352" dir="0" index="1" bw="62" slack="0"/>
<pin id="1353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_4/47 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="bitcast_ln36_7_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_7/51 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="add_ln24_9_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="18" slack="54"/>
<pin id="1364" dir="0" index="1" bw="14" slack="0"/>
<pin id="1365" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_9/56 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="zext_ln24_5_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="18" slack="0"/>
<pin id="1369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/56 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="add_ln24_10_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="18" slack="0"/>
<pin id="1373" dir="0" index="1" bw="64" slack="55"/>
<pin id="1374" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_10/56 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="trunc_ln24_6_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="62" slack="0"/>
<pin id="1378" dir="0" index="1" bw="64" slack="0"/>
<pin id="1379" dir="0" index="2" bw="3" slack="0"/>
<pin id="1380" dir="0" index="3" bw="7" slack="0"/>
<pin id="1381" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_6/56 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="sum_9_loc_load_load_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="56"/>
<pin id="1388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_9_loc_load/57 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="bitcast_ln36_8_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="24"/>
<pin id="1392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_8/57 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="sext_ln24_6_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="62" slack="1"/>
<pin id="1396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_6/57 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="WEIGHTS_addr_5_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="32" slack="0"/>
<pin id="1399" dir="0" index="1" bw="62" slack="0"/>
<pin id="1400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_5/57 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="bitcast_ln36_9_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="1"/>
<pin id="1406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_9/61 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="add_ln24_11_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="18" slack="64"/>
<pin id="1411" dir="0" index="1" bw="15" slack="0"/>
<pin id="1412" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_11/66 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="zext_ln24_6_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="18" slack="0"/>
<pin id="1416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/66 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="add_ln24_12_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="18" slack="0"/>
<pin id="1420" dir="0" index="1" bw="64" slack="65"/>
<pin id="1421" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_12/66 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="trunc_ln24_7_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="62" slack="0"/>
<pin id="1425" dir="0" index="1" bw="64" slack="0"/>
<pin id="1426" dir="0" index="2" bw="3" slack="0"/>
<pin id="1427" dir="0" index="3" bw="7" slack="0"/>
<pin id="1428" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_7/66 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="add_ln24_13_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="18" slack="64"/>
<pin id="1435" dir="0" index="1" bw="15" slack="0"/>
<pin id="1436" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_13/66 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln24_7_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="18" slack="0"/>
<pin id="1440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_7/66 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="add_ln24_14_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="18" slack="0"/>
<pin id="1444" dir="0" index="1" bw="64" slack="65"/>
<pin id="1445" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_14/66 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="trunc_ln24_8_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="62" slack="0"/>
<pin id="1449" dir="0" index="1" bw="64" slack="0"/>
<pin id="1450" dir="0" index="2" bw="3" slack="0"/>
<pin id="1451" dir="0" index="3" bw="7" slack="0"/>
<pin id="1452" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_8/66 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="sum_11_loc_load_load_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="66"/>
<pin id="1459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_11_loc_load/67 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="bitcast_ln36_10_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="33"/>
<pin id="1463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_10/67 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="sext_ln24_7_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="62" slack="1"/>
<pin id="1467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_7/67 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="WEIGHTS_addr_6_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="32" slack="0"/>
<pin id="1470" dir="0" index="1" bw="62" slack="0"/>
<pin id="1471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_6/67 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="bitcast_ln36_11_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="1"/>
<pin id="1477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_11/71 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="sum_13_loc_load_load_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="76"/>
<pin id="1482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_13_loc_load/77 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="bitcast_ln36_12_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="42"/>
<pin id="1486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_12/77 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="sext_ln24_8_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="62" slack="11"/>
<pin id="1490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_8/77 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="WEIGHTS_addr_7_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="0"/>
<pin id="1493" dir="0" index="1" bw="62" slack="0"/>
<pin id="1494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_7/77 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="bitcast_ln36_13_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="1"/>
<pin id="1500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_13/81 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="sum_15_loc_load_load_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="86"/>
<pin id="1505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_15_loc_load/87 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="bitcast_ln36_14_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="51"/>
<pin id="1509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_14/87 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="bitcast_ln36_15_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_15/91 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="co_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="7" slack="0"/>
<pin id="1518" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="1523" class="1005" name="output_r_read_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="64" slack="1"/>
<pin id="1525" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="1535" class="1005" name="bias_read_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="64" slack="1"/>
<pin id="1537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="1547" class="1005" name="weights_read_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="64" slack="1"/>
<pin id="1549" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights_read "/>
</bind>
</comp>

<comp id="1559" class="1005" name="sum_15_loc_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="84"/>
<pin id="1561" dir="1" index="1" bw="32" slack="84"/>
</pin_list>
<bind>
<opset="sum_15_loc "/>
</bind>
</comp>

<comp id="1565" class="1005" name="sum_13_loc_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="74"/>
<pin id="1567" dir="1" index="1" bw="32" slack="74"/>
</pin_list>
<bind>
<opset="sum_13_loc "/>
</bind>
</comp>

<comp id="1571" class="1005" name="sum_11_loc_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="64"/>
<pin id="1573" dir="1" index="1" bw="32" slack="64"/>
</pin_list>
<bind>
<opset="sum_11_loc "/>
</bind>
</comp>

<comp id="1577" class="1005" name="sum_9_loc_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="32" slack="54"/>
<pin id="1579" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opset="sum_9_loc "/>
</bind>
</comp>

<comp id="1583" class="1005" name="sum_7_loc_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="44"/>
<pin id="1585" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="sum_7_loc "/>
</bind>
</comp>

<comp id="1589" class="1005" name="sum_5_loc_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="30"/>
<pin id="1591" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="sum_5_loc "/>
</bind>
</comp>

<comp id="1595" class="1005" name="sum_3_loc_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="20"/>
<pin id="1597" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="sum_3_loc "/>
</bind>
</comp>

<comp id="1601" class="1005" name="sum_1_loc_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="10"/>
<pin id="1603" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_1_loc "/>
</bind>
</comp>

<comp id="1607" class="1005" name="trunc_ln_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="62" slack="10"/>
<pin id="1609" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1619" class="1005" name="INPUT_r_addr_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="32" slack="2"/>
<pin id="1621" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="INPUT_r_addr "/>
</bind>
</comp>

<comp id="1627" class="1005" name="mul_ln24_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="18" slack="10"/>
<pin id="1629" dir="1" index="1" bw="18" slack="10"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="trunc_ln24_1_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="62" slack="1"/>
<pin id="1640" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="shl_ln_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="9" slack="10"/>
<pin id="1646" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1653" class="1005" name="BIAS_addr_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr "/>
</bind>
</comp>

<comp id="1659" class="1005" name="OUTPUT_r_addr_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="32" slack="1"/>
<pin id="1661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr "/>
</bind>
</comp>

<comp id="1665" class="1005" name="WEIGHTS_addr_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="1"/>
<pin id="1667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="1670" class="1005" name="BIAS_addr_read_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="1"/>
<pin id="1672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_read "/>
</bind>
</comp>

<comp id="1675" class="1005" name="trunc_ln24_2_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="62" slack="1"/>
<pin id="1677" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_2 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="or_ln36_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="9" slack="10"/>
<pin id="1683" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="BIAS_addr_1_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="1"/>
<pin id="1688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_1 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="OUTPUT_r_addr_1_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="1"/>
<pin id="1694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_1 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="bitcast_ln36_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="1"/>
<pin id="1703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="WEIGHTS_addr_1_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="1"/>
<pin id="1708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_1 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="trunc_ln24_3_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="62" slack="1"/>
<pin id="1713" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_3 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="BIAS_addr_2_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="32" slack="1"/>
<pin id="1719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_2 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="OUTPUT_r_addr_2_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="32" slack="1"/>
<pin id="1725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_2 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="WEIGHTS_addr_2_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="1"/>
<pin id="1731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_2 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="BIAS_addr_3_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="32" slack="1"/>
<pin id="1736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_3 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="OUTPUT_r_addr_3_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="32" slack="1"/>
<pin id="1742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_3 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="zext_ln36_4_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="10" slack="1"/>
<pin id="1748" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36_4 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="BIAS_addr_4_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="1"/>
<pin id="1753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_4 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="OUTPUT_r_addr_4_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="1"/>
<pin id="1759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_4 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="BIAS_addr_5_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="32" slack="1"/>
<pin id="1765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_5 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="OUTPUT_r_addr_5_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="32" slack="1"/>
<pin id="1771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_5 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="BIAS_addr_6_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="32" slack="2"/>
<pin id="1777" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="BIAS_addr_6 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="OUTPUT_r_addr_6_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="2"/>
<pin id="1783" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_6 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="BIAS_addr_7_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="3"/>
<pin id="1789" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="BIAS_addr_7 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="OUTPUT_r_addr_7_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="3"/>
<pin id="1795" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_7 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="BIAS_addr_1_read_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="32" slack="1"/>
<pin id="1801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_1_read "/>
</bind>
</comp>

<comp id="1807" class="1005" name="bitcast_ln36_2_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="32" slack="1"/>
<pin id="1809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_2 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="BIAS_addr_2_read_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="32" slack="2"/>
<pin id="1814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="BIAS_addr_2_read "/>
</bind>
</comp>

<comp id="1817" class="1005" name="BIAS_addr_3_read_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="32" slack="15"/>
<pin id="1819" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="BIAS_addr_3_read "/>
</bind>
</comp>

<comp id="1825" class="1005" name="bitcast_ln36_4_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="32" slack="1"/>
<pin id="1827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_4 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="BIAS_addr_4_read_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="24"/>
<pin id="1832" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="BIAS_addr_4_read "/>
</bind>
</comp>

<comp id="1835" class="1005" name="BIAS_addr_5_read_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="32" slack="33"/>
<pin id="1837" dir="1" index="1" bw="32" slack="33"/>
</pin_list>
<bind>
<opset="BIAS_addr_5_read "/>
</bind>
</comp>

<comp id="1840" class="1005" name="BIAS_addr_6_read_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="32" slack="42"/>
<pin id="1842" dir="1" index="1" bw="32" slack="42"/>
</pin_list>
<bind>
<opset="BIAS_addr_6_read "/>
</bind>
</comp>

<comp id="1845" class="1005" name="trunc_ln24_4_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="62" slack="1"/>
<pin id="1847" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_4 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="BIAS_addr_7_read_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="51"/>
<pin id="1853" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="BIAS_addr_7_read "/>
</bind>
</comp>

<comp id="1856" class="1005" name="WEIGHTS_addr_3_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="1"/>
<pin id="1858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_3 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="trunc_ln24_5_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="62" slack="1"/>
<pin id="1863" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_5 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="bitcast_ln36_6_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="32" slack="1"/>
<pin id="1872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_6 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="WEIGHTS_addr_4_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="32" slack="1"/>
<pin id="1877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_4 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="trunc_ln24_6_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="62" slack="1"/>
<pin id="1882" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_6 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="bitcast_ln36_8_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="32" slack="1"/>
<pin id="1891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_8 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="WEIGHTS_addr_5_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="32" slack="1"/>
<pin id="1896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_5 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="trunc_ln24_7_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="62" slack="1"/>
<pin id="1901" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_7 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="trunc_ln24_8_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="62" slack="11"/>
<pin id="1907" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln24_8 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="bitcast_ln36_10_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="32" slack="1"/>
<pin id="1916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_10 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="WEIGHTS_addr_6_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="32" slack="1"/>
<pin id="1921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_6 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="bitcast_ln36_12_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="32" slack="1"/>
<pin id="1929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_12 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="WEIGHTS_addr_7_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="32" slack="1"/>
<pin id="1934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_7 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="bitcast_ln36_14_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="32" slack="1"/>
<pin id="1942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="92" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="94" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="96" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="100" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="92" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="96" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="104" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="106" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="280"><net_src comp="108" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="94" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="96" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="94" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="96" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="94" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="96" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="94" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="96" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="94" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="96" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="16" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="94" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="16" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="96" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="16" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="100" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="100" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="100" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="100" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="104" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="106" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="404"><net_src comp="100" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="108" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="410"><net_src comp="100" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="100" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="104" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="106" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="429"><net_src comp="92" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="34" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="108" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="437"><net_src comp="92" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="34" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="104" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="106" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="447"><net_src comp="108" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="453"><net_src comp="92" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="104" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="106" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="463"><net_src comp="108" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="469"><net_src comp="92" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="34" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="104" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="106" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="479"><net_src comp="108" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="485"><net_src comp="92" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="104" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="106" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="495"><net_src comp="108" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="502"><net_src comp="104" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="106" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="504"><net_src comp="108" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="513"><net_src comp="98" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="2" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="0" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="524"><net_src comp="110" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="2" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="0" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="535"><net_src comp="128" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="2" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="0" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="546"><net_src comp="132" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="2" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="0" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="557"><net_src comp="136" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="2" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="0" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="568"><net_src comp="140" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="2" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="0" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="579"><net_src comp="146" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="2" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="0" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="590"><net_src comp="148" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="2" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="0" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="600"><net_src comp="593" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="74" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="212" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="76" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="78" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="601" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="0" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="80" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="82" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="626" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="84" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="74" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="649" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="76" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="78" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="626" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="88" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="687"><net_src comp="74" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="676" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="76" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="78" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="694"><net_src comp="681" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="4" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="691" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="672" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="712"><net_src comp="74" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="701" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="76" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="78" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="719"><net_src comp="706" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="6" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="626" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="90" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="744"><net_src comp="2" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="746"><net_src comp="740" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="751"><net_src comp="84" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="747" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="752" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="74" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="76" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="78" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="775"><net_src comp="102" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="771" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="791"><net_src comp="74" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="780" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="76" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="794"><net_src comp="78" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="798"><net_src comp="785" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="4" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="776" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="816"><net_src comp="74" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="805" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="76" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="78" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="810" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="6" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="830" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="837"><net_src comp="834" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="845"><net_src comp="2" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="847"><net_src comp="841" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="851"><net_src comp="597" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="857"><net_src comp="112" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="853" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="876"><net_src comp="74" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="862" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="76" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="78" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="884"><net_src comp="867" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="114" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="901"><net_src comp="74" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="76" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="78" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="908"><net_src comp="895" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="4" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="886" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="926"><net_src comp="74" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="915" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="928"><net_src comp="76" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="929"><net_src comp="78" pin="0"/><net_sink comp="920" pin=3"/></net>

<net id="933"><net_src comp="920" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="6" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="930" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="947"><net_src comp="2" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="949"><net_src comp="943" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="954"><net_src comp="116" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="958"><net_src comp="950" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="955" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="970"><net_src comp="74" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="959" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="972"><net_src comp="76" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="973"><net_src comp="78" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="977"><net_src comp="964" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="4" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="974" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="955" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="995"><net_src comp="74" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="984" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="997"><net_src comp="76" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="998"><net_src comp="78" pin="0"/><net_sink comp="989" pin=3"/></net>

<net id="1002"><net_src comp="989" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="6" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="118" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1017"><net_src comp="1009" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="1014" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="120" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="1018" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1032"><net_src comp="1024" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1039"><net_src comp="74" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="1028" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1041"><net_src comp="76" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1042"><net_src comp="78" pin="0"/><net_sink comp="1033" pin=3"/></net>

<net id="1046"><net_src comp="1033" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="4" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1024" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1064"><net_src comp="74" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="1053" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="76" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1067"><net_src comp="78" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1071"><net_src comp="1058" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="6" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="122" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1086"><net_src comp="1078" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="1083" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1098"><net_src comp="74" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1100"><net_src comp="76" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1101"><net_src comp="78" pin="0"/><net_sink comp="1092" pin=3"/></net>

<net id="1105"><net_src comp="1092" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1110"><net_src comp="4" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="1083" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1123"><net_src comp="74" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1125"><net_src comp="76" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1126"><net_src comp="78" pin="0"/><net_sink comp="1117" pin=3"/></net>

<net id="1130"><net_src comp="1117" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="6" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1127" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="124" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1145"><net_src comp="1137" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1150"><net_src comp="1142" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1157"><net_src comp="74" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="1146" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="76" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="78" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1164"><net_src comp="1151" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1169"><net_src comp="4" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1161" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1142" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1182"><net_src comp="74" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="1171" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1184"><net_src comp="76" pin="0"/><net_sink comp="1176" pin=2"/></net>

<net id="1185"><net_src comp="78" pin="0"/><net_sink comp="1176" pin=3"/></net>

<net id="1189"><net_src comp="1176" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1194"><net_src comp="6" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1186" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="126" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1204"><net_src comp="1196" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1216"><net_src comp="74" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1217"><net_src comp="1205" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1218"><net_src comp="76" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1219"><net_src comp="78" pin="0"/><net_sink comp="1210" pin=3"/></net>

<net id="1223"><net_src comp="1210" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1228"><net_src comp="4" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1220" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1201" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1241"><net_src comp="74" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="1230" pin="2"/><net_sink comp="1235" pin=1"/></net>

<net id="1243"><net_src comp="76" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1244"><net_src comp="78" pin="0"/><net_sink comp="1235" pin=3"/></net>

<net id="1248"><net_src comp="1235" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1253"><net_src comp="6" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1245" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1258"><net_src comp="1255" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1262"><net_src comp="1259" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1266"><net_src comp="1263" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1270"><net_src comp="1267" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1274"><net_src comp="597" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1280"><net_src comp="130" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1284"><net_src comp="1276" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1289"><net_src comp="1281" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1296"><net_src comp="74" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1285" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="76" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1299"><net_src comp="78" pin="0"/><net_sink comp="1290" pin=3"/></net>

<net id="1303"><net_src comp="597" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1312"><net_src comp="2" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="1305" pin="1"/><net_sink comp="1308" pin=1"/></net>

<net id="1314"><net_src comp="1308" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="1319"><net_src comp="134" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1323"><net_src comp="1315" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1328"><net_src comp="1320" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1335"><net_src comp="74" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1336"><net_src comp="1324" pin="2"/><net_sink comp="1329" pin=1"/></net>

<net id="1337"><net_src comp="76" pin="0"/><net_sink comp="1329" pin=2"/></net>

<net id="1338"><net_src comp="78" pin="0"/><net_sink comp="1329" pin=3"/></net>

<net id="1342"><net_src comp="1339" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1346"><net_src comp="1343" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1354"><net_src comp="2" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="1347" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1356"><net_src comp="1350" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="1360"><net_src comp="597" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1366"><net_src comp="138" pin="0"/><net_sink comp="1362" pin=1"/></net>

<net id="1370"><net_src comp="1362" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1375"><net_src comp="1367" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1382"><net_src comp="74" pin="0"/><net_sink comp="1376" pin=0"/></net>

<net id="1383"><net_src comp="1371" pin="2"/><net_sink comp="1376" pin=1"/></net>

<net id="1384"><net_src comp="76" pin="0"/><net_sink comp="1376" pin=2"/></net>

<net id="1385"><net_src comp="78" pin="0"/><net_sink comp="1376" pin=3"/></net>

<net id="1389"><net_src comp="1386" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1393"><net_src comp="1390" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1401"><net_src comp="2" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="1394" pin="1"/><net_sink comp="1397" pin=1"/></net>

<net id="1403"><net_src comp="1397" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="1407"><net_src comp="597" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1413"><net_src comp="142" pin="0"/><net_sink comp="1409" pin=1"/></net>

<net id="1417"><net_src comp="1409" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1422"><net_src comp="1414" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1429"><net_src comp="74" pin="0"/><net_sink comp="1423" pin=0"/></net>

<net id="1430"><net_src comp="1418" pin="2"/><net_sink comp="1423" pin=1"/></net>

<net id="1431"><net_src comp="76" pin="0"/><net_sink comp="1423" pin=2"/></net>

<net id="1432"><net_src comp="78" pin="0"/><net_sink comp="1423" pin=3"/></net>

<net id="1437"><net_src comp="144" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1441"><net_src comp="1433" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1446"><net_src comp="1438" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1453"><net_src comp="74" pin="0"/><net_sink comp="1447" pin=0"/></net>

<net id="1454"><net_src comp="1442" pin="2"/><net_sink comp="1447" pin=1"/></net>

<net id="1455"><net_src comp="76" pin="0"/><net_sink comp="1447" pin=2"/></net>

<net id="1456"><net_src comp="78" pin="0"/><net_sink comp="1447" pin=3"/></net>

<net id="1460"><net_src comp="1457" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1464"><net_src comp="1461" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1472"><net_src comp="2" pin="0"/><net_sink comp="1468" pin=0"/></net>

<net id="1473"><net_src comp="1465" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1474"><net_src comp="1468" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="1478"><net_src comp="597" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1483"><net_src comp="1480" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1487"><net_src comp="1484" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1495"><net_src comp="2" pin="0"/><net_sink comp="1491" pin=0"/></net>

<net id="1496"><net_src comp="1488" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="1497"><net_src comp="1491" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="1501"><net_src comp="597" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1506"><net_src comp="1503" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1510"><net_src comp="1507" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1514"><net_src comp="597" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1519"><net_src comp="158" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1522"><net_src comp="1516" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1526"><net_src comp="194" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1529"><net_src comp="1523" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1530"><net_src comp="1523" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1531"><net_src comp="1523" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1532"><net_src comp="1523" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1533"><net_src comp="1523" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1534"><net_src comp="1523" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1538"><net_src comp="200" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1541"><net_src comp="1535" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1542"><net_src comp="1535" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1543"><net_src comp="1535" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1544"><net_src comp="1535" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1545"><net_src comp="1535" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1546"><net_src comp="1535" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1550"><net_src comp="206" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1552"><net_src comp="1547" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1553"><net_src comp="1547" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1554"><net_src comp="1547" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1555"><net_src comp="1547" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1556"><net_src comp="1547" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="1557"><net_src comp="1547" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1558"><net_src comp="1547" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1562"><net_src comp="162" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="582" pin=5"/></net>

<net id="1564"><net_src comp="1559" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1568"><net_src comp="166" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="571" pin=5"/></net>

<net id="1570"><net_src comp="1565" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1574"><net_src comp="170" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="560" pin=5"/></net>

<net id="1576"><net_src comp="1571" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1580"><net_src comp="174" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="549" pin=5"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1586"><net_src comp="178" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="538" pin=5"/></net>

<net id="1588"><net_src comp="1583" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1592"><net_src comp="182" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="527" pin=5"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1598"><net_src comp="186" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="516" pin=5"/></net>

<net id="1600"><net_src comp="1595" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1604"><net_src comp="190" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="505" pin=5"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1610"><net_src comp="601" pin="4"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="505" pin=3"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="516" pin=3"/></net>

<net id="1613"><net_src comp="1607" pin="1"/><net_sink comp="527" pin=3"/></net>

<net id="1614"><net_src comp="1607" pin="1"/><net_sink comp="538" pin=3"/></net>

<net id="1615"><net_src comp="1607" pin="1"/><net_sink comp="549" pin=3"/></net>

<net id="1616"><net_src comp="1607" pin="1"/><net_sink comp="560" pin=3"/></net>

<net id="1617"><net_src comp="1607" pin="1"/><net_sink comp="571" pin=3"/></net>

<net id="1618"><net_src comp="1607" pin="1"/><net_sink comp="582" pin=3"/></net>

<net id="1622"><net_src comp="615" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="1630"><net_src comp="639" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1634"><net_src comp="1627" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1635"><net_src comp="1627" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1636"><net_src comp="1627" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1637"><net_src comp="1627" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1641"><net_src comp="654" pin="4"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1643"><net_src comp="1638" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="1647"><net_src comp="664" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1649"><net_src comp="1644" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1650"><net_src comp="1644" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1651"><net_src comp="1644" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1652"><net_src comp="1644" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1656"><net_src comp="695" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1658"><net_src comp="1653" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1662"><net_src comp="720" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1668"><net_src comp="740" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1673"><net_src comp="246" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1678"><net_src comp="761" pin="4"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1680"><net_src comp="1675" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="1684"><net_src comp="771" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1689"><net_src comp="799" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1695"><net_src comp="824" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1704"><net_src comp="834" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1709"><net_src comp="841" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1714"><net_src comp="870" pin="4"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1716"><net_src comp="1711" pin="1"/><net_sink comp="527" pin=4"/></net>

<net id="1720"><net_src comp="909" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1722"><net_src comp="1717" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1726"><net_src comp="934" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1728"><net_src comp="1723" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="1732"><net_src comp="943" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1737"><net_src comp="978" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1743"><net_src comp="1003" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1745"><net_src comp="1740" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1749"><net_src comp="1014" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1754"><net_src comp="1047" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1756"><net_src comp="1751" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1760"><net_src comp="1072" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1762"><net_src comp="1757" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1766"><net_src comp="1106" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1768"><net_src comp="1763" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1772"><net_src comp="1131" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1774"><net_src comp="1769" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1778"><net_src comp="1165" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1780"><net_src comp="1775" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1784"><net_src comp="1190" pin="2"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1786"><net_src comp="1781" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1790"><net_src comp="1224" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1792"><net_src comp="1787" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1796"><net_src comp="1249" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1798"><net_src comp="1793" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1802"><net_src comp="372" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1810"><net_src comp="1259" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1815"><net_src comp="377" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1820"><net_src comp="382" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1828"><net_src comp="1267" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1833"><net_src comp="387" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1838"><net_src comp="400" pin="2"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1843"><net_src comp="406" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1848"><net_src comp="1290" pin="4"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1850"><net_src comp="1845" pin="1"/><net_sink comp="538" pin=4"/></net>

<net id="1854"><net_src comp="411" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1859"><net_src comp="1308" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="1864"><net_src comp="1329" pin="4"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1866"><net_src comp="1861" pin="1"/><net_sink comp="549" pin=4"/></net>

<net id="1873"><net_src comp="1343" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1878"><net_src comp="1350" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1883"><net_src comp="1376" pin="4"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1885"><net_src comp="1880" pin="1"/><net_sink comp="560" pin=4"/></net>

<net id="1892"><net_src comp="1390" pin="1"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1897"><net_src comp="1397" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1902"><net_src comp="1423" pin="4"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1904"><net_src comp="1899" pin="1"/><net_sink comp="571" pin=4"/></net>

<net id="1908"><net_src comp="1447" pin="4"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1910"><net_src comp="1905" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="1917"><net_src comp="1461" pin="1"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1922"><net_src comp="1468" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1930"><net_src comp="1484" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1935"><net_src comp="1491" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1943"><net_src comp="1507" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="593" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r | {3 13 17 18 19 20 21 22 23 24 25 26 27 28 34 35 36 37 38 39 40 41 42 51 52 53 54 55 56 61 62 63 64 65 66 71 72 73 74 75 76 81 82 83 84 85 86 91 92 93 94 95 96 }
 - Input state : 
	Port: convolution5_hls : INPUT_r | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
	Port: convolution5_hls : WEIGHTS | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
	Port: convolution5_hls : BIAS | {3 4 5 6 7 8 9 10 12 13 14 15 16 17 18 19 20 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
	Port: convolution5_hls : input_r_r | {1 }
	Port: convolution5_hls : weights_r | {1 }
	Port: convolution5_hls : bias_r | {1 }
	Port: convolution5_hls : output_r_r | {1 }
  - Chain level:
	State 1
		sext_ln24 : 1
		INPUT_r_addr : 2
		store_ln18 : 1
	State 2
		icmp_ln18 : 1
		br_ln18 : 2
		zext_ln18 : 1
		mul_ln24 : 2
		zext_ln24 : 3
		add_ln24 : 4
		trunc_ln24_1 : 5
		shl_ln : 1
		zext_ln36 : 2
		add_ln36 : 3
		trunc_ln1 : 4
		sext_ln36 : 5
		BIAS_addr : 6
		add_ln36_1 : 3
		trunc_ln36_1 : 4
		sext_ln36_1 : 5
		OUTPUT_r_addr : 6
		add_ln18 : 1
		store_ln18 : 2
	State 3
		WEIGHTS_addr : 1
		empty_22 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		zext_ln24_1 : 1
		add_ln24_2 : 2
		trunc_ln24_2 : 3
		add_ln36_2 : 1
		trunc_ln36_2 : 2
		sext_ln36_2 : 3
		BIAS_addr_1 : 4
		add_ln36_3 : 1
		trunc_ln36_3 : 2
		sext_ln36_3 : 3
		OUTPUT_r_addr_1 : 4
	State 13
		add1 : 1
		WEIGHTS_addr_1 : 1
		empty_24 : 2
	State 14
	State 15
	State 16
	State 17
		write_ln36 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
		zext_ln24_2 : 1
		add_ln24_4 : 2
		trunc_ln24_3 : 3
		add_ln36_4 : 1
		zext_ln36_3 : 2
		add_ln36_5 : 3
		trunc_ln36_4 : 4
		sext_ln36_4 : 5
		BIAS_addr_2 : 6
		add_ln36_6 : 3
		trunc_ln36_5 : 4
		sext_ln36_5 : 5
		OUTPUT_r_addr_2 : 6
	State 23
		WEIGHTS_addr_2 : 1
		empty_26 : 2
		add_ln36_7 : 1
		trunc_ln36_6 : 2
		sext_ln36_6 : 3
		BIAS_addr_3 : 4
		add_ln36_8 : 1
		trunc_ln36_7 : 2
		sext_ln36_7 : 3
		OUTPUT_r_addr_3 : 4
	State 24
		add_ln36_9 : 1
		zext_ln36_6 : 2
		add_ln36_10 : 3
		trunc_ln36_8 : 4
		sext_ln36_8 : 5
		BIAS_addr_4 : 6
		add_ln36_11 : 3
		trunc_ln36_9 : 4
		sext_ln36_9 : 5
		OUTPUT_r_addr_4 : 6
	State 25
		zext_ln36_7 : 1
		add_ln36_13 : 2
		trunc_ln36_s : 3
		sext_ln36_10 : 4
		BIAS_addr_5 : 5
		add_ln36_14 : 2
		trunc_ln36_10 : 3
		sext_ln36_11 : 4
		OUTPUT_r_addr_5 : 5
		add_ln36_15 : 1
		trunc_ln36_11 : 2
		sext_ln36_12 : 3
		BIAS_addr_6 : 4
		add_ln36_16 : 1
		trunc_ln36_12 : 2
		sext_ln36_13 : 3
		OUTPUT_r_addr_6 : 4
		add_ln36_17 : 1
		trunc_ln36_13 : 2
		sext_ln36_14 : 3
		BIAS_addr_7 : 4
		add_ln36_18 : 1
		trunc_ln36_14 : 2
		sext_ln36_15 : 3
		OUTPUT_r_addr_7 : 4
	State 26
	State 27
	State 28
	State 29
	State 30
		add33_1 : 1
	State 31
	State 32
	State 33
		add33_2 : 1
	State 34
		write_ln36 : 1
	State 35
	State 36
		zext_ln24_3 : 1
		add_ln24_6 : 2
		trunc_ln24_4 : 3
	State 37
		write_ln36 : 1
		WEIGHTS_addr_3 : 1
		empty_28 : 2
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		zext_ln24_4 : 1
		add_ln24_8 : 2
		trunc_ln24_5 : 3
	State 47
		add33_3 : 1
		WEIGHTS_addr_4 : 1
		empty_30 : 2
	State 48
	State 49
	State 50
	State 51
		write_ln36 : 1
	State 52
	State 53
	State 54
	State 55
	State 56
		zext_ln24_5 : 1
		add_ln24_10 : 2
		trunc_ln24_6 : 3
	State 57
		add33_4 : 1
		WEIGHTS_addr_5 : 1
		empty_32 : 2
	State 58
	State 59
	State 60
	State 61
		write_ln36 : 1
	State 62
	State 63
	State 64
	State 65
	State 66
		zext_ln24_6 : 1
		add_ln24_12 : 2
		trunc_ln24_7 : 3
		zext_ln24_7 : 1
		add_ln24_14 : 2
		trunc_ln24_8 : 3
	State 67
		add33_5 : 1
		WEIGHTS_addr_6 : 1
		empty_34 : 2
	State 68
	State 69
	State 70
	State 71
		write_ln36 : 1
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		add33_6 : 1
		WEIGHTS_addr_7 : 1
		empty_36 : 2
	State 78
	State 79
	State 80
	State 81
		write_ln36 : 1
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
		add33_7 : 1
	State 88
	State 89
	State 90
	State 91
		write_ln36 : 1
	State 92
	State 93
	State 94
	State 95
	State 96


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                    Functional Unit                                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505 |    5    |  1.281  |   717   |   408   |
|          | grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516 |    5    |  1.281  |   717   |   408   |
|          | grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527 |    5    |  1.281  |   717   |   408   |
|   call   | grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538 |    5    |  1.281  |   717   |   408   |
|          | grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549 |    5    |  1.281  |   717   |   408   |
|          | grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560 |    5    |  1.281  |   717   |   408   |
|          | grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571 |    5    |  1.281  |   717   |   408   |
|          | grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582 |    5    |  1.281  |   717   |   408   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    add_ln24_fu_649                                    |    0    |    0    |    0    |    71   |
|          |                                    add_ln36_fu_676                                    |    0    |    0    |    0    |    71   |
|          |                                   add_ln36_1_fu_701                                   |    0    |    0    |    0    |    71   |
|          |                                    add_ln18_fu_726                                    |    0    |    0    |    0    |    14   |
|          |                                   add_ln24_1_fu_747                                   |    0    |    0    |    0    |    25   |
|          |                                   add_ln24_2_fu_756                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln36_2_fu_780                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln36_3_fu_805                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln24_3_fu_853                                   |    0    |    0    |    0    |    25   |
|          |                                   add_ln24_4_fu_862                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln36_4_fu_880                                   |    0    |    0    |    0    |    16   |
|          |                                   add_ln36_5_fu_890                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln36_6_fu_915                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln36_7_fu_959                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln36_8_fu_984                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln36_9_fu_1018                                  |    0    |    0    |    0    |    16   |
|          |                                  add_ln36_10_fu_1028                                  |    0    |    0    |    0    |    71   |
|    add   |                                  add_ln36_11_fu_1053                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln36_12_fu_1078                                  |    0    |    0    |    0    |    16   |
|          |                                  add_ln36_13_fu_1087                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln36_14_fu_1112                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln36_15_fu_1146                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln36_16_fu_1171                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln36_17_fu_1205                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln36_18_fu_1230                                  |    0    |    0    |    0    |    71   |
|          |                                   add_ln24_5_fu_1276                                  |    0    |    0    |    0    |    25   |
|          |                                   add_ln24_6_fu_1285                                  |    0    |    0    |    0    |    71   |
|          |                                   add_ln24_7_fu_1315                                  |    0    |    0    |    0    |    25   |
|          |                                   add_ln24_8_fu_1324                                  |    0    |    0    |    0    |    71   |
|          |                                   add_ln24_9_fu_1362                                  |    0    |    0    |    0    |    25   |
|          |                                  add_ln24_10_fu_1371                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln24_11_fu_1409                                  |    0    |    0    |    0    |    25   |
|          |                                  add_ln24_12_fu_1418                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln24_13_fu_1433                                  |    0    |    0    |    0    |    25   |
|          |                                  add_ln24_14_fu_1442                                  |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                       grp_fu_593                                      |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                    icmp_ln18_fu_629                                   |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                    mul_ln24_fu_639                                    |    1    |    0    |    0    |    5    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               output_r_read_read_fu_194                               |    0    |    0    |    0    |    0    |
|          |                                 bias_read_read_fu_200                                 |    0    |    0    |    0    |    0    |
|          |                                weights_read_read_fu_206                               |    0    |    0    |    0    |    0    |
|          |                                input_r_read_read_fu_212                               |    0    |    0    |    0    |    0    |
|          |                               BIAS_addr_read_read_fu_246                              |    0    |    0    |    0    |    0    |
|   read   |                              BIAS_addr_1_read_read_fu_372                             |    0    |    0    |    0    |    0    |
|          |                              BIAS_addr_2_read_read_fu_377                             |    0    |    0    |    0    |    0    |
|          |                              BIAS_addr_3_read_read_fu_382                             |    0    |    0    |    0    |    0    |
|          |                              BIAS_addr_4_read_read_fu_387                             |    0    |    0    |    0    |    0    |
|          |                              BIAS_addr_5_read_read_fu_400                             |    0    |    0    |    0    |    0    |
|          |                              BIAS_addr_6_read_read_fu_406                             |    0    |    0    |    0    |    0    |
|          |                              BIAS_addr_7_read_read_fu_411                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   grp_readreq_fu_218                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_225                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_232                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_251                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_258                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_281                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_288                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_302                                  |    0    |    0    |    0    |    0    |
|  readreq |                                   grp_readreq_fu_316                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_330                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_344                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_358                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_424                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_432                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_448                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_464                                  |    0    |    0    |    0    |    0    |
|          |                                   grp_readreq_fu_480                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  grp_writeresp_fu_239                                 |    0    |    0    |    0    |    0    |
|          |                                  grp_writeresp_fu_265                                 |    0    |    0    |    0    |    0    |
|          |                                  grp_writeresp_fu_295                                 |    0    |    0    |    0    |    0    |
| writeresp|                                  grp_writeresp_fu_309                                 |    0    |    0    |    0    |    0    |
|          |                                  grp_writeresp_fu_323                                 |    0    |    0    |    0    |    0    |
|          |                                  grp_writeresp_fu_337                                 |    0    |    0    |    0    |    0    |
|          |                                  grp_writeresp_fu_351                                 |    0    |    0    |    0    |    0    |
|          |                                  grp_writeresp_fu_365                                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                write_ln36_write_fu_272                                |    0    |    0    |    0    |    0    |
|          |                                write_ln36_write_fu_392                                |    0    |    0    |    0    |    0    |
|          |                                write_ln36_write_fu_416                                |    0    |    0    |    0    |    0    |
|   write  |                                write_ln36_write_fu_439                                |    0    |    0    |    0    |    0    |
|          |                                write_ln36_write_fu_455                                |    0    |    0    |    0    |    0    |
|          |                                write_ln36_write_fu_471                                |    0    |    0    |    0    |    0    |
|          |                                write_ln36_write_fu_487                                |    0    |    0    |    0    |    0    |
|          |                                write_ln36_write_fu_496                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    trunc_ln_fu_601                                    |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln24_1_fu_654                                  |    0    |    0    |    0    |    0    |
|          |                                    trunc_ln1_fu_681                                   |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_1_fu_706                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln24_2_fu_761                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_2_fu_785                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_3_fu_810                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln24_3_fu_870                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_4_fu_895                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_5_fu_920                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_6_fu_964                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_7_fu_989                                  |    0    |    0    |    0    |    0    |
|partselect|                                  trunc_ln36_8_fu_1033                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_9_fu_1058                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln36_s_fu_1092                                 |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln36_10_fu_1117                                 |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln36_11_fu_1151                                 |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln36_12_fu_1176                                 |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln36_13_fu_1210                                 |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln36_14_fu_1235                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln24_4_fu_1290                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln24_5_fu_1329                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln24_6_fu_1376                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln24_7_fu_1423                                 |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln24_8_fu_1447                                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    sext_ln24_fu_611                                   |    0    |    0    |    0    |    0    |
|          |                                    sext_ln36_fu_691                                   |    0    |    0    |    0    |    0    |
|          |                                   sext_ln36_1_fu_716                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln24_1_fu_737                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln36_2_fu_795                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln36_3_fu_820                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln24_2_fu_838                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln36_4_fu_905                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln36_5_fu_930                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln24_3_fu_940                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln36_6_fu_974                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln36_7_fu_999                                  |    0    |    0    |    0    |    0    |
|   sext   |                                  sext_ln36_8_fu_1043                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln36_9_fu_1068                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln36_10_fu_1102                                 |    0    |    0    |    0    |    0    |
|          |                                  sext_ln36_11_fu_1127                                 |    0    |    0    |    0    |    0    |
|          |                                  sext_ln36_12_fu_1161                                 |    0    |    0    |    0    |    0    |
|          |                                  sext_ln36_13_fu_1186                                 |    0    |    0    |    0    |    0    |
|          |                                  sext_ln36_14_fu_1220                                 |    0    |    0    |    0    |    0    |
|          |                                  sext_ln36_15_fu_1245                                 |    0    |    0    |    0    |    0    |
|          |                                  sext_ln24_4_fu_1305                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln24_5_fu_1347                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln24_6_fu_1394                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln24_7_fu_1465                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln24_8_fu_1488                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    zext_ln18_fu_635                                   |    0    |    0    |    0    |    0    |
|          |                                    zext_ln24_fu_645                                   |    0    |    0    |    0    |    0    |
|          |                                    zext_ln36_fu_672                                   |    0    |    0    |    0    |    0    |
|          |                                   zext_ln24_1_fu_752                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln36_1_fu_776                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln24_2_fu_858                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln36_2_fu_867                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln36_3_fu_886                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln36_5_fu_955                                  |    0    |    0    |    0    |    0    |
|   zext   |                                  zext_ln36_4_fu_1014                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln36_6_fu_1024                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln36_7_fu_1083                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln36_8_fu_1142                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln36_9_fu_1201                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln24_3_fu_1281                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln24_4_fu_1320                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln24_5_fu_1367                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln24_6_fu_1414                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln24_7_fu_1438                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                     shl_ln_fu_664                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     or_ln36_fu_771                                    |    0    |    0    |    0    |    0    |
|          |                                    or_ln36_2_fu_950                                   |    0    |    0    |    0    |    0    |
|    or    |                                   or_ln36_1_fu_1009                                   |    0    |    0    |    0    |    0    |
|          |                                   or_ln36_3_fu_1137                                   |    0    |    0    |    0    |    0    |
|          |                                   or_ln36_4_fu_1196                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                       |    43   |  10.248 |   5963  |   5438  |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|BIAS_addr_1_read_reg_1799|   32   |
|   BIAS_addr_1_reg_1686  |   32   |
|BIAS_addr_2_read_reg_1812|   32   |
|   BIAS_addr_2_reg_1717  |   32   |
|BIAS_addr_3_read_reg_1817|   32   |
|   BIAS_addr_3_reg_1734  |   32   |
|BIAS_addr_4_read_reg_1830|   32   |
|   BIAS_addr_4_reg_1751  |   32   |
|BIAS_addr_5_read_reg_1835|   32   |
|   BIAS_addr_5_reg_1763  |   32   |
|BIAS_addr_6_read_reg_1840|   32   |
|   BIAS_addr_6_reg_1775  |   32   |
|BIAS_addr_7_read_reg_1851|   32   |
|   BIAS_addr_7_reg_1787  |   32   |
| BIAS_addr_read_reg_1670 |   32   |
|    BIAS_addr_reg_1653   |   32   |
|  INPUT_r_addr_reg_1619  |   32   |
| OUTPUT_r_addr_1_reg_1692|   32   |
| OUTPUT_r_addr_2_reg_1723|   32   |
| OUTPUT_r_addr_3_reg_1740|   32   |
| OUTPUT_r_addr_4_reg_1757|   32   |
| OUTPUT_r_addr_5_reg_1769|   32   |
| OUTPUT_r_addr_6_reg_1781|   32   |
| OUTPUT_r_addr_7_reg_1793|   32   |
|  OUTPUT_r_addr_reg_1659 |   32   |
| WEIGHTS_addr_1_reg_1706 |   32   |
| WEIGHTS_addr_2_reg_1729 |   32   |
| WEIGHTS_addr_3_reg_1856 |   32   |
| WEIGHTS_addr_4_reg_1875 |   32   |
| WEIGHTS_addr_5_reg_1894 |   32   |
| WEIGHTS_addr_6_reg_1919 |   32   |
| WEIGHTS_addr_7_reg_1932 |   32   |
|  WEIGHTS_addr_reg_1665  |   32   |
|    bias_read_reg_1535   |   64   |
| bitcast_ln36_10_reg_1914|   32   |
| bitcast_ln36_12_reg_1927|   32   |
| bitcast_ln36_14_reg_1940|   32   |
| bitcast_ln36_2_reg_1807 |   32   |
| bitcast_ln36_4_reg_1825 |   32   |
| bitcast_ln36_6_reg_1870 |   32   |
| bitcast_ln36_8_reg_1889 |   32   |
|  bitcast_ln36_reg_1701  |   32   |
|       co_reg_1516       |    7   |
|    mul_ln24_reg_1627    |   18   |
|     or_ln36_reg_1681    |    9   |
|  output_r_read_reg_1523 |   64   |
|         reg_597         |   32   |
|     shl_ln_reg_1644     |    9   |
|   sum_11_loc_reg_1571   |   32   |
|   sum_13_loc_reg_1565   |   32   |
|   sum_15_loc_reg_1559   |   32   |
|    sum_1_loc_reg_1601   |   32   |
|    sum_3_loc_reg_1595   |   32   |
|    sum_5_loc_reg_1589   |   32   |
|    sum_7_loc_reg_1583   |   32   |
|    sum_9_loc_reg_1577   |   32   |
|  trunc_ln24_1_reg_1638  |   62   |
|  trunc_ln24_2_reg_1675  |   62   |
|  trunc_ln24_3_reg_1711  |   62   |
|  trunc_ln24_4_reg_1845  |   62   |
|  trunc_ln24_5_reg_1861  |   62   |
|  trunc_ln24_6_reg_1880  |   62   |
|  trunc_ln24_7_reg_1899  |   62   |
|  trunc_ln24_8_reg_1905  |   62   |
|    trunc_ln_reg_1607    |   62   |
|  weights_read_reg_1547  |   64   |
|   zext_ln36_4_reg_1746  |   10   |
+-------------------------+--------+
|          Total          |  2403  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_225  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_239 |  p0  |   2  |   1  |    2   |
|  grp_readreq_fu_251  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_265 |  p0  |   2  |   1  |    2   |
|  grp_readreq_fu_281  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_295 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_309 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_323 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_337 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_351 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_365 |  p0  |   2  |   1  |    2   |
|  grp_readreq_fu_424  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_432  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_448  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_464  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_480  |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_593      |  p0  |   8  |  32  |   256  ||    43   |
|      grp_fu_593      |  p1  |  16  |  32  |   512  ||    65   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1296  ||  8.042  ||   180   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   43   |   10   |  5963  |  5438  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   180  |
|  Register |    -   |    -   |  2403  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   43   |   18   |  8366  |  5618  |
+-----------+--------+--------+--------+--------+
