<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="RCSS_SCI" id="RCSS_SCI">
  
  
  <register acronym="UARTDR" description="  Data Register, UARTDR " id="UARTDR" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved." end="12" id="NU0" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description="Overrun error. This bit is set to 1 if data is received and the receive FIFO is already full. This is cleared to 0 once there is an empty space in the FIFO and a new character can be written to it." end="11" id="OE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Break error. This bit is set to 1 if a break condition was detected, indicating that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits). In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state), and the next valid start bit is received" end="10" id="BE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Parity error. When set to 1, it indicates that the parity of the received data character does not match the parity that the EPS and SPS bits in the Line Control Register, UARTLCR. In FIFO mode, this error is associated with the character at the top of the FIFO." end="9" id="PE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Framing error. When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1). In FIFO mode, this error is associated with the character at the top of the FIFO" end="8" id="FE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Receive data character &amp; Transmit data character" end="0" id="DATA" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="UARTRSR_ECR" description="  Receive Status Register/Error Clear Register," id="UARTRSR_ECR" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved, unpredictable when read" end="4" id="NU1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="Overrun error. This bit is set to 1 if data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR. The FIFO contents remain valid because no more data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data, to empty the FIFO." end="3" id="OE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Break error. This bit is set to 1 if a break condition was detected, indicating that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity, and stop bits). This bit is cleared to 0 after a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received." end="2" id="BE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Parity error. When set to 1, it indicates that the parity of the received data character does not match the parity that the EPS and SPS bits in the Line Control Register, UARTLCR_H. This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO." end="1" id="PE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Framing error. When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1). This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO." end="0" id="FE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTFR" description="  Flag Register, UARTFR " id="UARTFR" offset="0x18" width="32">
    
  <bitfield begin="31" description="Reserved, do not modify, read as zero." end="9" id="NU2" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description="  Ring indicator. This bit is the complement of the UART ring indicator, nUARTRI, modem status input. That is, the bit is 1 when nUARTRI is LOW." end="8" id="RI" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="  Transmit FIFO empty. The meaning of this bit depends on the state of the FEN bit in the Line Control Register, UARTLCR_H. If the FIFO is disabled, this bit is set when the transmit holding register is empty.If the FIFO is enabled, the TXFE bit is set when the transmit FIFO is empty. This bit does not indicate if there is data in the transmit shift register. " end="7" id="TXFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="  Receive FIFO full. The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled, this bit is set when the receive holding register is full. If the FIFO is enabled, the RXFF bit is set when the receive FIFO is full." end="6" id="RXFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="  Transmit FIFO full. The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled, this bit is set when the transmit holding register is full. If the FIFO is enabled, the TXFF bit is set when the transmit FIFO is full." end="5" id="TXFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="  Receive FIFO empty. The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled, this bit is set when the receive holding register is empty. If the FIFO is enabled, the RXFE bit is set when the receive FIFO is empty." end="4" id="RXFE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="  UART busy. If this bit is set to 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all the stop bits, has been sent from the shift register. This bit is set as soon as the transmit FIFO becomes non-empty, regardless of whether the UART is enabled or not." end="3" id="BUSY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="  Data carrier detect. This bit is the complement of the UART data carrier detect, nUARTDCD, modem status input. That is, the bit is 1 when nUARTDCD is LOW." end="2" id="DCD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="  Data set ready. This bit is the complement of the UART data set ready, nUARTDSR, modem status input. That is, the bit is 1 when nUARTDSR is LOW." end="1" id="DSR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" Clear to send. This bit is the complement of the" end="0" id="CTS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTILPR" description="  IrDA Low-Power Counter Register, UARTILPR " id="UARTILPR" offset="0x20" width="32">
    
  <bitfield begin="31" description="Reserved." end="8" id="NU3" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="8-bit low-power divisor value. NOTE Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated" end="0" id="ILPDVSR" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="UARTIBRD" description="  Integer Baud Rate Register, UARTIBRD " id="UARTIBRD" offset="0x24" width="32">
    
  <bitfield begin="31" description="Reserved." end="8" id="NU4" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="The fractional baud rate divisor." end="0" id="BAUD_DIVINT" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="UARTFBRD" description="  Fractional Baud Rate Register, UARTFBRD " id="UARTFBRD" offset="0x28" width="32">
    
  <bitfield begin="31" description="Reserved." end="6" id="NU5" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description="The fractional baud rate divisor. Baud rate divisor BAUDDIV = (FUARTCLK/(16�Baud rate)) where FUARTCLK is the UART reference clock frequency. If the required baud rate is 230400 and UARTCLK = 4MHz then: Baud Rate Divisor = (4�106)/(16�230400) = 1.085 This means BRDI = 1 and BRDF = 0.085. Therefore, fractional part, m = integer((0.085�64)+0.5) = 5 Generated baud rate divider = 1+5/64 = 1.078 Generated baud rate = (4�106)/(16�1.078) = 231911 Error = (231911-230400)/230400 � 100 = 0.656% The maximum error using a 6-bit UARTFBRD Register = 1/64�100 = 1.56%. This occurs when m = 1, and the error is cumulative over 64 clock ticks." end="0" id="BAUD_DIVFRAC" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="UARTLCR_H" description="  Line Control Register, UARTLCR_H " id="UARTLCR_H" offset="0x2C" width="32">
    
  <bitfield begin="31" description="   Reserved, do not modify, read as zero." end="8" id="NU6" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="   Stick parity select. 0 = stick parity is disabled 1 = if the EPS bit is 0 then the parity bit is transmitted and checked as a 1 &amp; if the EPS bit is 1 then the parity bit is transmitted and checked as a 0. This bit has no effect when the PEN bit disables parity checking and generation." end="7" id="SPS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="   Word length. These bits indicate the number of data bits transmitted or received in a frame as follows b11 = 8 bits b10 = 7 bits b01 = 6 bits b00 = 5 bits." end="5" id="WLEN" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description="   Enable FIFOs: 0 = FIFOs are disabled (character mode) that is, the FIFOs become 1-byte-deep holding registers 1 = transmit and receive FIFO buffers are enabled (FIFO mode)." end="4" id="FEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="   Two stop bits select. If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received." end="3" id="STP2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="   Even parity select. Controls the type of parity the UART uses during transmission and reception: 0 = odd parity. The UART generates or checks for an odd number of 1s in the data and parity bits. 1 = even parity. The UART generates or checks for an even number of 1s in the data and parity bits. This bit has no effect when the PEN bit disables parity checking and generation." end="2" id="EPS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="   Parity enable: 0 = parity is disabled and no parity bit added to the data frame 1 = parity checking and generation is enabled." end="1" id="PEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="   Send break. If this bit is set to 1, a low-level is continually output on the UARTTXD output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0." end="0" id="BRK" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTCR" description="  Control Register, UARTCR" id="UARTCR" offset="0x30" width="32">
    
  <bitfield begin="31" description="   Reserved, do not modify, read as zero." end="16" id="NU7" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="   CTS hardware flow control enable. If this bit is set to 1, CTS hardware flow control is enabled. Data is only transmitted when the nUARTCTS signal is asserted." end="15" id="CTSEn" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="   RTS hardware flow control enable. If this bit is set to 1, RTS hardware flow control is enabled. Data is only requested when there is space in the receive FIFO for it to be received." end="14" id="RTSEn" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="   This bit is the complement of the UART Out2 (nUARTOut2) modem status output. That is, when the bit is programmed to a 1, the output is 0. For DTE this can be used as Ring Indicator (RI)." end="13" id="Out2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="   This bit is the complement of the UART Out1 (nUARTOut1) modem status output. That is, when the bit is programmed to a 1 the output is 0. For DTE this can be used as Data Carrier Detect (DCD)." end="12" id="Out1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="   Request to send. This bit is the complement of the UART request to send, nUARTRTS, modem status output. That is, when the bit is programmed to a 1 then nUARTRTS is LOW." end="11" id="RTS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="   Data transmit ready. This bit is the complement of the UART data transmit ready, nUARTDTR, modem status output. That is, when the bit is programmed to a 1 then nUARTDTR is LOW." end="10" id="DTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="   Receive enable. If this bit is set to 1, the receive section of the UART is enabled. Data reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of reception, it completes the current character before stopping." end="9" id="RXE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="   Transmit enable. If this bit is set to 1, the transmit section of the UART is enabled. Data transmission occurs for either UART signals, or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of transmission, it completes the current character before stopping." end="8" id="TXE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="   Loopback enable. If this bit is set to 1 and the SIREN bit is set to 1 and the SIRTEST bit in the Test Control Register, UARTTCR on page 4-5 is set to 1, then the nSIROUT path is inverted, and fed through to the SIRIN path. The SIRTEST bit in the test register must be set to 1 to override the normal half-duplex SIR operation. This must be the requirement for accessing the test registers during normal operation, and SIRTEST must be cleared to 0 when loopback testing is finished. This feature reduces the amount of external coupling required during system test. If this bit is set to 1, and the SIRTEST bit is set to 0, the UARTTXD path is fed through to the UARTRXD path. In either SIR mode or UART mode, when this bit is set, the modem outputs are also fed through to the modem inputs. This bit is cleared to 0 on reset, to disable loopback." end="7" id="LBE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="   Reserved, do not modify, read as zero." end="3" id="NU6" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="2" description="   SIR low-power IrDA mode. This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active high pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. " end="2" id="SIRLP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="   SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT remains LOW (no light pulse generated), and signal transitions on SIRIN have no effect. 1 = IrDA SIR ENDEC is enabled. Data is transmitted and received on nSIROUT and SIRIN. UARTTXD remains HIGH, in the marking state. Signal transitions on UARTRXD or modem status inputs have no effect. This bit has no effect if the UARTEN bit disables the UART." end="1" id="SIREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="   UART enable: 0 = UART is disabled. If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping. 1 = the UART is enabled. Data transmission and reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit." end="0" id="UARTEN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTIFLS" description="  Interrupt FIFO Level Select Register, UARTIFLS" id="UARTIFLS" offset="0x34" width="32">
    
  <bitfield begin="31" description="   Reserved, do not modify, read as zero." end="6" id="NU8" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description="Receive interrupt FIFO level select. The trigger points for the receive interrupt are as follows: b000 = Receive FIFO becomes ≥ 1/8 full b001 = Receive FIFO becomes ≥ 1/4 full b010 = Receive FIFO becomes ≥ 1/2 full b011 = Receive FIFO becomes ≥ 3/4 full b100 = Receive FIFO becomes ≥ 7/8 full b101-b111 = reserved." end="3" id="RXIFLSEL" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Transmit interrupt FIFO level select. The trigger points for the transmit interrupt are as follows: b000 = Transmit FIFO becomes ≤ 1/8 full b001 = Transmit FIFO becomes ≤ 1/4 full b010 = Transmit FIFO becomes ≤ 1/2 full b011 = Transmit FIFO becomes ≤ 3/4 full b100 = Transmit FIFO becomes ≤ 7/8 full b101-b111 = reserved." end="0" id="TXIFLSEL" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="UARTIMSC" description="  Interrupt Mask Set/Clear Register, UARTIMSC " id="UARTIMSC" offset="0x38" width="32">
    
  <bitfield begin="31" description="  Reserved, read as zero, do not modify." end="11" id="NU9" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description="  Overrun error interrupt mask. A read returns the current mask for the UARTOEINTR interrupt.On a write of 1, the mask of the UARTOEINTR interrupt is set. A write of 0 clears the mask." end="10" id="OEIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="  Break error interrupt mask. A read returns the current mask for the UARTBEINTR interrupt. On a write of 1, the mask of the UARTBEINTR interrupt is set. A write of 0 clears the mask." end="9" id="BEIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="  Parity error interrupt mask. A read returns the current mask for the UARTPEINTR interrupt.On a write of 1, the mask of the UARTPEINTR interrupt is set. A write of 0 clears the mask." end="8" id="PEIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="  Framing error interrupt mask. A read returns the current mask for the UARTFEINTR interrupt.On a write of 1, the mask of the UARTFEINTR interrupt is set. A write of 0 clears the mask." end="7" id="FEIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="  Receive timeout interrupt mask. A read returns the current mask for the UARTRTINTR interrupt.On a write of 1, the mask of the UARTRTINTR interrupt is set. A write of 0 clears the mask." end="6" id="RTIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="  Transmit interrupt mask. A read returns the current mask for the UARTTXINTR interrupt.On a write of 1, the mask of the UARTTXINTR interrupt is set. A write of 0 clears the mask." end="5" id="TXIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="  Receive interrupt mask. A read returns the current mask for the UARTRXINTR interrupt.On a write of 1, the mask of the UARTRXINTR interrupt is set. A write of 0 clears the mask." end="4" id="RXIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="  nUARTDSR modem interrupt mask. A read returns the current mask for the UARTDSRINTR interrupt.On a write of 1, the mask of the UARTDSRINTR interrupt is set. A write of 0 clears the mask." end="3" id="DSRMIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="  nUARTDCD modem interrupt mask. A read returns the current mask for the UARTDCDINTR interrupt.On a write of 1, the mask of the UARTDCDINTR interrupt is set. A write of 0 clears the mask." end="2" id="DCDMIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="  nUARTCTS modem interrupt mask. A read returns the current mask for the UARTCTSINTR interrupt. On a write of 1, the mask of the UARTCTSINTR interrupt is set. A write of 0 clears the mask." end="1" id="CTSMIM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="  nUARTRI modem interrupt mask. A read returns the current mask for the UARTRIINTR interrupt.On a write of 1, the mask of the UARTRIINTR interrupt is set. A write of 0 clears the mask." end="0" id="RIMIM" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTRIS" description="  Raw Interrupt Status Register, UARTRIS " id="UARTRIS" offset="0x3C" width="32">
    
  <bitfield begin="31" description="  Reserved, read as zero, do not modify." end="10" id="NU10" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description="  Overrun error interrupt status. Returns the raw interrupt state of the UARTOEINTR interrupt. BERIS Break error interrupt status. Returns the raw interrupt state of the UARTBEINTR interrupt." end="9" id="OERIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="  Parity error interrupt status. Returns the raw interrupt state of the UARTPEINTR interrupt." end="8" id="PERIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="  Framing error interrupt status. Returns the raw interrupt state of the UARTFEINTR interrupt." end="7" id="FERIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="  Receive timeout interrupt status. Returns the raw interrupt state of the UARTRTINTR interrupt." end="6" id="RTRIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="  Transmit interrupt status. Returns the raw interrupt state of the UARTTXINTR interrupt." end="5" id="TXRIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="  Receive interrupt status. Returns the raw interrupt state of the UARTRXINTR interrupt." end="4" id="RXRIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="  nUARTDSR modem interrupt status. Returns the raw interrupt state of the UARTDSRINTR interrupt." end="3" id="DSRRMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="  nUARTDCD modem interrupt status. Returns the raw interrupt state of the UARTDCDINTR interrupt." end="2" id="DCDRMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="  nUARTCTS modem interrupt status. Returns the raw interrupt state of the UARTCTSINTR interrupt." end="1" id="CTSRMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="  nUARTRI modem interrupt status. Returns the raw interrupt state of the UARTRIINTR interrupt." end="0" id="RIRMIS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTMIS" description="  Masked Interrupt Status Register, UARTMIS " id="UARTMIS" offset="0x40" width="32">
    
  <bitfield begin="31" description="   Reserved, read as zero, do not modify" end="11" id="NU11" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description="   Overrun error masked interrupt status. Returns the masked interrupt state of the UARTOEINTR interrupt." end="10" id="OEMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="   Break error masked interrupt status. Returns the masked interrupt state of the UARTBEINTR interrupt." end="9" id="BEMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="   Parity error masked interrupt status. Returns the masked interrupt state of the UARTPEINTR interrupt." end="8" id="PEMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="   Framing error masked interrupt status. Returns the masked interrupt state of the UARTFEINTR interrupt." end="7" id="FEMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="   Receive timeout masked interrupt status. Returns the masked interrupt state of the UARTRTINTR interrupt." end="6" id="RTMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="   Transmit masked interrupt status. Returns the masked interrupt state of the UARTTXINTR interrupt." end="5" id="TXMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="   Receive masked interrupt status. Returns the masked interrupt state of the UARTRXINTR interrupt." end="4" id="RXMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="   nUARTDSR modem masked interrupt status. Returns the masked interrupt state of the UARTDSRINTR interrupt." end="3" id="DSRMMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="   nUARTDCD modem masked interrupt status. Returns the masked interrupt state of the UARTDCDINTR interrupt." end="2" id="DCDMMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="   nUARTCTS modem masked interrupt status. Returns the masked interrupt state of the UARTCTSINTR interrupt." end="1" id="CTSMMIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="   nUARTRI modem masked" end="0" id="RIMMIS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTICR" description="  Interrupt Clear Register, UARTICR " id="UARTICR" offset="0x44" width="32">
    
  <bitfield begin="31" description="  Reserved, read as zero, do not modify." end="11" id="NU12" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description="  Overrun error interrupt clear. Clears the UARTOEINTR interrupt." end="10" id="OEIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="  Break error interrupt clear. Clears the UARTBEINTR interrupt." end="9" id="BEIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="  Parity error interrupt clear. Clears the UARTPEINTR interrupt." end="8" id="PEIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="  Framing error interrupt clear. Clears the UARTFEINTR interrupt." end="7" id="FEIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="  Receive timeout interrupt clear. Clears the UARTRTINTR interrupt." end="6" id="RTIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="  Transmit interrupt clear. Clears the UARTTXINTR interrupt." end="5" id="TXIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="  Receive interrupt clear. Clears the UARTRXINTR interrupt." end="4" id="RXIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="  nUARTDSR modem interrupt clear. Clears the UARTDSRINTR interrupt." end="3" id="DSRMIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="  nUARTDCD modem interrupt clear. Clears the UARTDCDINTR interrupt." end="2" id="DCDMIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="  nUARTCTS modem interrupt clear. Clears the UARTCTSINTR interrupt." end="1" id="CTSMIC" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="  nUARTRI modem interrupt clear. Clears the UARTRIINTR interrupt." end="0" id="RIMIC" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTDMACR" description="  DMA Control Register, UARTDMACR " id="UARTDMACR" offset="0x48" width="32">
    
  <bitfield begin="31" description="   Reserved, read as zero, do not modify." end="3" id="NU13" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="  DMA on error. If this bit is set to 1, the DMA receive request outputs, UARTRXDMASREQ or UARTRXDMABREQ, are disabled when the UART error interrupt is asserted." end="2" id="DMAONERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="  Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is enabled." end="1" id="TXDMAE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="  Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is enabled." end="0" id="RXDMAE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="UARTPeriphID0" description="Peripheral Identification Registers UARTPeriphID0" id="UARTPeriphID0" offset="0xFE0" width="32">
    
  <bitfield begin="31" description="Peripheral Identification Registers UARTPeriphID0" end="0" id="UARTPeriphID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="UARTPeriphID1" description="Peripheral Identification Registers UARTPeriphID1" id="UARTPeriphID1" offset="0xFE4" width="32">
    
  <bitfield begin="31" description="Peripheral Identification Registers UARTPeriphID1" end="0" id="UARTPeriphID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="UARTPeriphID2" description="Peripheral Identification Registers UARTPeriphID2" id="UARTPeriphID2" offset="0xFE8" width="32">
    
  <bitfield begin="31" description="Peripheral Identification Registers UARTPeriphID2" end="0" id="UARTPeriphID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="UARTPeriphID3" description="Peripheral Identification Registers UARTPeriphID3" id="UARTPeriphID3" offset="0xFEC" width="32">
    
  <bitfield begin="31" description="Peripheral Identification Registers UARTPeriphID3" end="0" id="UARTPeriphID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="UARTPCellID0" description="PrimeCell Identification Registers UARTPCellID0" id="UARTPCellID0" offset="0xFF0" width="32">
    
  <bitfield begin="31" description="PrimeCell Identification Registers UARTPCellID0" end="0" id="UARTPCellID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="UARTPCellID1" description="PrimeCell Identification Registers UARTPCellID1" id="UARTPCellID1" offset="0xFF4" width="32">
    
  <bitfield begin="31" description="PrimeCell Identification Registers UARTPCellID1" end="0" id="UARTPCellID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="UARTPCellID2" description="PrimeCell Identification Registers UARTPCellID2" id="UARTPCellID2" offset="0xFF8" width="32">
    
  <bitfield begin="31" description="PrimeCell Identification Registers UARTPCellID2" end="0" id="UARTPCellID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="UARTPCellID3" description="PrimeCell Identification Registers UARTPCellID3" id="UARTPCellID3" offset="0xFFC" width="32">
    
  <bitfield begin="31" description="PrimeCell Identification Registers UARTPCellID3" end="0" id="UARTPCellID3" rwaccess="R" width="32"></bitfield>
  </register>
</module>
