Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pulsegen_tb_behav xil_defaultlib.pulsegen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/ip_repo/axi_pulsegen_1_0/src/pulsegen.v" Line 1. Module pulsegen(CLK_FREQ_HZ=10000000,PERIOD_DEF=100,WIDTH_DEF=50) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/ip_repo/axi_pulsegen_1_0/src/pulsegen.v" Line 1. Module pulsegen(CLK_FREQ_HZ=10000000,PERIOD_DEF=100,WIDTH_DEF=50) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulsegen(CLK_FREQ_HZ=10000000,PE...
Compiling module xil_defaultlib.pulsegen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pulsegen_tb_behav
