
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Mar 27 15:19:39 2024
Hostname:           cobalt.clear.rice.edu
CPU Model:          Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
CPU Details:        Cores = 40 : Sockets = 2 : Cache Size = 25600 KB : Freq = 3.40 GHz
OS:                 Linux 4.18.0-513.9.1.el8_9.x86_64
RAM:                125 GB (Free   5 GB)
Swap:                19 GB (Free  18 GB)
Work Filesystem:    /storage-home/l/ltr1 mounted to clearstor.clear.rice.edu:/clear-home/ltr1
Tmp Filesystem:     /tmp mounted to /dev/mapper/vg0-tmp
Work Disk:          5038 GB (Free 1631 GB)
Tmp Disk:             5 GB (Free   5 GB)

CPU Load: 17%, Ram Free: 5 GB, Swap Free: 18 GB, Work Disk Free: 1631 GB, Tmp Disk Free: 5 GB
#/**************************************************/
#/* Compile Script for Synopsys                    */
#/*                                                */
#/* dc_shell-t -f compile_dc.tcl                   */
#/*                                                */
#/* OSU FreePDK 45nm                               */
#/* Modified for OSU ami05 - Rice U. 2018          */
#/*                                                */
#/**************************************************/
#/* User Input Data Section: List files, module, clock, frequency below. */
#/* Edit this part only of the file.                                     */
#/* Add all verilog files, separated by spaces after keyword "list"      */
set my_verilog_files [list clear.v dp.v main_FSM.v move_piece.v rng.v top_module.v]
clear.v dp.v main_FSM.v move_piece.v rng.v top_module.v
#/* Top-level Module Name update                            */
set my_toplevel top_module
top_module
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clka
clka
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 20
20
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 1
1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 1
1
#/********************************************************************/
#/* No modifications needed below. Do not edit or remove.            */
#/*                                                                  */
#/* Paths updated for Rice U. on clear version 2 cluster 2018.       */
#/********************************************************************/
#/* Start of Synopsys library cells location data.               */
set OSUcells "/clear/apps/osu/soc/synopsys/lib/ami05"
/clear/apps/osu/soc/synopsys/lib/ami05
set search_path [concat  $search_path $OSUcells]
. /clear/apps/synopsys-2023/syn/latest/libraries/syn /clear/apps/synopsys-2023/syn/latest/dw/syn_ver /clear/apps/synopsys-2023/syn/latest/dw/sim_ver /clear/apps/osu/soc/synopsys/lib/ami05
set alib_library_analysis_path $OSUcells
/clear/apps/osu/soc/synopsys/lib/ami05
set link_library [set target_library [concat  [list osu05_stdcells.db] [list dw_foundation.sldb]]]
osu05_stdcells.db dw_foundation.sldb
set target_library "osu05_stdcells.db"
osu05_stdcells.db
#/* End of Synopsys library cells location data.                  */
define_design_lib WORK -path ./WORK
1
set verilogout_show_unconnected_pins "true"
true
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./clear.v
Compiling source file ./dp.v
Compiling source file ./main_FSM.v
Compiling source file ./move_piece.v
Compiling source file ./rng.v
Compiling source file ./top_module.v
Presto compilation completed successfully.
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb'
1
elaborate $my_toplevel
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/gtech.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (top_module)
Elaborated 1 design.
Current design is now 'top_module'.
Information: Building the design 'dp'. (HDL-193)
Presto compilation completed successfully. (dp)
Information: Building the design 'main_FSM'. (HDL-193)

Statistics for case statements in always block at line 28 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 67 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine main_FSM line 58 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine main_FSM line 67 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (main_FSM)
Information: Building the design 'rng'. (HDL-193)
Warning:  ./rng.v:14: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine rng line 19 in file
		'./rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    temp_rand_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rng line 27 in file
		'./rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     random_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rng)
Information: Building the design 'clear_redraw'. (HDL-193)
Warning:  ./clear.v:94: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'./clear.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine clear_redraw line 17 in file
		'./clear.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   temp_board_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_error_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine clear_redraw line 325 in file
		'./clear.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    board_out_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      error_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clear_redraw)
Information: Building the design 'move_piece'. (HDL-193)

Statistics for case statements in always block at line 83 in file
	'./move_piece.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            98            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine move_piece line 31 in file
		'./move_piece.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rotation_temp_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  old_rotation_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  location_temp_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  old_location_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine move_piece line 83 in file
		'./move_piece.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  new_location_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  new_rotation_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| new_board_state_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     touched_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (move_piece)
1
current_design $my_toplevel
Current design is 'top_module'.
{top_module}
link

  Linking design 'top_module'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu05_stdcells (library)    /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db
  dw_foundation.sldb (library) /clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb

1
uniquify
1
set my_period [expr 1000 / $my_clk_freq_MHz]
50
set find_clock [ find port [list $my_clock_pin] ]
Warning: Can't find port 'clka' in design 'top_module'. (UID-95)
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
}
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be set on the port 'in_clka'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_clkb'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_restart'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_move[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_move[0]'. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
Warning: Nothing implicitly matched 'clka' (SEL-003)
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -ungroup_all -map_effort medium
CPU Load: 17%, Ram Free: 5 GB, Swap Free: 18 GB, Work Disk Free: 1631 GB, Tmp Disk Free: 5 GB
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 5484                                   |
| Number of User Hierarchies                              | 5                                      |
| Sequential Cell Count                                   | 129                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 2145                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 54 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'main_FSM'
  Processing 'move_piece'
  Processing 'clear_redraw'
  Processing 'rng'
Information: The register 'random_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'dp'
  Processing 'top_module'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U51/B dp_tetris/U51/Y dp_tetris/U9/A dp_tetris/U9/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U49/B dp_tetris/U49/Y dp_tetris/U10/A dp_tetris/U10/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U51'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U49'
         to break a timing loop. (OPT-314)
Information: Ungrouping hierarchy dp_tetris. (OPT-772)
Information: Ungrouping hierarchy fsm_tetris. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/myrng. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/myredraw. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/mymove. (OPT-772)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_dec_width5_DW01_dec_0'
  Processing 'DW01_inc_width5_DW01_inc_1'
  Processing 'DW01_add_width5_DW01_add_0'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  573921.0      0.00       0.0       0.0                          
    0:00:05  573921.0      0.00       0.0       0.0                          
    0:00:05  573921.0      0.00       0.0       0.0                          
    0:00:05  573921.0      0.00       0.0       0.0                          
    0:00:05  573921.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  551745.0      0.00       0.0       0.0                          
    0:00:05  547929.0      0.00       0.0       0.0                          
    0:00:05  545481.0      0.00       0.0       0.0                          
    0:00:05  544761.0      0.00       0.0       0.0                          
    0:00:05  544257.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
    0:00:05  544113.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 17%, Ram Free: 5 GB, Swap Free: 18 GB, Work Disk Free: 1631 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
compile -incremental_mapping -map_effort medium
CPU Load: 17%, Ram Free: 5 GB, Swap Free: 18 GB, Work Disk Free: 1631 GB, Tmp Disk Free: 5 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1938                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 128                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 2                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U51/B dp_tetris/U51/Y dp_tetris/U9/A dp_tetris/U9/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U49/B dp_tetris/U49/Y dp_tetris/U10/A dp_tetris/U10/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U51'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U49'
         to break a timing loop. (OPT-314)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  544113.0      0.00       0.0       0.0                          
    0:00:00  544113.0      0.00       0.0       0.0                          
    0:00:00  544113.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 17%, Ram Free: 5 GB, Swap Free: 18 GB, Work Disk Free: 1631 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U51/B dp_tetris/U51/Y dp_tetris/U9/A dp_tetris/U9/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U49/B dp_tetris/U49/Y dp_tetris/U10/A dp_tetris/U10/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U51'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U49'
         to break a timing loop. (OPT-314)
 
****************************************
Report : constraint
        -all_violators
Design : top_module
Version: U-2022.12-SP7
Date   : Wed Mar 27 15:19:47 2024
****************************************

This design has no violated constraints.

1
set filename [format "%s%s"  $my_toplevel ".vh"]
top_module.vh
write -f verilog -output $filename
Writing verilog file '/storage-home/l/ltr1/elec422/FinalProject/Synthesis/top_module.vh'.
1
set filename [format "%s%s"  $my_toplevel ".sdc"]
top_module.sdc
write_sdc $filename
1
report_cell 
 
****************************************
Report : cell
Design : top_module
Version: U-2022.12-SP7
Date   : Wed Mar 27 15:19:47 2024
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
   mo - map_only
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        OR2X2           osu05_stdcells  288.000000
U2                        AND2X2          osu05_stdcells  288.000000
U3                        OR2X2           osu05_stdcells  288.000000
U4                        XNOR2X1         osu05_stdcells  504.000000
U5                        OR2X2           osu05_stdcells  288.000000
U6                        AND2X2          osu05_stdcells  288.000000
U7                        XNOR2X1         osu05_stdcells  504.000000
U8                        INVX2           osu05_stdcells  144.000000
U9                        INVX2           osu05_stdcells  144.000000
U10                       INVX2           osu05_stdcells  144.000000
U11                       INVX2           osu05_stdcells  144.000000
U12                       INVX2           osu05_stdcells  144.000000
U13                       INVX2           osu05_stdcells  144.000000
U14                       INVX2           osu05_stdcells  144.000000
U15                       INVX2           osu05_stdcells  144.000000
U16                       INVX2           osu05_stdcells  144.000000
U17                       BUFX2           osu05_stdcells  216.000000
U18                       BUFX2           osu05_stdcells  216.000000
U19                       BUFX2           osu05_stdcells  216.000000
U20                       BUFX2           osu05_stdcells  216.000000
U21                       BUFX2           osu05_stdcells  216.000000
U22                       BUFX2           osu05_stdcells  216.000000
U23                       INVX2           osu05_stdcells  144.000000
U24                       BUFX2           osu05_stdcells  216.000000
U25                       BUFX2           osu05_stdcells  216.000000
U26                       INVX2           osu05_stdcells  144.000000
U27                       INVX2           osu05_stdcells  144.000000
U28                       INVX2           osu05_stdcells  144.000000
U29                       INVX2           osu05_stdcells  144.000000
U30                       INVX2           osu05_stdcells  144.000000
U31                       INVX2           osu05_stdcells  144.000000
U32                       INVX2           osu05_stdcells  144.000000
U33                       BUFX2           osu05_stdcells  216.000000
U34                       BUFX2           osu05_stdcells  216.000000
U35                       BUFX2           osu05_stdcells  216.000000
U36                       BUFX2           osu05_stdcells  216.000000
U37                       BUFX2           osu05_stdcells  216.000000
U38                       BUFX2           osu05_stdcells  216.000000
U39                       BUFX2           osu05_stdcells  216.000000
U40                       BUFX2           osu05_stdcells  216.000000
U41                       INVX2           osu05_stdcells  144.000000
U42                       INVX2           osu05_stdcells  144.000000
U43                       INVX2           osu05_stdcells  144.000000
U44                       INVX2           osu05_stdcells  144.000000
U45                       INVX2           osu05_stdcells  144.000000
U46                       INVX2           osu05_stdcells  144.000000
U47                       BUFX2           osu05_stdcells  216.000000
U48                       BUFX2           osu05_stdcells  216.000000
U49                       INVX2           osu05_stdcells  144.000000
U50                       INVX2           osu05_stdcells  144.000000
U51                       BUFX2           osu05_stdcells  216.000000
U52                       BUFX2           osu05_stdcells  216.000000
U53                       BUFX2           osu05_stdcells  216.000000
U54                       INVX2           osu05_stdcells  144.000000
U55                       BUFX2           osu05_stdcells  216.000000
U56                       BUFX2           osu05_stdcells  216.000000
U57                       BUFX2           osu05_stdcells  216.000000
U58                       BUFX2           osu05_stdcells  216.000000
U59                       BUFX2           osu05_stdcells  216.000000
U60                       BUFX2           osu05_stdcells  216.000000
U61                       INVX2           osu05_stdcells  144.000000
U62                       INVX2           osu05_stdcells  144.000000
U63                       INVX2           osu05_stdcells  144.000000
U64                       INVX2           osu05_stdcells  144.000000
U65                       INVX2           osu05_stdcells  144.000000
U66                       INVX2           osu05_stdcells  144.000000
U67                       INVX2           osu05_stdcells  144.000000
U68                       INVX2           osu05_stdcells  144.000000
U69                       INVX2           osu05_stdcells  144.000000
U70                       BUFX2           osu05_stdcells  216.000000
U71                       BUFX2           osu05_stdcells  216.000000
U72                       OR2X1           osu05_stdcells  288.000000
U73                       BUFX2           osu05_stdcells  216.000000
U74                       AND2X2          osu05_stdcells  288.000000
U75                       BUFX2           osu05_stdcells  216.000000
U76                       BUFX2           osu05_stdcells  216.000000
U77                       BUFX2           osu05_stdcells  216.000000
U78                       BUFX2           osu05_stdcells  216.000000
U79                       INVX2           osu05_stdcells  144.000000
U80                       INVX2           osu05_stdcells  144.000000
U81                       INVX2           osu05_stdcells  144.000000
U82                       BUFX2           osu05_stdcells  216.000000
U83                       OR2X1           osu05_stdcells  288.000000
U84                       OR2X1           osu05_stdcells  288.000000
U85                       BUFX2           osu05_stdcells  216.000000
U86                       INVX2           osu05_stdcells  144.000000
U87                       INVX2           osu05_stdcells  144.000000
U88                       INVX2           osu05_stdcells  144.000000
U89                       INVX2           osu05_stdcells  144.000000
U90                       INVX2           osu05_stdcells  144.000000
U91                       BUFX2           osu05_stdcells  216.000000
U92                       OR2X1           osu05_stdcells  288.000000
U93                       AND2X2          osu05_stdcells  288.000000
U94                       INVX2           osu05_stdcells  144.000000
U95                       OR2X1           osu05_stdcells  288.000000
U96                       OR2X1           osu05_stdcells  288.000000
U97                       INVX2           osu05_stdcells  144.000000
U98                       OR2X1           osu05_stdcells  288.000000
U99                       INVX2           osu05_stdcells  144.000000
U100                      BUFX2           osu05_stdcells  216.000000
U101                      BUFX2           osu05_stdcells  216.000000
U102                      INVX2           osu05_stdcells  144.000000
U103                      INVX2           osu05_stdcells  144.000000
U104                      INVX2           osu05_stdcells  144.000000
U105                      INVX2           osu05_stdcells  144.000000
U106                      INVX2           osu05_stdcells  144.000000
U107                      INVX2           osu05_stdcells  144.000000
U108                      INVX2           osu05_stdcells  144.000000
U109                      INVX2           osu05_stdcells  144.000000
U110                      INVX2           osu05_stdcells  144.000000
U111                      INVX2           osu05_stdcells  144.000000
U112                      INVX2           osu05_stdcells  144.000000
U113                      INVX2           osu05_stdcells  144.000000
U114                      INVX2           osu05_stdcells  144.000000
U115                      INVX2           osu05_stdcells  144.000000
U116                      INVX2           osu05_stdcells  144.000000
U117                      INVX2           osu05_stdcells  144.000000
U118                      INVX2           osu05_stdcells  144.000000
U119                      INVX2           osu05_stdcells  144.000000
U120                      INVX2           osu05_stdcells  144.000000
U121                      INVX2           osu05_stdcells  144.000000
U122                      INVX2           osu05_stdcells  144.000000
U123                      INVX2           osu05_stdcells  144.000000
U124                      INVX2           osu05_stdcells  144.000000
U125                      INVX2           osu05_stdcells  144.000000
U126                      INVX2           osu05_stdcells  144.000000
U127                      INVX2           osu05_stdcells  144.000000
U128                      INVX2           osu05_stdcells  144.000000
U129                      INVX2           osu05_stdcells  144.000000
U130                      INVX2           osu05_stdcells  144.000000
U131                      INVX2           osu05_stdcells  144.000000
U132                      INVX2           osu05_stdcells  144.000000
U133                      INVX2           osu05_stdcells  144.000000
U134                      INVX2           osu05_stdcells  144.000000
U135                      INVX2           osu05_stdcells  144.000000
U136                      INVX2           osu05_stdcells  144.000000
U137                      INVX2           osu05_stdcells  144.000000
U138                      INVX2           osu05_stdcells  144.000000
U139                      INVX2           osu05_stdcells  144.000000
U140                      INVX2           osu05_stdcells  144.000000
U141                      INVX2           osu05_stdcells  144.000000
U142                      INVX2           osu05_stdcells  144.000000
U143                      INVX2           osu05_stdcells  144.000000
U144                      INVX2           osu05_stdcells  144.000000
U145                      INVX2           osu05_stdcells  144.000000
U146                      INVX2           osu05_stdcells  144.000000
U147                      INVX2           osu05_stdcells  144.000000
U148                      INVX2           osu05_stdcells  144.000000
U149                      INVX2           osu05_stdcells  144.000000
U150                      INVX2           osu05_stdcells  144.000000
U151                      INVX2           osu05_stdcells  144.000000
U152                      INVX2           osu05_stdcells  144.000000
U153                      INVX2           osu05_stdcells  144.000000
U154                      INVX2           osu05_stdcells  144.000000
U155                      INVX2           osu05_stdcells  144.000000
U156                      INVX2           osu05_stdcells  144.000000
U157                      INVX2           osu05_stdcells  144.000000
U158                      INVX2           osu05_stdcells  144.000000
U159                      INVX2           osu05_stdcells  144.000000
U160                      INVX2           osu05_stdcells  144.000000
U161                      INVX2           osu05_stdcells  144.000000
U162                      INVX2           osu05_stdcells  144.000000
U163                      INVX2           osu05_stdcells  144.000000
U164                      INVX2           osu05_stdcells  144.000000
U165                      INVX2           osu05_stdcells  144.000000
U166                      INVX2           osu05_stdcells  144.000000
U167                      INVX2           osu05_stdcells  144.000000
U168                      INVX2           osu05_stdcells  144.000000
U169                      INVX2           osu05_stdcells  144.000000
U170                      INVX2           osu05_stdcells  144.000000
U171                      INVX2           osu05_stdcells  144.000000
U172                      INVX2           osu05_stdcells  144.000000
U173                      INVX2           osu05_stdcells  144.000000
U174                      INVX2           osu05_stdcells  144.000000
U175                      INVX2           osu05_stdcells  144.000000
U176                      INVX2           osu05_stdcells  144.000000
U177                      INVX2           osu05_stdcells  144.000000
U178                      INVX2           osu05_stdcells  144.000000
U179                      INVX2           osu05_stdcells  144.000000
U180                      INVX2           osu05_stdcells  144.000000
U181                      INVX2           osu05_stdcells  144.000000
U182                      INVX2           osu05_stdcells  144.000000
U183                      INVX2           osu05_stdcells  144.000000
U184                      INVX2           osu05_stdcells  144.000000
U185                      INVX2           osu05_stdcells  144.000000
U186                      INVX2           osu05_stdcells  144.000000
U187                      INVX2           osu05_stdcells  144.000000
U188                      INVX2           osu05_stdcells  144.000000
U189                      INVX2           osu05_stdcells  144.000000
U190                      INVX2           osu05_stdcells  144.000000
U191                      INVX2           osu05_stdcells  144.000000
U192                      INVX2           osu05_stdcells  144.000000
U193                      INVX2           osu05_stdcells  144.000000
U194                      INVX2           osu05_stdcells  144.000000
U195                      INVX2           osu05_stdcells  144.000000
U196                      INVX2           osu05_stdcells  144.000000
U197                      INVX2           osu05_stdcells  144.000000
U198                      INVX2           osu05_stdcells  144.000000
U199                      INVX2           osu05_stdcells  144.000000
U200                      INVX2           osu05_stdcells  144.000000
U201                      INVX2           osu05_stdcells  144.000000
U202                      INVX2           osu05_stdcells  144.000000
U203                      INVX2           osu05_stdcells  144.000000
U204                      INVX2           osu05_stdcells  144.000000
U205                      INVX2           osu05_stdcells  144.000000
U206                      INVX2           osu05_stdcells  144.000000
U207                      INVX2           osu05_stdcells  144.000000
U208                      INVX2           osu05_stdcells  144.000000
U209                      INVX2           osu05_stdcells  144.000000
U210                      INVX2           osu05_stdcells  144.000000
U211                      INVX2           osu05_stdcells  144.000000
U212                      INVX2           osu05_stdcells  144.000000
U213                      INVX2           osu05_stdcells  144.000000
U214                      INVX2           osu05_stdcells  144.000000
U215                      INVX2           osu05_stdcells  144.000000
U216                      INVX2           osu05_stdcells  144.000000
U217                      INVX2           osu05_stdcells  144.000000
U218                      INVX2           osu05_stdcells  144.000000
U219                      INVX2           osu05_stdcells  144.000000
U220                      INVX2           osu05_stdcells  144.000000
U221                      INVX2           osu05_stdcells  144.000000
U222                      INVX2           osu05_stdcells  144.000000
U223                      INVX2           osu05_stdcells  144.000000
U224                      INVX2           osu05_stdcells  144.000000
U225                      INVX2           osu05_stdcells  144.000000
U226                      INVX2           osu05_stdcells  144.000000
U227                      INVX2           osu05_stdcells  144.000000
U228                      INVX2           osu05_stdcells  144.000000
U229                      INVX2           osu05_stdcells  144.000000
U230                      INVX2           osu05_stdcells  144.000000
U231                      INVX2           osu05_stdcells  144.000000
U232                      INVX2           osu05_stdcells  144.000000
U233                      INVX2           osu05_stdcells  144.000000
U234                      INVX2           osu05_stdcells  144.000000
U235                      INVX2           osu05_stdcells  144.000000
U236                      INVX2           osu05_stdcells  144.000000
U237                      INVX2           osu05_stdcells  144.000000
U238                      INVX2           osu05_stdcells  144.000000
U239                      INVX2           osu05_stdcells  144.000000
U240                      INVX2           osu05_stdcells  144.000000
U241                      INVX2           osu05_stdcells  144.000000
U242                      INVX2           osu05_stdcells  144.000000
U243                      INVX2           osu05_stdcells  144.000000
U244                      INVX2           osu05_stdcells  144.000000
U245                      INVX2           osu05_stdcells  144.000000
U246                      INVX2           osu05_stdcells  144.000000
U247                      INVX2           osu05_stdcells  144.000000
U248                      INVX2           osu05_stdcells  144.000000
U249                      INVX2           osu05_stdcells  144.000000
U250                      INVX2           osu05_stdcells  144.000000
U251                      INVX2           osu05_stdcells  144.000000
U252                      INVX2           osu05_stdcells  144.000000
U253                      INVX2           osu05_stdcells  144.000000
U254                      INVX2           osu05_stdcells  144.000000
U255                      INVX2           osu05_stdcells  144.000000
U256                      INVX2           osu05_stdcells  144.000000
U257                      INVX2           osu05_stdcells  144.000000
U258                      INVX2           osu05_stdcells  144.000000
U259                      INVX2           osu05_stdcells  144.000000
U260                      INVX2           osu05_stdcells  144.000000
U261                      INVX2           osu05_stdcells  144.000000
U262                      INVX2           osu05_stdcells  144.000000
U263                      INVX2           osu05_stdcells  144.000000
U264                      INVX2           osu05_stdcells  144.000000
U265                      INVX2           osu05_stdcells  144.000000
U266                      INVX2           osu05_stdcells  144.000000
U267                      INVX2           osu05_stdcells  144.000000
U268                      INVX2           osu05_stdcells  144.000000
U269                      INVX2           osu05_stdcells  144.000000
U270                      INVX2           osu05_stdcells  144.000000
U271                      INVX2           osu05_stdcells  144.000000
U272                      INVX2           osu05_stdcells  144.000000
U273                      INVX2           osu05_stdcells  144.000000
U274                      INVX2           osu05_stdcells  144.000000
U275                      INVX2           osu05_stdcells  144.000000
U276                      INVX2           osu05_stdcells  144.000000
U277                      INVX2           osu05_stdcells  144.000000
U278                      INVX2           osu05_stdcells  144.000000
U279                      INVX2           osu05_stdcells  144.000000
U280                      INVX2           osu05_stdcells  144.000000
U281                      INVX2           osu05_stdcells  144.000000
U282                      INVX2           osu05_stdcells  144.000000
U283                      INVX2           osu05_stdcells  144.000000
U284                      INVX2           osu05_stdcells  144.000000
U285                      INVX2           osu05_stdcells  144.000000
U286                      INVX2           osu05_stdcells  144.000000
U287                      INVX2           osu05_stdcells  144.000000
U288                      INVX2           osu05_stdcells  144.000000
U289                      INVX2           osu05_stdcells  144.000000
U290                      INVX2           osu05_stdcells  144.000000
U291                      INVX2           osu05_stdcells  144.000000
U292                      INVX2           osu05_stdcells  144.000000
U293                      INVX2           osu05_stdcells  144.000000
U294                      INVX2           osu05_stdcells  144.000000
U295                      INVX2           osu05_stdcells  144.000000
U296                      INVX2           osu05_stdcells  144.000000
U297                      INVX2           osu05_stdcells  144.000000
U298                      INVX2           osu05_stdcells  144.000000
U299                      INVX2           osu05_stdcells  144.000000
U300                      INVX2           osu05_stdcells  144.000000
U301                      INVX2           osu05_stdcells  144.000000
U302                      INVX2           osu05_stdcells  144.000000
U303                      INVX2           osu05_stdcells  144.000000
U304                      INVX2           osu05_stdcells  144.000000
U305                      INVX2           osu05_stdcells  144.000000
U306                      INVX2           osu05_stdcells  144.000000
U307                      INVX2           osu05_stdcells  144.000000
U308                      INVX2           osu05_stdcells  144.000000
U309                      INVX2           osu05_stdcells  144.000000
U310                      INVX2           osu05_stdcells  144.000000
U311                      INVX2           osu05_stdcells  144.000000
U312                      INVX2           osu05_stdcells  144.000000
U313                      INVX2           osu05_stdcells  144.000000
U314                      INVX2           osu05_stdcells  144.000000
U315                      INVX2           osu05_stdcells  144.000000
U316                      INVX2           osu05_stdcells  144.000000
U317                      INVX2           osu05_stdcells  144.000000
U318                      INVX2           osu05_stdcells  144.000000
U319                      INVX2           osu05_stdcells  144.000000
U320                      INVX2           osu05_stdcells  144.000000
U321                      INVX2           osu05_stdcells  144.000000
U322                      INVX2           osu05_stdcells  144.000000
U323                      INVX2           osu05_stdcells  144.000000
U324                      INVX2           osu05_stdcells  144.000000
U325                      INVX2           osu05_stdcells  144.000000
U326                      INVX2           osu05_stdcells  144.000000
U327                      INVX2           osu05_stdcells  144.000000
U328                      INVX2           osu05_stdcells  144.000000
U329                      INVX2           osu05_stdcells  144.000000
U330                      INVX2           osu05_stdcells  144.000000
U331                      INVX2           osu05_stdcells  144.000000
U332                      INVX2           osu05_stdcells  144.000000
U333                      INVX2           osu05_stdcells  144.000000
U334                      INVX2           osu05_stdcells  144.000000
U335                      INVX2           osu05_stdcells  144.000000
U336                      INVX2           osu05_stdcells  144.000000
U337                      INVX2           osu05_stdcells  144.000000
U338                      INVX2           osu05_stdcells  144.000000
U339                      INVX2           osu05_stdcells  144.000000
U340                      INVX2           osu05_stdcells  144.000000
U341                      INVX2           osu05_stdcells  144.000000
U342                      INVX2           osu05_stdcells  144.000000
U343                      INVX2           osu05_stdcells  144.000000
U344                      INVX2           osu05_stdcells  144.000000
U345                      INVX2           osu05_stdcells  144.000000
U346                      INVX2           osu05_stdcells  144.000000
U347                      INVX2           osu05_stdcells  144.000000
U348                      INVX2           osu05_stdcells  144.000000
U349                      INVX2           osu05_stdcells  144.000000
U350                      INVX2           osu05_stdcells  144.000000
U351                      INVX2           osu05_stdcells  144.000000
U352                      INVX2           osu05_stdcells  144.000000
U353                      INVX2           osu05_stdcells  144.000000
U354                      INVX2           osu05_stdcells  144.000000
U355                      INVX2           osu05_stdcells  144.000000
U356                      INVX2           osu05_stdcells  144.000000
U357                      INVX2           osu05_stdcells  144.000000
U358                      INVX2           osu05_stdcells  144.000000
U359                      INVX2           osu05_stdcells  144.000000
U360                      INVX2           osu05_stdcells  144.000000
U361                      INVX2           osu05_stdcells  144.000000
U362                      INVX2           osu05_stdcells  144.000000
U363                      INVX2           osu05_stdcells  144.000000
U364                      INVX2           osu05_stdcells  144.000000
U365                      INVX2           osu05_stdcells  144.000000
U366                      INVX2           osu05_stdcells  144.000000
U367                      INVX2           osu05_stdcells  144.000000
U368                      INVX2           osu05_stdcells  144.000000
U369                      INVX2           osu05_stdcells  144.000000
U370                      INVX2           osu05_stdcells  144.000000
U371                      INVX2           osu05_stdcells  144.000000
U372                      INVX2           osu05_stdcells  144.000000
U373                      INVX2           osu05_stdcells  144.000000
U374                      INVX2           osu05_stdcells  144.000000
U375                      INVX2           osu05_stdcells  144.000000
U376                      INVX2           osu05_stdcells  144.000000
U377                      INVX2           osu05_stdcells  144.000000
U378                      INVX2           osu05_stdcells  144.000000
U379                      INVX2           osu05_stdcells  144.000000
U380                      INVX2           osu05_stdcells  144.000000
U381                      INVX2           osu05_stdcells  144.000000
U382                      INVX2           osu05_stdcells  144.000000
U383                      INVX2           osu05_stdcells  144.000000
U384                      INVX2           osu05_stdcells  144.000000
U385                      INVX2           osu05_stdcells  144.000000
U386                      INVX2           osu05_stdcells  144.000000
U387                      INVX2           osu05_stdcells  144.000000
U388                      INVX2           osu05_stdcells  144.000000
U389                      INVX2           osu05_stdcells  144.000000
U390                      INVX2           osu05_stdcells  144.000000
U391                      INVX2           osu05_stdcells  144.000000
U392                      INVX2           osu05_stdcells  144.000000
U393                      INVX2           osu05_stdcells  144.000000
U394                      XOR2X1          osu05_stdcells  504.000000
U395                      NOR2X1          osu05_stdcells  216.000000
U396                      AOI21X1         osu05_stdcells  288.000000
U397                      NAND2X1         osu05_stdcells  216.000000
U398                      OAI21X1         osu05_stdcells  207.000000
U399                      XNOR2X1         osu05_stdcells  504.000000
U400                      NOR2X1          osu05_stdcells  216.000000
U401                      XOR2X1          osu05_stdcells  504.000000
U402                      NOR2X1          osu05_stdcells  216.000000
U403                      NOR2X1          osu05_stdcells  216.000000
dp_tetris/U3              AND2X2          osu05_stdcells  288.000000
dp_tetris/U4              AND2X2          osu05_stdcells  288.000000
dp_tetris/U5              AND2X2          osu05_stdcells  288.000000
dp_tetris/U6              AND2X2          osu05_stdcells  288.000000
dp_tetris/U7              AND2X2          osu05_stdcells  288.000000
dp_tetris/U8              AND2X2          osu05_stdcells  288.000000
dp_tetris/U9              INVX2           osu05_stdcells  144.000000
                                                                    d, so
dp_tetris/U10             INVX2           osu05_stdcells  144.000000
                                                                    d, so
dp_tetris/U49             OAI21X1         osu05_stdcells  207.000000
                                                                    so
dp_tetris/U50             NAND3X1         osu05_stdcells  324.000000
dp_tetris/U51             OAI21X1         osu05_stdcells  207.000000
                                                                    so
dp_tetris/U54             NOR2X1          osu05_stdcells  216.000000
dp_tetris/U55             OR2X1           osu05_stdcells  288.000000
dp_tetris/U56             NOR2X1          osu05_stdcells  216.000000
                                                                    d
dp_tetris/U57             NOR2X1          osu05_stdcells  216.000000
                                                                    d
dp_tetris/U58             NAND2X1         osu05_stdcells  216.000000
dp_tetris/U59             NOR2X1          osu05_stdcells  216.000000
dp_tetris/U60             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U61             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U62             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U63             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U64             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U65             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U66             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U67             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U68             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U69             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U70             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U71             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U72             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U73             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U74             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U75             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U76             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U77             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U78             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U79             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U80             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U81             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U82             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U83             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U84             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U85             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U86             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U87             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U88             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U89             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U90             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U91             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U92             NAND3X1         osu05_stdcells  324.000000
dp_tetris/U93             NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U3       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U4       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U5       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U6       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U7       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U8       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U10      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U11      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U12      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U13      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U14      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U15      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U16      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U17      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U18      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U19      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U20      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U21      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U22      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U23      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U24      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U25      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U26      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U27      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U28      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U29      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U30      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U31      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U32      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U33      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U34      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U35      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U36      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U37      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U38      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U39      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U40      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U46      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U47      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U49      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U290     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U291     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U293     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U309     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U310     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U311     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U312     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U313     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U314     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U315     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U316     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U317     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U318     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U319     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U320     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U321     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U322     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U323     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U324     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U325     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U326     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U327     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U328     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U329     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U330     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U331     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U332     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U333     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U334     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U335     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U336     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U337     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U338     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U339     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U340     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U341     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U342     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U343     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U344     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U345     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U346     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U347     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U348     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U349     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U350     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U351     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U352     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U353     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U354     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U355     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U356     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U357     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U358     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U359     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U360     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U361     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U362     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U363     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U364     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U365     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U366     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U367     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U368     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U369     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U370     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U371     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U372     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U373     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U374     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U375     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U376     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U377     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U378     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U379     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U380     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U381     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U382     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U383     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U384     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U385     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U386     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U387     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U388     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U389     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U390     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U391     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U392     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U393     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U394     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U395     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U396     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U397     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U398     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U399     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U400     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U401     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U402     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U403     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U404     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U405     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U406     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U407     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U408     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U409     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U410     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U411     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U412     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U413     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U414     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U415     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U416     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U417     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U418     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U419     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U420     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U421     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U422     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U423     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U424     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U425     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U426     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U427     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U428     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U429     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U430     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U431     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U432     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U433     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U434     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U435     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U436     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U437     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U438     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U439     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U440     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U441     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U442     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U443     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U444     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U445     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U446     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U447     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U448     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U449     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U450     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U451     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U452     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U453     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U454     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U455     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U456     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U457     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U458     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U459     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U460     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U461     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U462     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U463     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U464     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U465     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U466     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U467     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U468     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U469     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U470     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U471     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U472     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U473     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U474     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U475     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U476     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U477     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U478     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U479     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U480     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U481     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U482     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U483     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U484     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U485     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U486     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U487     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U488     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U489     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U490     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U491     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U492     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U493     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U494     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U495     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U496     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U497     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U498     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U499     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U500     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U501     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U502     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U503     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U504     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U505     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U506     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U507     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U508     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U509     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U510     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U511     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U512     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U513     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U514     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U515     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U516     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U517     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U518     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U519     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U520     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U521     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U522     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U523     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U524     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U525     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U526     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U527     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U528     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U529     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U530     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U531     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U532     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U533     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U534     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U535     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U536     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U537     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U538     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U539     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U540     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U541     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U542     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U543     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U544     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U545     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U546     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U547     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U548     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U549     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U550     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U551     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U552     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U553     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U554     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U555     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U556     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U557     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U558     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U559     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U560     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U561     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U562     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U563     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U564     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U565     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U566     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U567     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U568     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U569     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U570     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U571     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U572     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U573     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U574     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U575     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U576     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U577     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U578     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U579     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U580     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U581     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U582     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U583     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U584     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U585     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U586     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U587     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U588     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U589     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U590     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U591     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U592     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U593     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U594     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U595     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U596     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U597     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U598     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U599     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U600     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U601     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U602     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U603     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U604     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U605     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U606     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U607     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U608     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U609     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U610     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U611     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U612     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U613     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U614     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U615     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U616     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U617     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U618     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U619     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U620     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U621     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U622     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U623     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U624     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U625     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U626     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U627     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U628     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U629     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U630     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U631     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U632     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U633     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U634     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U635     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U636     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U637     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U638     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U639     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U640     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U641     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U642     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U643     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U644     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U645     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U646     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U647     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U648     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U649     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U650     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U651     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U652     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U653     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U654     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U655     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U656     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U657     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U658     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U659     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U660     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U661     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U662     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U663     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U664     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U665     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U666     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U667     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U668     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U669     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U670     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U671     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U672     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U673     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U674     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U675     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U676     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U677     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U678     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U679     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U680     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U681     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U682     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U683     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U684     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U685     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U686     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U687     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U688     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U689     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U690     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U691     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U692     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U693     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U694     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U695     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U696     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U697     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U698     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U699     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U700     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U701     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U702     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U703     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U704     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U705     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U706     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U707     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U708     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U709     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U710     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U711     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U712     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U713     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U714     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U715     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U716     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U717     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U718     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U719     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U720     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U721     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U722     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U723     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U724     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U725     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U726     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U727     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U728     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U729     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U730     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U731     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U732     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U733     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U734     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U735     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U736     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U737     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U738     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U739     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U740     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U741     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U742     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U743     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U744     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U745     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U746     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U747     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U748     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U749     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U750     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U751     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U752     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U753     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U754     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U755     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U756     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U757     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U758     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U759     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U760     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U761     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U762     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U763     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U764     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U765     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U766     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U767     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U768     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U769     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U770     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U771     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U772     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U773     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U774     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U775     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U776     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U777     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U778     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U779     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U780     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U781     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U782     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U783     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U784     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U785     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U786     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U787     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U788     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U789     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U790     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U791     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U792     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U793     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U794     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U795     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U796     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U797     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U798     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U799     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U800     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U801     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U802     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U803     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U804     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U805     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U806     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U807     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U808     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U809     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U810     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U811     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U812     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U813     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U814     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U815     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U816     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U817     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U818     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U819     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U820     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U821     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U822     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U823     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U824     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U825     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U826     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U827     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U828     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U829     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U830     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U831     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U832     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U833     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U834     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U835     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U836     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U837     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U838     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U839     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U840     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U841     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U842     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U843     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U844     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U845     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U846     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U847     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U848     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U849     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U850     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U851     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U852     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U853     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U854     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U855     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U856     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U857     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U858     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U859     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U860     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U861     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U862     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U863     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U864     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U865     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U866     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U867     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U868     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U869     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U870     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U871     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U872     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U873     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U874     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U875     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U876     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U877     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U878     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U879     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U880     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U881     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U882     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U883     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U884     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U885     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U886     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U887     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U888     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U889     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U890     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U891     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U892     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U893     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U894     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U895     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U896     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U897     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U898     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U899     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U900     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U901     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U902     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U903     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U904     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U905     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U906     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U907     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U908     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U909     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U910     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U911     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U912     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U913     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U914     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U915     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U916     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U917     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U918     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U919     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U920     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U921     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U922     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U923     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U924     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U925     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U926     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U927     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U928     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U929     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U930     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U931     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U932     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U933     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U934     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U935     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U936     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U937     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U938     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U939     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U940     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U941     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U942     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U943     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U944     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U945     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U946     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U947     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U948     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U949     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U950     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U951     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U952     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U953     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U954     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U955     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U956     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U957     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U958     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U959     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U960     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U961     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U962     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U963     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U964     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U965     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U966     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U967     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U968     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U969     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U970     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U971     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U972     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U973     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U974     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U975     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U976     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U977     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U978     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U979     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U980     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U982     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U983     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U984     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U985     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U986     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U987     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U988     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U989     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U990     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U991     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U992     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U993     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U994     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U995     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U996     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U997     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U998     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U999     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1000    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1001    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1002    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1003    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1004    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1005    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1006    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1007    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1008    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1009    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1010    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1011    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1012    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1013    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1014    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1015    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1016    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1017    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1018    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1019    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1020    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1021    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1022    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1023    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1024    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1025    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1026    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1027    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1028    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1029    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1030    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1031    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1032    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1033    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1034    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1035    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1036    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1037    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1038    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1039    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1040    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1041    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1042    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1043    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1044    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1045    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1046    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1047    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1048    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1049    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1050    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1051    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1052    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1053    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1054    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1055    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1056    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1057    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1058    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1059    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1060    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1061    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1062    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1063    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1064    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1065    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1066    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1067    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1068    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1069    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1070    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1071    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1072    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1073    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1074    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1075    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1076    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1077    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1078    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1079    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1080    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1081    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1082    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1083    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1084    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1085    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1086    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1087    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1088    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1089    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1090    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1091    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1092    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1093    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1094    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1095    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1096    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1097    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1098    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1099    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1100    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1101    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1102    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1103    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1104    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1105    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1106    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1107    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1108    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1109    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1110    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1111    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1112    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1113    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1114    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1115    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1116    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1117    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1118    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1119    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1120    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1121    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1122    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1123    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1124    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1125    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1126    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1127    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1128    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1129    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1130    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1131    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1132    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1133    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1134    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1135    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1136    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1137    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1138    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1139    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1140    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1141    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1142    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1143    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1144    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1145    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1146    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1147    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1148    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1149    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1150    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1151    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1152    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1153    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1154    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1155    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1156    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1157    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1158    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1159    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1160    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1161    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1162    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1163    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1164    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1165    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1166    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1167    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1168    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1169    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1170    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1171    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1172    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1173    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1174    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1175    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1176    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1177    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1178    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1179    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1180    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1181    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1182    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1183    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1184    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1185    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1186    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1187    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1188    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1189    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1190    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1191    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1192    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1193    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1194    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1195    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1196    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1197    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1198    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1199    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1200    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1202    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1203    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1204    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1205    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1206    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1207    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1208    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1209    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1210    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1211    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1212    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1213    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1214    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1215    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1216    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1217    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1218    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1219    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1220    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1221    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1222    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1223    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1224    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1225    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1226    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1227    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1228    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1229    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1230    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1231    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1232    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1233    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1234    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1235    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1236    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1237    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1238    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1239    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1240    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1241    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1242    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1243    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1244    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1245    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1246    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1248    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1249    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1250    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1251    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1252    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1253    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1254    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1255    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1256    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1257    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1258    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1259    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1260    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1261    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1262    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1263    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1264    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1265    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1266    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1267    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1268    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1269    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1270    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1271    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1272    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1273    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1274    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1275    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1276    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1277    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1278    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1279    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1280    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1281    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1282    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1283    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1284    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1285    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1286    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1287    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1288    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1289    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1290    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1291    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1292    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1293    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1294    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1295    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1296    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1297    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1298    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1299    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1300    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1301    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1302    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1303    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1304    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1305    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1307    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1308    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1309    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1310    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1311    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1312    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1313    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1314    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1315    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1316    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1317    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1318    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1319    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1321    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1322    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1324    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1325    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1326    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1327    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1328    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1330    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1332    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1333    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1334    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1336    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1337    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1338    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1339    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1340    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1341    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1342    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1343    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1344    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1345    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1346    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1347    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1348    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1349    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1350    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1351    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1352    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1353    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1354    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1355    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1356    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1357    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1358    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1359    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1360    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1361    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1362    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1364    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1365    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1366    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1367    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1368    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1369    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1370    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1371    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1372    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1373    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1374    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1375    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1376    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1377    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1378    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1379    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1380    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1381    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1382    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1383    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1384    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1385    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1386    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1387    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1388    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1389    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1390    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1392    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1393    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1394    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1395    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1396    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1397    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1398    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1399    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1400    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1401    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1402    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1403    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1404    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/location_temp_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_rotation_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_rotation_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_rotation_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_rotation_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/r1235/U1_1_1
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/r1235/U1_1_2
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/r1235/U1_1_3
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/rotation_temp_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/rotation_temp_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/touched_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/U3     OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U4     NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U5     OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U6     NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U7     OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U8     AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U9     OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U10    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U11    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U12    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U14    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U15    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U16    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U17    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U18    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U19    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U20    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U21    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U22    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U23    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U24    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U25    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U27    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U28    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U30    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U31    AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U32    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U34    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U35    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U37    NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U38    NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U39    NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U41    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U42    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U43    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U44    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U45    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U46    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U47    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U48    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U49    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U50    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U51    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U52    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U53    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U54    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U55    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U56    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U57    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U59    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U60    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U62    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U63    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U64    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U65    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U67    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U68    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U69    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U70    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U72    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U73    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U74    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U75    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U76    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U77    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U78    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U79    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U80    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U82    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U83    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U85    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U86    NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U87    NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U88    NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U89    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U91    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U92    OR2X1           osu05_stdcells  288.000000
dp_tetris/myredraw/U93    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U94    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U95    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U96    AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U97    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U98    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U99    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U100   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U101   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U102   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U103   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U104   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U106   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U107   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U108   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U109   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U110   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U111   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U114   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U115   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U116   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U117   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U118   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U119   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U120   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U121   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U122   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U123   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U124   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U125   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U126   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U128   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U129   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U130   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U131   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U133   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U137   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U138   OR2X1           osu05_stdcells  288.000000
dp_tetris/myredraw/U139   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U140   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U141   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U142   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U143   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U144   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U145   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U146   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U147   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U148   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U149   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U150   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U152   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U153   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U154   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U155   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U156   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U157   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U160   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U161   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U162   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U163   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U165   AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U166   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U167   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U168   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U170   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U171   AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U172   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U173   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U175   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U176   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U177   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U178   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U180   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U181   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U185   AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U186   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U187   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U188   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U190   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U191   AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U193   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U194   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U196   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U198   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U199   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U202   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U203   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U204   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U207   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U208   AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U209   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U210   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U211   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U214   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U215   AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U216   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U217   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U220   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U221   AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U222   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U224   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U226   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U228   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U230   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U232   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U234   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U236   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U238   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U240   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U242   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U244   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U246   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U248   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U250   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U252   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U254   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U256   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U258   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U260   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U262   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U264   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U266   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U268   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U270   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U272   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U274   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U276   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U278   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U280   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U282   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U284   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U286   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U288   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U291   OR2X1           osu05_stdcells  288.000000
dp_tetris/myredraw/U292   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/board_out_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/error_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_error_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/U6        NOR2X1          osu05_stdcells  216.000000
dp_tetris/myrng/random_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/temp_rand_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/U9             OR2X1           osu05_stdcells  288.000000
fsm_tetris/U10            OAI21X1         osu05_stdcells  207.000000
fsm_tetris/U11            OAI21X1         osu05_stdcells  207.000000
fsm_tetris/U12            OAI21X1         osu05_stdcells  207.000000
fsm_tetris/U13            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/U14            NAND2X1         osu05_stdcells  216.000000
fsm_tetris/U15            NAND2X1         osu05_stdcells  216.000000
fsm_tetris/U16            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/U17            AOI22X1         osu05_stdcells  360.000000
fsm_tetris/U18            OAI22X1         osu05_stdcells  360.000000
fsm_tetris/U19            NAND3X1         osu05_stdcells  324.000000
fsm_tetris/U20            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/next_state_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/next_state_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/next_state_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[0]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[1]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[2]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
--------------------------------------------------------------------------------
Total 1938 cells                                          544113.000000
1
report_area 
 
****************************************
Report : area
Design : top_module
Version: U-2022.12-SP7
Date   : Wed Mar 27 15:19:47 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                           37
Number of nets:                          1947
Number of cells:                         1939
Number of combinational cells:           1810
Number of sequential cells:               128
Number of macros/black boxes:               0
Number of buf/inv:                        386
Number of references:                      16

Combinational area:             433521.000000
Buf/Inv area:                    58392.000000
Noncombinational area:          110592.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                544113.000000
Total area:                 undefined
1
report_timing -path full -delay max -max_paths 3 -nworst 1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : top_module
Version: U-2022.12-SP7
Date   : Wed Mar 27 15:19:47 2024
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: fsm_tetris/state_reg[2]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[13]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[2]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[2]/Q (DFFNEGX1)                    0.59       0.59 r
  U274/Y (INVX2)                                          0.16       0.74 f
  dp_tetris/U92/Y (NAND3X1)                               0.83       1.58 r
  U90/Y (INVX2)                                           0.25       1.82 f
  U37/Y (BUFX2)                                           0.34       2.17 f
  U13/Y (INVX2)                                           0.67       2.84 r
  dp_tetris/U87/Y (AOI22X1)                               0.49       3.32 f
  U139/Y (INVX2)                                          0.16       3.48 r
  board_out[13] (out)                                     0.00       3.48 r
  data arrival time                                                  3.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fsm_tetris/state_reg[2]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[12]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[2]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[2]/Q (DFFNEGX1)                    0.59       0.59 r
  U274/Y (INVX2)                                          0.16       0.74 f
  dp_tetris/U92/Y (NAND3X1)                               0.83       1.58 r
  U90/Y (INVX2)                                           0.25       1.82 f
  U37/Y (BUFX2)                                           0.34       2.17 f
  U13/Y (INVX2)                                           0.67       2.84 r
  dp_tetris/U88/Y (AOI22X1)                               0.49       3.32 f
  U133/Y (INVX2)                                          0.16       3.48 r
  board_out[12] (out)                                     0.00       3.48 r
  data arrival time                                                  3.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fsm_tetris/state_reg[2]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[15]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[2]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[2]/Q (DFFNEGX1)                    0.59       0.59 r
  U274/Y (INVX2)                                          0.16       0.74 f
  dp_tetris/U92/Y (NAND3X1)                               0.83       1.58 r
  U90/Y (INVX2)                                           0.25       1.82 f
  U37/Y (BUFX2)                                           0.34       2.17 f
  U13/Y (INVX2)                                           0.67       2.84 r
  dp_tetris/U85/Y (AOI22X1)                               0.44       3.28 f
  U146/Y (INVX2)                                          0.19       3.47 r
  board_out[15] (out)                                     0.00       3.47 r
  data arrival time                                                  3.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
report_power
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : top_module
Version: U-2022.12-SP7
Date   : Wed Mar 27 15:19:48 2024
****************************************


Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 817.6495 uW   (71%)
  Net Switching Power  = 329.1658 uW   (29%)
                         ---------
Total Dynamic Power    =   1.1468 mW  (100%)

Cell Leakage Power     = 151.5130 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.6988        6.7898e-03           31.6372            0.7056  (  61.52%)
combinational      0.1188            0.3224          119.8757            0.4413  (  38.48%)
--------------------------------------------------------------------------------------------------
Total              0.8176 mW         0.3292 mW       151.5130 nW         1.1470 mW
1
redirect timing.rep { report_timing }
redirect cell.rep { report_cell }
redirect power.rep { report_power }
quit

Memory usage for this session 157 Mbytes.
Memory usage for this session including child processes 157 Mbytes.
CPU usage for this session 10 seconds ( 0.00 hours ).
Elapsed time for this session 12 seconds ( 0.00 hours ).

Thank you...
