<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: CPU I/O</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash aab83f2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__MEMORY__MAP__CPU__IO__REGISTERS.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CPU I/O<div class="ingroups"><a class="el" href="group__MEMORY__MAP.html">Memory map</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for CPU I/O:</div>
<div class="dyncontent">
<div class="center"><img src="group__MEMORY__MAP__CPU__IO__REGISTERS.png" border="0" usemap="#group____MEMORY____MAP____CPU____IO____REGISTERS" alt=""/></div>
<map name="group____MEMORY____MAP____CPU____IO____REGISTERS" id="group____MEMORY____MAP____CPU____IO____REGISTERS">
<area shape="rect" href="group__MEMORY__MAP.html" title=" " alt="" coords="5,5,115,31"/>
<area shape="rect" title=" " alt="" coords="163,5,233,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga85bdbea6131b7d7c897657994aadfd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga85bdbea6131b7d7c897657994aadfd01">SMR</a>&#160;&#160;&#160;0x0E00UL</td></tr>
<tr class="memdesc:ga85bdbea6131b7d7c897657994aadfd01"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga85bdbea6131b7d7c897657994aadfd01">More...</a><br /></td></tr>
<tr class="separator:ga85bdbea6131b7d7c897657994aadfd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c7f21c933165cdc17132746ad462e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga08c7f21c933165cdc17132746ad462e7">BRR</a>&#160;&#160;&#160;0x0E01UL</td></tr>
<tr class="memdesc:ga08c7f21c933165cdc17132746ad462e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga08c7f21c933165cdc17132746ad462e7">More...</a><br /></td></tr>
<tr class="separator:ga08c7f21c933165cdc17132746ad462e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga1d51b965f892c1c63477e98cf45d2ee1">SCR</a>&#160;&#160;&#160;0x0E02UL</td></tr>
<tr class="memdesc:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga1d51b965f892c1c63477e98cf45d2ee1">More...</a><br /></td></tr>
<tr class="separator:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6483a40fc96b047f1609aa8c713c9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf6483a40fc96b047f1609aa8c713c9b0">TDR</a>&#160;&#160;&#160;0x0E03UL</td></tr>
<tr class="memdesc:gaf6483a40fc96b047f1609aa8c713c9b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf6483a40fc96b047f1609aa8c713c9b0">More...</a><br /></td></tr>
<tr class="separator:gaf6483a40fc96b047f1609aa8c713c9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d66212b65f0141553f31fbb4110ee12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga7d66212b65f0141553f31fbb4110ee12">SSR</a>&#160;&#160;&#160;0x0E04UL</td></tr>
<tr class="memdesc:ga7d66212b65f0141553f31fbb4110ee12"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga7d66212b65f0141553f31fbb4110ee12">More...</a><br /></td></tr>
<tr class="separator:ga7d66212b65f0141553f31fbb4110ee12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f79b3b25b3e08145784197afb355f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga89f79b3b25b3e08145784197afb355f6">RDR</a>&#160;&#160;&#160;0x0E05UL</td></tr>
<tr class="memdesc:ga89f79b3b25b3e08145784197afb355f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga89f79b3b25b3e08145784197afb355f6">More...</a><br /></td></tr>
<tr class="separator:ga89f79b3b25b3e08145784197afb355f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6632079b50a4532430b77cb7a80e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga3e6632079b50a4532430b77cb7a80e4c">TIER</a>&#160;&#160;&#160;0x0E10UL</td></tr>
<tr class="memdesc:ga3e6632079b50a4532430b77cb7a80e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga3e6632079b50a4532430b77cb7a80e4c">More...</a><br /></td></tr>
<tr class="separator:ga3e6632079b50a4532430b77cb7a80e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd4faf455ed1393f052e4b9d219d5370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gadd4faf455ed1393f052e4b9d219d5370">FTCSR</a>&#160;&#160;&#160;0x0E11UL</td></tr>
<tr class="memdesc:gadd4faf455ed1393f052e4b9d219d5370"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gadd4faf455ed1393f052e4b9d219d5370">More...</a><br /></td></tr>
<tr class="separator:gadd4faf455ed1393f052e4b9d219d5370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff45ab38ec7a304331c3c354891a137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga4ff45ab38ec7a304331c3c354891a137">FRCH</a>&#160;&#160;&#160;0x0E12UL</td></tr>
<tr class="memdesc:ga4ff45ab38ec7a304331c3c354891a137"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga4ff45ab38ec7a304331c3c354891a137">More...</a><br /></td></tr>
<tr class="separator:ga4ff45ab38ec7a304331c3c354891a137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f3087bd9ec2edff5d722909f9b28ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga77f3087bd9ec2edff5d722909f9b28ec">FRCL</a>&#160;&#160;&#160;0x0E13UL</td></tr>
<tr class="memdesc:ga77f3087bd9ec2edff5d722909f9b28ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga77f3087bd9ec2edff5d722909f9b28ec">More...</a><br /></td></tr>
<tr class="separator:ga77f3087bd9ec2edff5d722909f9b28ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbe43e40287e741b740c6883f810c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8fbe43e40287e741b740c6883f810c84">OCRAH</a>&#160;&#160;&#160;0x0E14UL</td></tr>
<tr class="memdesc:ga8fbe43e40287e741b740c6883f810c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8fbe43e40287e741b740c6883f810c84">More...</a><br /></td></tr>
<tr class="separator:ga8fbe43e40287e741b740c6883f810c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7df0dc2083538ed19c26fa161a43e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga0a7df0dc2083538ed19c26fa161a43e4">OCRAL</a>&#160;&#160;&#160;0x0E15UL</td></tr>
<tr class="memdesc:ga0a7df0dc2083538ed19c26fa161a43e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga0a7df0dc2083538ed19c26fa161a43e4">More...</a><br /></td></tr>
<tr class="separator:ga0a7df0dc2083538ed19c26fa161a43e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155fe791801af629918d56c79f4e4b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga155fe791801af629918d56c79f4e4b65">OCRBH</a>&#160;&#160;&#160;0x0E14UL</td></tr>
<tr class="memdesc:ga155fe791801af629918d56c79f4e4b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga155fe791801af629918d56c79f4e4b65">More...</a><br /></td></tr>
<tr class="separator:ga155fe791801af629918d56c79f4e4b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65faedf261e471723827bf4f200e1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae65faedf261e471723827bf4f200e1db">OCRBL</a>&#160;&#160;&#160;0x0E15UL</td></tr>
<tr class="memdesc:gae65faedf261e471723827bf4f200e1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae65faedf261e471723827bf4f200e1db">More...</a><br /></td></tr>
<tr class="separator:gae65faedf261e471723827bf4f200e1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380869a8309123a03ff77170b67e112d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga380869a8309123a03ff77170b67e112d">TCR</a>&#160;&#160;&#160;0x0E16UL</td></tr>
<tr class="memdesc:ga380869a8309123a03ff77170b67e112d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga380869a8309123a03ff77170b67e112d">More...</a><br /></td></tr>
<tr class="separator:ga380869a8309123a03ff77170b67e112d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0edca9baed1e85305e1e28be8eafe7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae0edca9baed1e85305e1e28be8eafe7a">TOCR</a>&#160;&#160;&#160;0x0E17UL</td></tr>
<tr class="memdesc:gae0edca9baed1e85305e1e28be8eafe7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae0edca9baed1e85305e1e28be8eafe7a">More...</a><br /></td></tr>
<tr class="separator:gae0edca9baed1e85305e1e28be8eafe7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa171e892f1349395f059cbc244e252ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaa171e892f1349395f059cbc244e252ff">FICRH</a>&#160;&#160;&#160;0x0E18UL</td></tr>
<tr class="memdesc:gaa171e892f1349395f059cbc244e252ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaa171e892f1349395f059cbc244e252ff">More...</a><br /></td></tr>
<tr class="separator:gaa171e892f1349395f059cbc244e252ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ed891f47333a017c47de4ed79ee8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf7ed891f47333a017c47de4ed79ee8d4">FICRL</a>&#160;&#160;&#160;0x0E19UL</td></tr>
<tr class="memdesc:gaf7ed891f47333a017c47de4ed79ee8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf7ed891f47333a017c47de4ed79ee8d4">More...</a><br /></td></tr>
<tr class="separator:gaf7ed891f47333a017c47de4ed79ee8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351802c7039f342aa6f9736a2cbdda85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">IPRB</a>&#160;&#160;&#160;0x0E60UL</td></tr>
<tr class="memdesc:ga351802c7039f342aa6f9736a2cbdda85"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">More...</a><br /></td></tr>
<tr class="separator:ga351802c7039f342aa6f9736a2cbdda85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e7832c28e072152f454ccc36c4ef2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga48e7832c28e072152f454ccc36c4ef2e">VCRA</a>&#160;&#160;&#160;0x0E62UL</td></tr>
<tr class="memdesc:ga48e7832c28e072152f454ccc36c4ef2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga48e7832c28e072152f454ccc36c4ef2e">More...</a><br /></td></tr>
<tr class="separator:ga48e7832c28e072152f454ccc36c4ef2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f83f2e99346066741a6f116176be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf5f83f2e99346066741a6f116176be84">VCRB</a>&#160;&#160;&#160;0x0E64UL</td></tr>
<tr class="memdesc:gaf5f83f2e99346066741a6f116176be84"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf5f83f2e99346066741a6f116176be84">More...</a><br /></td></tr>
<tr class="separator:gaf5f83f2e99346066741a6f116176be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f3861aa756fdae6d8ccf642da73735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga30f3861aa756fdae6d8ccf642da73735">VCRC</a>&#160;&#160;&#160;0x0E66UL</td></tr>
<tr class="memdesc:ga30f3861aa756fdae6d8ccf642da73735"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga30f3861aa756fdae6d8ccf642da73735">More...</a><br /></td></tr>
<tr class="separator:ga30f3861aa756fdae6d8ccf642da73735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634e2ce06adcce0c1f86c24bf3894ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga634e2ce06adcce0c1f86c24bf3894ae7">VCRD</a>&#160;&#160;&#160;0x0E68UL</td></tr>
<tr class="memdesc:ga634e2ce06adcce0c1f86c24bf3894ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga634e2ce06adcce0c1f86c24bf3894ae7">More...</a><br /></td></tr>
<tr class="separator:ga634e2ce06adcce0c1f86c24bf3894ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4219b9ea2662b09f69a6269f599c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga5d4219b9ea2662b09f69a6269f599c04">DRCR0</a>&#160;&#160;&#160;0x0E71UL</td></tr>
<tr class="memdesc:ga5d4219b9ea2662b09f69a6269f599c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga5d4219b9ea2662b09f69a6269f599c04">More...</a><br /></td></tr>
<tr class="separator:ga5d4219b9ea2662b09f69a6269f599c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8513a8373b8f9f5dc8ad97eec10979d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaa8513a8373b8f9f5dc8ad97eec10979d">DRCR1</a>&#160;&#160;&#160;0x0E72UL</td></tr>
<tr class="memdesc:gaa8513a8373b8f9f5dc8ad97eec10979d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaa8513a8373b8f9f5dc8ad97eec10979d">More...</a><br /></td></tr>
<tr class="separator:gaa8513a8373b8f9f5dc8ad97eec10979d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed0a436ae1aae03c36e33ad5a391dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga2ed0a436ae1aae03c36e33ad5a391dca">WTCSRW</a>&#160;&#160;&#160;0x0E80UL</td></tr>
<tr class="memdesc:ga2ed0a436ae1aae03c36e33ad5a391dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga2ed0a436ae1aae03c36e33ad5a391dca">More...</a><br /></td></tr>
<tr class="separator:ga2ed0a436ae1aae03c36e33ad5a391dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad194c0df312041906f50551f1b8b47fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad194c0df312041906f50551f1b8b47fd">WTCSRR</a>&#160;&#160;&#160;0x0E80UL</td></tr>
<tr class="memdesc:gad194c0df312041906f50551f1b8b47fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad194c0df312041906f50551f1b8b47fd">More...</a><br /></td></tr>
<tr class="separator:gad194c0df312041906f50551f1b8b47fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0613723c5d4a3cad1b342e1d1f026dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga0613723c5d4a3cad1b342e1d1f026dcf">WTCNTW</a>&#160;&#160;&#160;0x0E80UL</td></tr>
<tr class="memdesc:ga0613723c5d4a3cad1b342e1d1f026dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga0613723c5d4a3cad1b342e1d1f026dcf">More...</a><br /></td></tr>
<tr class="separator:ga0613723c5d4a3cad1b342e1d1f026dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3982b323af047850098961641f6b6454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga3982b323af047850098961641f6b6454">WTCNTR</a>&#160;&#160;&#160;0x0E81UL</td></tr>
<tr class="memdesc:ga3982b323af047850098961641f6b6454"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga3982b323af047850098961641f6b6454">More...</a><br /></td></tr>
<tr class="separator:ga3982b323af047850098961641f6b6454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53171005a614694007fedf30f1c0d768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga53171005a614694007fedf30f1c0d768">RSTCSRW</a>&#160;&#160;&#160;0x0E82UL</td></tr>
<tr class="memdesc:ga53171005a614694007fedf30f1c0d768"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga53171005a614694007fedf30f1c0d768">More...</a><br /></td></tr>
<tr class="separator:ga53171005a614694007fedf30f1c0d768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1278c586070f4c697915e69f1d89017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gab1278c586070f4c697915e69f1d89017">RSTCSRR</a>&#160;&#160;&#160;0x0E83UL</td></tr>
<tr class="memdesc:gab1278c586070f4c697915e69f1d89017"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gab1278c586070f4c697915e69f1d89017">More...</a><br /></td></tr>
<tr class="separator:gab1278c586070f4c697915e69f1d89017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf966ea3b3c937d162a532a8f273cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gafcf966ea3b3c937d162a532a8f273cae">FMR</a>&#160;&#160;&#160;0x0E90UL</td></tr>
<tr class="memdesc:gafcf966ea3b3c937d162a532a8f273cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gafcf966ea3b3c937d162a532a8f273cae">More...</a><br /></td></tr>
<tr class="separator:gafcf966ea3b3c937d162a532a8f273cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6928717041f60bbb630dc12b2d1c8eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga6928717041f60bbb630dc12b2d1c8eca">SBYCR</a>&#160;&#160;&#160;0x0E91UL</td></tr>
<tr class="memdesc:ga6928717041f60bbb630dc12b2d1c8eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga6928717041f60bbb630dc12b2d1c8eca">More...</a><br /></td></tr>
<tr class="separator:ga6928717041f60bbb630dc12b2d1c8eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bf7893b2451e38ffd105d563b0a18d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad4bf7893b2451e38ffd105d563b0a18d">CCR</a>&#160;&#160;&#160;0x0E92UL</td></tr>
<tr class="memdesc:gad4bf7893b2451e38ffd105d563b0a18d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad4bf7893b2451e38ffd105d563b0a18d">More...</a><br /></td></tr>
<tr class="separator:gad4bf7893b2451e38ffd105d563b0a18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff7444e9ac1fe9195afb20119888461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a>&#160;&#160;&#160;0x0EE0UL</td></tr>
<tr class="memdesc:gaaff7444e9ac1fe9195afb20119888461"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaaff7444e9ac1fe9195afb20119888461">More...</a><br /></td></tr>
<tr class="separator:gaaff7444e9ac1fe9195afb20119888461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a77f5a4ee16445b1e9f1ebfe8bdd1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>&#160;&#160;&#160;0x0EE2UL</td></tr>
<tr class="memdesc:ga9a77f5a4ee16445b1e9f1ebfe8bdd1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">More...</a><br /></td></tr>
<tr class="separator:ga9a77f5a4ee16445b1e9f1ebfe8bdd1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87faf8919cda0df32869ede133050672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga87faf8919cda0df32869ede133050672">VCRWDT</a>&#160;&#160;&#160;0x0EE4UL</td></tr>
<tr class="memdesc:ga87faf8919cda0df32869ede133050672"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga87faf8919cda0df32869ede133050672">More...</a><br /></td></tr>
<tr class="separator:ga87faf8919cda0df32869ede133050672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b218beb1f14cbe19cfec080c8209eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad8b218beb1f14cbe19cfec080c8209eb">DVSR</a>&#160;&#160;&#160;0x0F00UL</td></tr>
<tr class="memdesc:gad8b218beb1f14cbe19cfec080c8209eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad8b218beb1f14cbe19cfec080c8209eb">More...</a><br /></td></tr>
<tr class="separator:gad8b218beb1f14cbe19cfec080c8209eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9832c4683c481e714f3ccde055d04ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9832c4683c481e714f3ccde055d04ee8">DVDNT</a>&#160;&#160;&#160;0x0F04UL</td></tr>
<tr class="memdesc:ga9832c4683c481e714f3ccde055d04ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9832c4683c481e714f3ccde055d04ee8">More...</a><br /></td></tr>
<tr class="separator:ga9832c4683c481e714f3ccde055d04ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2562352dc86c34db293e01e0d3484052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga2562352dc86c34db293e01e0d3484052">DVCR</a>&#160;&#160;&#160;0x0F08UL</td></tr>
<tr class="memdesc:ga2562352dc86c34db293e01e0d3484052"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga2562352dc86c34db293e01e0d3484052">More...</a><br /></td></tr>
<tr class="separator:ga2562352dc86c34db293e01e0d3484052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d05069b45351f185941fd81ae6880db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga5d05069b45351f185941fd81ae6880db">VCRDIV</a>&#160;&#160;&#160;0x0F0CUL</td></tr>
<tr class="memdesc:ga5d05069b45351f185941fd81ae6880db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga5d05069b45351f185941fd81ae6880db">More...</a><br /></td></tr>
<tr class="separator:ga5d05069b45351f185941fd81ae6880db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0cea24345b0e25b5c3af5896d25a621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad0cea24345b0e25b5c3af5896d25a621">DVDNTH</a>&#160;&#160;&#160;0x0F10UL</td></tr>
<tr class="memdesc:gad0cea24345b0e25b5c3af5896d25a621"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad0cea24345b0e25b5c3af5896d25a621">More...</a><br /></td></tr>
<tr class="separator:gad0cea24345b0e25b5c3af5896d25a621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8871bde108bd3e70c54622a0bcd2c759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8871bde108bd3e70c54622a0bcd2c759">DVDNTL</a>&#160;&#160;&#160;0x0F14UL</td></tr>
<tr class="memdesc:ga8871bde108bd3e70c54622a0bcd2c759"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8871bde108bd3e70c54622a0bcd2c759">More...</a><br /></td></tr>
<tr class="separator:ga8871bde108bd3e70c54622a0bcd2c759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bec16c7950dc7bcd58faa5d14d08192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga6bec16c7950dc7bcd58faa5d14d08192">BARAH</a>&#160;&#160;&#160;0x0F40UL</td></tr>
<tr class="memdesc:ga6bec16c7950dc7bcd58faa5d14d08192"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga6bec16c7950dc7bcd58faa5d14d08192">More...</a><br /></td></tr>
<tr class="separator:ga6bec16c7950dc7bcd58faa5d14d08192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b0033f6cb7a6e2dc51ea9ff8bb5c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf4b0033f6cb7a6e2dc51ea9ff8bb5c03">BARAL</a>&#160;&#160;&#160;0x0F42UL</td></tr>
<tr class="memdesc:gaf4b0033f6cb7a6e2dc51ea9ff8bb5c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf4b0033f6cb7a6e2dc51ea9ff8bb5c03">More...</a><br /></td></tr>
<tr class="separator:gaf4b0033f6cb7a6e2dc51ea9ff8bb5c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c21ddb3e4308bd362345712f4de103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga36c21ddb3e4308bd362345712f4de103">BAMRAH</a>&#160;&#160;&#160;0x0F44UL</td></tr>
<tr class="memdesc:ga36c21ddb3e4308bd362345712f4de103"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga36c21ddb3e4308bd362345712f4de103">More...</a><br /></td></tr>
<tr class="separator:ga36c21ddb3e4308bd362345712f4de103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09ade181b84e9602f974ecc4a189acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf09ade181b84e9602f974ecc4a189acc">BAMRAL</a>&#160;&#160;&#160;0x0F46UL</td></tr>
<tr class="memdesc:gaf09ade181b84e9602f974ecc4a189acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf09ade181b84e9602f974ecc4a189acc">More...</a><br /></td></tr>
<tr class="separator:gaf09ade181b84e9602f974ecc4a189acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6606d462d63e82ff9ca72a457c86b343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga6606d462d63e82ff9ca72a457c86b343">BBRA</a>&#160;&#160;&#160;0x0F48UL</td></tr>
<tr class="memdesc:ga6606d462d63e82ff9ca72a457c86b343"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga6606d462d63e82ff9ca72a457c86b343">More...</a><br /></td></tr>
<tr class="separator:ga6606d462d63e82ff9ca72a457c86b343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e76515858edb51465ea058d889ad08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga6e76515858edb51465ea058d889ad08f">BARBH</a>&#160;&#160;&#160;0x0F60UL</td></tr>
<tr class="memdesc:ga6e76515858edb51465ea058d889ad08f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga6e76515858edb51465ea058d889ad08f">More...</a><br /></td></tr>
<tr class="separator:ga6e76515858edb51465ea058d889ad08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e8995a37e9efe6345561d800a0756e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga48e8995a37e9efe6345561d800a0756e">BARBL</a>&#160;&#160;&#160;0x0F62UL</td></tr>
<tr class="memdesc:ga48e8995a37e9efe6345561d800a0756e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga48e8995a37e9efe6345561d800a0756e">More...</a><br /></td></tr>
<tr class="separator:ga48e8995a37e9efe6345561d800a0756e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c8ec2cdfc23b096a39b314c357230c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaa6c8ec2cdfc23b096a39b314c357230c">BAMRBH</a>&#160;&#160;&#160;0x0F64UL</td></tr>
<tr class="memdesc:gaa6c8ec2cdfc23b096a39b314c357230c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaa6c8ec2cdfc23b096a39b314c357230c">More...</a><br /></td></tr>
<tr class="separator:gaa6c8ec2cdfc23b096a39b314c357230c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2f3ded4e6007bdd59977dc9d0c8603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga4f2f3ded4e6007bdd59977dc9d0c8603">BAMRBL</a>&#160;&#160;&#160;0x0F66UL</td></tr>
<tr class="memdesc:ga4f2f3ded4e6007bdd59977dc9d0c8603"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga4f2f3ded4e6007bdd59977dc9d0c8603">More...</a><br /></td></tr>
<tr class="separator:ga4f2f3ded4e6007bdd59977dc9d0c8603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4889ecc752c1473c77f9426de776887e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga4889ecc752c1473c77f9426de776887e">BBRB</a>&#160;&#160;&#160;0x0F68UL</td></tr>
<tr class="memdesc:ga4889ecc752c1473c77f9426de776887e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga4889ecc752c1473c77f9426de776887e">More...</a><br /></td></tr>
<tr class="separator:ga4889ecc752c1473c77f9426de776887e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d0cadff1d98aebc72624fa2d1e1dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga29d0cadff1d98aebc72624fa2d1e1dbf">BDRBH</a>&#160;&#160;&#160;0x0F70UL</td></tr>
<tr class="memdesc:ga29d0cadff1d98aebc72624fa2d1e1dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga29d0cadff1d98aebc72624fa2d1e1dbf">More...</a><br /></td></tr>
<tr class="separator:ga29d0cadff1d98aebc72624fa2d1e1dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f36bfd8216b21237aa7d0ce58a450a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8f36bfd8216b21237aa7d0ce58a450a8">BDRBL</a>&#160;&#160;&#160;0x0F72UL</td></tr>
<tr class="memdesc:ga8f36bfd8216b21237aa7d0ce58a450a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8f36bfd8216b21237aa7d0ce58a450a8">More...</a><br /></td></tr>
<tr class="separator:ga8f36bfd8216b21237aa7d0ce58a450a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bf8ac7391634cfbbd704db244e4e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga21bf8ac7391634cfbbd704db244e4e67">BDMRBH</a>&#160;&#160;&#160;0x0F74UL</td></tr>
<tr class="memdesc:ga21bf8ac7391634cfbbd704db244e4e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga21bf8ac7391634cfbbd704db244e4e67">More...</a><br /></td></tr>
<tr class="separator:ga21bf8ac7391634cfbbd704db244e4e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da3cde92376e0b3af1fa427ea2889ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga1da3cde92376e0b3af1fa427ea2889ec">BDMRBL</a>&#160;&#160;&#160;0x0F76UL</td></tr>
<tr class="memdesc:ga1da3cde92376e0b3af1fa427ea2889ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga1da3cde92376e0b3af1fa427ea2889ec">More...</a><br /></td></tr>
<tr class="separator:ga1da3cde92376e0b3af1fa427ea2889ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga682ce753b5367e30c72cabe48f3f7cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga682ce753b5367e30c72cabe48f3f7cc9">BRCR</a>&#160;&#160;&#160;0x0F78UL</td></tr>
<tr class="memdesc:ga682ce753b5367e30c72cabe48f3f7cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga682ce753b5367e30c72cabe48f3f7cc9">More...</a><br /></td></tr>
<tr class="separator:ga682ce753b5367e30c72cabe48f3f7cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2fbf6a9854f98c47fcaaf67503f2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaba2fbf6a9854f98c47fcaaf67503f2f6">SAR0</a>&#160;&#160;&#160;0x0F80UL</td></tr>
<tr class="memdesc:gaba2fbf6a9854f98c47fcaaf67503f2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaba2fbf6a9854f98c47fcaaf67503f2f6">More...</a><br /></td></tr>
<tr class="separator:gaba2fbf6a9854f98c47fcaaf67503f2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae806fee767ca29b2ddd6c5ddebee6971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae806fee767ca29b2ddd6c5ddebee6971">DAR0</a>&#160;&#160;&#160;0x0F84UL</td></tr>
<tr class="memdesc:gae806fee767ca29b2ddd6c5ddebee6971"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae806fee767ca29b2ddd6c5ddebee6971">More...</a><br /></td></tr>
<tr class="separator:gae806fee767ca29b2ddd6c5ddebee6971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694a5587bfbecb1bb8d738c7f31d4a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga694a5587bfbecb1bb8d738c7f31d4a39">TCR0</a>&#160;&#160;&#160;0x0F88UL</td></tr>
<tr class="memdesc:ga694a5587bfbecb1bb8d738c7f31d4a39"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga694a5587bfbecb1bb8d738c7f31d4a39">More...</a><br /></td></tr>
<tr class="separator:ga694a5587bfbecb1bb8d738c7f31d4a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95470f959f16b9832564742c7ab52319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga95470f959f16b9832564742c7ab52319">CHCR0</a>&#160;&#160;&#160;0x0F8CUL</td></tr>
<tr class="memdesc:ga95470f959f16b9832564742c7ab52319"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga95470f959f16b9832564742c7ab52319">More...</a><br /></td></tr>
<tr class="separator:ga95470f959f16b9832564742c7ab52319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cca2913e618653fb4142d9d2c5a66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga64cca2913e618653fb4142d9d2c5a66a">SAR1</a>&#160;&#160;&#160;0x0F90UL</td></tr>
<tr class="memdesc:ga64cca2913e618653fb4142d9d2c5a66a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga64cca2913e618653fb4142d9d2c5a66a">More...</a><br /></td></tr>
<tr class="separator:ga64cca2913e618653fb4142d9d2c5a66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199f482d54c689fab3ca623710ea97ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga199f482d54c689fab3ca623710ea97ab">DAR1</a>&#160;&#160;&#160;0x0F94UL</td></tr>
<tr class="memdesc:ga199f482d54c689fab3ca623710ea97ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga199f482d54c689fab3ca623710ea97ab">More...</a><br /></td></tr>
<tr class="separator:ga199f482d54c689fab3ca623710ea97ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ed687f6c89414bf4688318d0afa63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga22ed687f6c89414bf4688318d0afa63d">TCR1</a>&#160;&#160;&#160;0x0F98UL</td></tr>
<tr class="memdesc:ga22ed687f6c89414bf4688318d0afa63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga22ed687f6c89414bf4688318d0afa63d">More...</a><br /></td></tr>
<tr class="separator:ga22ed687f6c89414bf4688318d0afa63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ee2dcf8165300a653eae5e0050cf34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga28ee2dcf8165300a653eae5e0050cf34">CHCR1</a>&#160;&#160;&#160;0x0F9CUL</td></tr>
<tr class="memdesc:ga28ee2dcf8165300a653eae5e0050cf34"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga28ee2dcf8165300a653eae5e0050cf34">More...</a><br /></td></tr>
<tr class="separator:ga28ee2dcf8165300a653eae5e0050cf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed30d8745156e8876407767a4e074cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaed30d8745156e8876407767a4e074cde">VCRDMA0</a>&#160;&#160;&#160;0x0FA0UL</td></tr>
<tr class="memdesc:gaed30d8745156e8876407767a4e074cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaed30d8745156e8876407767a4e074cde">More...</a><br /></td></tr>
<tr class="separator:gaed30d8745156e8876407767a4e074cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ec1dfc9fc8a6d71abfa1471229763b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga22ec1dfc9fc8a6d71abfa1471229763b">VCRDMA1</a>&#160;&#160;&#160;0x0FA8UL</td></tr>
<tr class="memdesc:ga22ec1dfc9fc8a6d71abfa1471229763b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga22ec1dfc9fc8a6d71abfa1471229763b">More...</a><br /></td></tr>
<tr class="separator:ga22ec1dfc9fc8a6d71abfa1471229763b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e8ddda39a2a73227218e1229fb86d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf5e8ddda39a2a73227218e1229fb86d3">DMAOR</a>&#160;&#160;&#160;0x0FB0UL</td></tr>
<tr class="memdesc:gaf5e8ddda39a2a73227218e1229fb86d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gaf5e8ddda39a2a73227218e1229fb86d3">More...</a><br /></td></tr>
<tr class="separator:gaf5e8ddda39a2a73227218e1229fb86d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f1624d30335095f81e31507e5839de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga43f1624d30335095f81e31507e5839de">BCR1</a>&#160;&#160;&#160;0x0FE0UL</td></tr>
<tr class="memdesc:ga43f1624d30335095f81e31507e5839de"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga43f1624d30335095f81e31507e5839de">More...</a><br /></td></tr>
<tr class="separator:ga43f1624d30335095f81e31507e5839de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b50ca638c51e26396e617136f7661bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga2b50ca638c51e26396e617136f7661bc">BCR2</a>&#160;&#160;&#160;0x0FE4UL</td></tr>
<tr class="memdesc:ga2b50ca638c51e26396e617136f7661bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga2b50ca638c51e26396e617136f7661bc">More...</a><br /></td></tr>
<tr class="separator:ga2b50ca638c51e26396e617136f7661bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c419a6587e798913b092ceb5fae43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae6c419a6587e798913b092ceb5fae43f">WCR</a>&#160;&#160;&#160;0x0FE8UL</td></tr>
<tr class="memdesc:gae6c419a6587e798913b092ceb5fae43f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae6c419a6587e798913b092ceb5fae43f">More...</a><br /></td></tr>
<tr class="separator:gae6c419a6587e798913b092ceb5fae43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65364db1603cde6f6533cb61bcfcf553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga65364db1603cde6f6533cb61bcfcf553">MCR</a>&#160;&#160;&#160;0x0FECUL</td></tr>
<tr class="memdesc:ga65364db1603cde6f6533cb61bcfcf553"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga65364db1603cde6f6533cb61bcfcf553">More...</a><br /></td></tr>
<tr class="separator:ga65364db1603cde6f6533cb61bcfcf553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78532ba2005e27b04b693106a3a6511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae78532ba2005e27b04b693106a3a6511">RTCSR</a>&#160;&#160;&#160;0x0FF0UL</td></tr>
<tr class="memdesc:gae78532ba2005e27b04b693106a3a6511"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gae78532ba2005e27b04b693106a3a6511">More...</a><br /></td></tr>
<tr class="separator:gae78532ba2005e27b04b693106a3a6511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9c893740f9d37572320154502cbeee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gadf9c893740f9d37572320154502cbeee">RTCNT</a>&#160;&#160;&#160;0x0FF4UL</td></tr>
<tr class="memdesc:gadf9c893740f9d37572320154502cbeee"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gadf9c893740f9d37572320154502cbeee">More...</a><br /></td></tr>
<tr class="separator:gadf9c893740f9d37572320154502cbeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac402e5391c532e470b7b399fd7364254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gac402e5391c532e470b7b399fd7364254">RTCOR</a>&#160;&#160;&#160;0x0FF8UL</td></tr>
<tr class="memdesc:gac402e5391c532e470b7b399fd7364254"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register.  <a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gac402e5391c532e470b7b399fd7364254">More...</a><br /></td></tr>
<tr class="separator:gac402e5391c532e470b7b399fd7364254"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga36c21ddb3e4308bd362345712f4de103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c21ddb3e4308bd362345712f4de103">&#9670;&nbsp;</a></span>BAMRAH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAMRAH&#160;&#160;&#160;0x0F44UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaf09ade181b84e9602f974ecc4a189acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf09ade181b84e9602f974ecc4a189acc">&#9670;&nbsp;</a></span>BAMRAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAMRAL&#160;&#160;&#160;0x0F46UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa6c8ec2cdfc23b096a39b314c357230c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6c8ec2cdfc23b096a39b314c357230c">&#9670;&nbsp;</a></span>BAMRBH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAMRBH&#160;&#160;&#160;0x0F64UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4f2f3ded4e6007bdd59977dc9d0c8603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f2f3ded4e6007bdd59977dc9d0c8603">&#9670;&nbsp;</a></span>BAMRBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAMRBL&#160;&#160;&#160;0x0F66UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6bec16c7950dc7bcd58faa5d14d08192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bec16c7950dc7bcd58faa5d14d08192">&#9670;&nbsp;</a></span>BARAH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BARAH&#160;&#160;&#160;0x0F40UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaf4b0033f6cb7a6e2dc51ea9ff8bb5c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b0033f6cb7a6e2dc51ea9ff8bb5c03">&#9670;&nbsp;</a></span>BARAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BARAL&#160;&#160;&#160;0x0F42UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6e76515858edb51465ea058d889ad08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e76515858edb51465ea058d889ad08f">&#9670;&nbsp;</a></span>BARBH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BARBH&#160;&#160;&#160;0x0F60UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga48e8995a37e9efe6345561d800a0756e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48e8995a37e9efe6345561d800a0756e">&#9670;&nbsp;</a></span>BARBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BARBL&#160;&#160;&#160;0x0F62UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6606d462d63e82ff9ca72a457c86b343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6606d462d63e82ff9ca72a457c86b343">&#9670;&nbsp;</a></span>BBRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BBRA&#160;&#160;&#160;0x0F48UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4889ecc752c1473c77f9426de776887e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4889ecc752c1473c77f9426de776887e">&#9670;&nbsp;</a></span>BBRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BBRB&#160;&#160;&#160;0x0F68UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga43f1624d30335095f81e31507e5839de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f1624d30335095f81e31507e5839de">&#9670;&nbsp;</a></span>BCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR1&#160;&#160;&#160;0x0FE0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga2b50ca638c51e26396e617136f7661bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b50ca638c51e26396e617136f7661bc">&#9670;&nbsp;</a></span>BCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR2&#160;&#160;&#160;0x0FE4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga21bf8ac7391634cfbbd704db244e4e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21bf8ac7391634cfbbd704db244e4e67">&#9670;&nbsp;</a></span>BDMRBH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDMRBH&#160;&#160;&#160;0x0F74UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga1da3cde92376e0b3af1fa427ea2889ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da3cde92376e0b3af1fa427ea2889ec">&#9670;&nbsp;</a></span>BDMRBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDMRBL&#160;&#160;&#160;0x0F76UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga29d0cadff1d98aebc72624fa2d1e1dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29d0cadff1d98aebc72624fa2d1e1dbf">&#9670;&nbsp;</a></span>BDRBH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDRBH&#160;&#160;&#160;0x0F70UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8f36bfd8216b21237aa7d0ce58a450a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f36bfd8216b21237aa7d0ce58a450a8">&#9670;&nbsp;</a></span>BDRBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BDRBL&#160;&#160;&#160;0x0F72UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga682ce753b5367e30c72cabe48f3f7cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga682ce753b5367e30c72cabe48f3f7cc9">&#9670;&nbsp;</a></span>BRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BRCR&#160;&#160;&#160;0x0F78UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga08c7f21c933165cdc17132746ad462e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c7f21c933165cdc17132746ad462e7">&#9670;&nbsp;</a></span>BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BRR&#160;&#160;&#160;0x0E01UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad4bf7893b2451e38ffd105d563b0a18d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4bf7893b2451e38ffd105d563b0a18d">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCR&#160;&#160;&#160;0x0E92UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga95470f959f16b9832564742c7ab52319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95470f959f16b9832564742c7ab52319">&#9670;&nbsp;</a></span>CHCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHCR0&#160;&#160;&#160;0x0F8CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga28ee2dcf8165300a653eae5e0050cf34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28ee2dcf8165300a653eae5e0050cf34">&#9670;&nbsp;</a></span>CHCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHCR1&#160;&#160;&#160;0x0F9CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae806fee767ca29b2ddd6c5ddebee6971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae806fee767ca29b2ddd6c5ddebee6971">&#9670;&nbsp;</a></span>DAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAR0&#160;&#160;&#160;0x0F84UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga199f482d54c689fab3ca623710ea97ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga199f482d54c689fab3ca623710ea97ab">&#9670;&nbsp;</a></span>DAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAR1&#160;&#160;&#160;0x0F94UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaf5e8ddda39a2a73227218e1229fb86d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5e8ddda39a2a73227218e1229fb86d3">&#9670;&nbsp;</a></span>DMAOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAOR&#160;&#160;&#160;0x0FB0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga5d4219b9ea2662b09f69a6269f599c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d4219b9ea2662b09f69a6269f599c04">&#9670;&nbsp;</a></span>DRCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRCR0&#160;&#160;&#160;0x0E71UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa8513a8373b8f9f5dc8ad97eec10979d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8513a8373b8f9f5dc8ad97eec10979d">&#9670;&nbsp;</a></span>DRCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRCR1&#160;&#160;&#160;0x0E72UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga2562352dc86c34db293e01e0d3484052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2562352dc86c34db293e01e0d3484052">&#9670;&nbsp;</a></span>DVCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVCR&#160;&#160;&#160;0x0F08UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9832c4683c481e714f3ccde055d04ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9832c4683c481e714f3ccde055d04ee8">&#9670;&nbsp;</a></span>DVDNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVDNT&#160;&#160;&#160;0x0F04UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad0cea24345b0e25b5c3af5896d25a621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0cea24345b0e25b5c3af5896d25a621">&#9670;&nbsp;</a></span>DVDNTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVDNTH&#160;&#160;&#160;0x0F10UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8871bde108bd3e70c54622a0bcd2c759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8871bde108bd3e70c54622a0bcd2c759">&#9670;&nbsp;</a></span>DVDNTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVDNTL&#160;&#160;&#160;0x0F14UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad8b218beb1f14cbe19cfec080c8209eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8b218beb1f14cbe19cfec080c8209eb">&#9670;&nbsp;</a></span>DVSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVSR&#160;&#160;&#160;0x0F00UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa171e892f1349395f059cbc244e252ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa171e892f1349395f059cbc244e252ff">&#9670;&nbsp;</a></span>FICRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FICRH&#160;&#160;&#160;0x0E18UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaf7ed891f47333a017c47de4ed79ee8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7ed891f47333a017c47de4ed79ee8d4">&#9670;&nbsp;</a></span>FICRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FICRL&#160;&#160;&#160;0x0E19UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafcf966ea3b3c937d162a532a8f273cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcf966ea3b3c937d162a532a8f273cae">&#9670;&nbsp;</a></span>FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMR&#160;&#160;&#160;0x0E90UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4ff45ab38ec7a304331c3c354891a137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ff45ab38ec7a304331c3c354891a137">&#9670;&nbsp;</a></span>FRCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRCH&#160;&#160;&#160;0x0E12UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga77f3087bd9ec2edff5d722909f9b28ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77f3087bd9ec2edff5d722909f9b28ec">&#9670;&nbsp;</a></span>FRCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRCL&#160;&#160;&#160;0x0E13UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gadd4faf455ed1393f052e4b9d219d5370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd4faf455ed1393f052e4b9d219d5370">&#9670;&nbsp;</a></span>FTCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTCSR&#160;&#160;&#160;0x0E11UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaaff7444e9ac1fe9195afb20119888461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaff7444e9ac1fe9195afb20119888461">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ICR&#160;&#160;&#160;0x0EE0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9a77f5a4ee16445b1e9f1ebfe8bdd1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">&#9670;&nbsp;</a></span>IPRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IPRA&#160;&#160;&#160;0x0EE2UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga351802c7039f342aa6f9736a2cbdda85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga351802c7039f342aa6f9736a2cbdda85">&#9670;&nbsp;</a></span>IPRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IPRB&#160;&#160;&#160;0x0E60UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga65364db1603cde6f6533cb61bcfcf553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65364db1603cde6f6533cb61bcfcf553">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCR&#160;&#160;&#160;0x0FECUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8fbe43e40287e741b740c6883f810c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fbe43e40287e741b740c6883f810c84">&#9670;&nbsp;</a></span>OCRAH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OCRAH&#160;&#160;&#160;0x0E14UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0a7df0dc2083538ed19c26fa161a43e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a7df0dc2083538ed19c26fa161a43e4">&#9670;&nbsp;</a></span>OCRAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OCRAL&#160;&#160;&#160;0x0E15UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga155fe791801af629918d56c79f4e4b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155fe791801af629918d56c79f4e4b65">&#9670;&nbsp;</a></span>OCRBH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OCRBH&#160;&#160;&#160;0x0E14UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae65faedf261e471723827bf4f200e1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae65faedf261e471723827bf4f200e1db">&#9670;&nbsp;</a></span>OCRBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OCRBL&#160;&#160;&#160;0x0E15UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga89f79b3b25b3e08145784197afb355f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f79b3b25b3e08145784197afb355f6">&#9670;&nbsp;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDR&#160;&#160;&#160;0x0E05UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gab1278c586070f4c697915e69f1d89017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1278c586070f4c697915e69f1d89017">&#9670;&nbsp;</a></span>RSTCSRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCSRR&#160;&#160;&#160;0x0E83UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga53171005a614694007fedf30f1c0d768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53171005a614694007fedf30f1c0d768">&#9670;&nbsp;</a></span>RSTCSRW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCSRW&#160;&#160;&#160;0x0E82UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gadf9c893740f9d37572320154502cbeee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf9c893740f9d37572320154502cbeee">&#9670;&nbsp;</a></span>RTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT&#160;&#160;&#160;0x0FF4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac402e5391c532e470b7b399fd7364254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac402e5391c532e470b7b399fd7364254">&#9670;&nbsp;</a></span>RTCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOR&#160;&#160;&#160;0x0FF8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae78532ba2005e27b04b693106a3a6511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78532ba2005e27b04b693106a3a6511">&#9670;&nbsp;</a></span>RTCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSR&#160;&#160;&#160;0x0FF0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaba2fbf6a9854f98c47fcaaf67503f2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba2fbf6a9854f98c47fcaaf67503f2f6">&#9670;&nbsp;</a></span>SAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAR0&#160;&#160;&#160;0x0F80UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga64cca2913e618653fb4142d9d2c5a66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64cca2913e618653fb4142d9d2c5a66a">&#9670;&nbsp;</a></span>SAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAR1&#160;&#160;&#160;0x0F90UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6928717041f60bbb630dc12b2d1c8eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6928717041f60bbb630dc12b2d1c8eca">&#9670;&nbsp;</a></span>SBYCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SBYCR&#160;&#160;&#160;0x0E91UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga1d51b965f892c1c63477e98cf45d2ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d51b965f892c1c63477e98cf45d2ee1">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCR&#160;&#160;&#160;0x0E02UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga85bdbea6131b7d7c897657994aadfd01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85bdbea6131b7d7c897657994aadfd01">&#9670;&nbsp;</a></span>SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMR&#160;&#160;&#160;0x0E00UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga7d66212b65f0141553f31fbb4110ee12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d66212b65f0141553f31fbb4110ee12">&#9670;&nbsp;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSR&#160;&#160;&#160;0x0E04UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga380869a8309123a03ff77170b67e112d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga380869a8309123a03ff77170b67e112d">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR&#160;&#160;&#160;0x0E16UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga694a5587bfbecb1bb8d738c7f31d4a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694a5587bfbecb1bb8d738c7f31d4a39">&#9670;&nbsp;</a></span>TCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR0&#160;&#160;&#160;0x0F88UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga22ed687f6c89414bf4688318d0afa63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ed687f6c89414bf4688318d0afa63d">&#9670;&nbsp;</a></span>TCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR1&#160;&#160;&#160;0x0F98UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaf6483a40fc96b047f1609aa8c713c9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6483a40fc96b047f1609aa8c713c9b0">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDR&#160;&#160;&#160;0x0E03UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga3e6632079b50a4532430b77cb7a80e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6632079b50a4532430b77cb7a80e4c">&#9670;&nbsp;</a></span>TIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIER&#160;&#160;&#160;0x0E10UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae0edca9baed1e85305e1e28be8eafe7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0edca9baed1e85305e1e28be8eafe7a">&#9670;&nbsp;</a></span>TOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TOCR&#160;&#160;&#160;0x0E17UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga48e7832c28e072152f454ccc36c4ef2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48e7832c28e072152f454ccc36c4ef2e">&#9670;&nbsp;</a></span>VCRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCRA&#160;&#160;&#160;0x0E62UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaf5f83f2e99346066741a6f116176be84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5f83f2e99346066741a6f116176be84">&#9670;&nbsp;</a></span>VCRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCRB&#160;&#160;&#160;0x0E64UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga30f3861aa756fdae6d8ccf642da73735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30f3861aa756fdae6d8ccf642da73735">&#9670;&nbsp;</a></span>VCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCRC&#160;&#160;&#160;0x0E66UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga634e2ce06adcce0c1f86c24bf3894ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga634e2ce06adcce0c1f86c24bf3894ae7">&#9670;&nbsp;</a></span>VCRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCRD&#160;&#160;&#160;0x0E68UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga5d05069b45351f185941fd81ae6880db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d05069b45351f185941fd81ae6880db">&#9670;&nbsp;</a></span>VCRDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCRDIV&#160;&#160;&#160;0x0F0CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaed30d8745156e8876407767a4e074cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed30d8745156e8876407767a4e074cde">&#9670;&nbsp;</a></span>VCRDMA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCRDMA0&#160;&#160;&#160;0x0FA0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga22ec1dfc9fc8a6d71abfa1471229763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ec1dfc9fc8a6d71abfa1471229763b">&#9670;&nbsp;</a></span>VCRDMA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCRDMA1&#160;&#160;&#160;0x0FA8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga87faf8919cda0df32869ede133050672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87faf8919cda0df32869ede133050672">&#9670;&nbsp;</a></span>VCRWDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCRWDT&#160;&#160;&#160;0x0EE4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae6c419a6587e798913b092ceb5fae43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c419a6587e798913b092ceb5fae43f">&#9670;&nbsp;</a></span>WCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WCR&#160;&#160;&#160;0x0FE8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga3982b323af047850098961641f6b6454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3982b323af047850098961641f6b6454">&#9670;&nbsp;</a></span>WTCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WTCNTR&#160;&#160;&#160;0x0E81UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0613723c5d4a3cad1b342e1d1f026dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0613723c5d4a3cad1b342e1d1f026dcf">&#9670;&nbsp;</a></span>WTCNTW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WTCNTW&#160;&#160;&#160;0x0E80UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad194c0df312041906f50551f1b8b47fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad194c0df312041906f50551f1b8b47fd">&#9670;&nbsp;</a></span>WTCSRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WTCSRR&#160;&#160;&#160;0x0E80UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga2ed0a436ae1aae03c36e33ad5a391dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed0a436ae1aae03c36e33ad5a391dca">&#9670;&nbsp;</a></span>WTCSRW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WTCSRW&#160;&#160;&#160;0x0E80UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3" title="Access the CPU I/O registers.">CPU</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
