<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tcc0.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tcc0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__tcc0_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_TCC0_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_TCC0_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for TCC0 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_TCC0_CTRLA             (0x42002000U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_TCC0_CTRLBCLR          (0x42002004U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_TCC0_CTRLBSET          (0x42002005U) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_TCC0_SYNCBUSY          (0x42002008U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_TCC0_FCTRLA            (0x4200200CU) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_TCC0_FCTRLB            (0x42002010U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_TCC0_WEXCTRL           (0x42002014U) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_TCC0_DRVCTRL           (0x42002018U) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_TCC0_DBGCTRL           (0x4200201EU) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_TCC0_EVCTRL            (0x42002020U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_TCC0_INTENCLR          (0x42002024U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_TCC0_INTENSET          (0x42002028U) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_TCC0_INTFLAG           (0x4200202CU) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_TCC0_STATUS            (0x42002030U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_TCC0_COUNT             (0x42002034U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_TCC0_PATT              (0x42002038U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_TCC0_WAVE              (0x4200203CU) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_TCC0_PER               (0x42002040U) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_TCC0_CC0               (0x42002044U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_TCC0_CC1               (0x42002048U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_TCC0_CC2               (0x4200204CU) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define REG_TCC0_CC3               (0x42002050U) </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define REG_TCC0_PATTB             (0x42002064U) </span>
<a name="l00072"></a>00072 <span class="preprocessor">#define REG_TCC0_WAVEB             (0x42002068U) </span>
<a name="l00073"></a>00073 <span class="preprocessor">#define REG_TCC0_PERB              (0x4200206CU) </span>
<a name="l00074"></a>00074 <span class="preprocessor">#define REG_TCC0_CCB0              (0x42002070U) </span>
<a name="l00075"></a>00075 <span class="preprocessor">#define REG_TCC0_CCB1              (0x42002074U) </span>
<a name="l00076"></a>00076 <span class="preprocessor">#define REG_TCC0_CCB2              (0x42002078U) </span>
<a name="l00077"></a>00077 <span class="preprocessor">#define REG_TCC0_CCB3              (0x4200207CU) </span>
<a name="l00078"></a>00078 <span class="preprocessor">#else</span>
<a name="l00079"></a><a class="code" href="ins__tcc0_8h.html#a1f56c0e830610bfc8c4301f63b813e80">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_TCC0_CTRLA             (*(RwReg  *)0x42002000U) </span>
<a name="l00080"></a><a class="code" href="ins__tcc0_8h.html#a7167c4fcd469e66ad42c0a9265066eba">00080</a> <span class="preprocessor">#define REG_TCC0_CTRLBCLR          (*(RwReg8 *)0x42002004U) </span>
<a name="l00081"></a><a class="code" href="ins__tcc0_8h.html#a9f91f7fd473ef30569ad9c748864f3c1">00081</a> <span class="preprocessor">#define REG_TCC0_CTRLBSET          (*(RwReg8 *)0x42002005U) </span>
<a name="l00082"></a><a class="code" href="ins__tcc0_8h.html#ad12e74951448d865aecf208fb76d46c7">00082</a> <span class="preprocessor">#define REG_TCC0_SYNCBUSY          (*(RoReg  *)0x42002008U) </span>
<a name="l00083"></a><a class="code" href="ins__tcc0_8h.html#ab3d8e37144c8544c57de2f9354881af6">00083</a> <span class="preprocessor">#define REG_TCC0_FCTRLA            (*(RwReg  *)0x4200200CU) </span>
<a name="l00084"></a><a class="code" href="ins__tcc0_8h.html#a3e82b63cd5b5717afdb8a5367600ab35">00084</a> <span class="preprocessor">#define REG_TCC0_FCTRLB            (*(RwReg  *)0x42002010U) </span>
<a name="l00085"></a><a class="code" href="ins__tcc0_8h.html#a3b3702b80c2ea5b0b6c96e235ba3fd47">00085</a> <span class="preprocessor">#define REG_TCC0_WEXCTRL           (*(RwReg  *)0x42002014U) </span>
<a name="l00086"></a><a class="code" href="ins__tcc0_8h.html#a7012404b12accd00d325f7d44f47d201">00086</a> <span class="preprocessor">#define REG_TCC0_DRVCTRL           (*(RwReg  *)0x42002018U) </span>
<a name="l00087"></a><a class="code" href="ins__tcc0_8h.html#a12089f69737b0d173085cd9a10a39007">00087</a> <span class="preprocessor">#define REG_TCC0_DBGCTRL           (*(RwReg8 *)0x4200201EU) </span>
<a name="l00088"></a><a class="code" href="ins__tcc0_8h.html#a291dc420fe89a8f64b5f7595fff350ce">00088</a> <span class="preprocessor">#define REG_TCC0_EVCTRL            (*(RwReg  *)0x42002020U) </span>
<a name="l00089"></a><a class="code" href="ins__tcc0_8h.html#a4a8085ad41af940842d4e6fa315e64b8">00089</a> <span class="preprocessor">#define REG_TCC0_INTENCLR          (*(RwReg  *)0x42002024U) </span>
<a name="l00090"></a><a class="code" href="ins__tcc0_8h.html#a16fcec76af657a3e9bebb6fe67fc691d">00090</a> <span class="preprocessor">#define REG_TCC0_INTENSET          (*(RwReg  *)0x42002028U) </span>
<a name="l00091"></a><a class="code" href="ins__tcc0_8h.html#ad7cfbcbbf271b717b5aad74559a82591">00091</a> <span class="preprocessor">#define REG_TCC0_INTFLAG           (*(RwReg  *)0x4200202CU) </span>
<a name="l00092"></a><a class="code" href="ins__tcc0_8h.html#aed82ff5ae8800131c9024713723432ea">00092</a> <span class="preprocessor">#define REG_TCC0_STATUS            (*(RwReg  *)0x42002030U) </span>
<a name="l00093"></a><a class="code" href="ins__tcc0_8h.html#ad4ec4b4914420f77e12894d137675e56">00093</a> <span class="preprocessor">#define REG_TCC0_COUNT             (*(RwReg  *)0x42002034U) </span>
<a name="l00094"></a><a class="code" href="ins__tcc0_8h.html#a5d6e3f0ebf014ee8f418c4ecb2db0411">00094</a> <span class="preprocessor">#define REG_TCC0_PATT              (*(RwReg16*)0x42002038U) </span>
<a name="l00095"></a><a class="code" href="ins__tcc0_8h.html#a75eec947876d33c20b90d58491ddbd1d">00095</a> <span class="preprocessor">#define REG_TCC0_WAVE              (*(RwReg  *)0x4200203CU) </span>
<a name="l00096"></a><a class="code" href="ins__tcc0_8h.html#a13d1251e032783cf584cc130fa076293">00096</a> <span class="preprocessor">#define REG_TCC0_PER               (*(RwReg  *)0x42002040U) </span>
<a name="l00097"></a><a class="code" href="ins__tcc0_8h.html#a7c2ef52bf209e4b62b948805d8697625">00097</a> <span class="preprocessor">#define REG_TCC0_CC0               (*(RwReg  *)0x42002044U) </span>
<a name="l00098"></a><a class="code" href="ins__tcc0_8h.html#a93e21d3c17fde3639b32a4d0afe7533e">00098</a> <span class="preprocessor">#define REG_TCC0_CC1               (*(RwReg  *)0x42002048U) </span>
<a name="l00099"></a><a class="code" href="ins__tcc0_8h.html#ae6b036c8155abdc365a3a38acb546578">00099</a> <span class="preprocessor">#define REG_TCC0_CC2               (*(RwReg  *)0x4200204CU) </span>
<a name="l00100"></a><a class="code" href="ins__tcc0_8h.html#abde7ae0589f3b0235df287b0909c49c2">00100</a> <span class="preprocessor">#define REG_TCC0_CC3               (*(RwReg  *)0x42002050U) </span>
<a name="l00101"></a><a class="code" href="ins__tcc0_8h.html#a43ee5726eeded938e8abf7d5ca18f31b">00101</a> <span class="preprocessor">#define REG_TCC0_PATTB             (*(RwReg16*)0x42002064U) </span>
<a name="l00102"></a><a class="code" href="ins__tcc0_8h.html#ad92af3babb7ad3eb883d67b77bc2acb4">00102</a> <span class="preprocessor">#define REG_TCC0_WAVEB             (*(RwReg  *)0x42002068U) </span>
<a name="l00103"></a><a class="code" href="ins__tcc0_8h.html#ae0e58dffa1d0ee667ea8c22ca38c5672">00103</a> <span class="preprocessor">#define REG_TCC0_PERB              (*(RwReg  *)0x4200206CU) </span>
<a name="l00104"></a><a class="code" href="ins__tcc0_8h.html#a4d2408c76e59d49895000780b6eb2267">00104</a> <span class="preprocessor">#define REG_TCC0_CCB0              (*(RwReg  *)0x42002070U) </span>
<a name="l00105"></a><a class="code" href="ins__tcc0_8h.html#a9ed62c557d59f405c4392ec2531f9586">00105</a> <span class="preprocessor">#define REG_TCC0_CCB1              (*(RwReg  *)0x42002074U) </span>
<a name="l00106"></a><a class="code" href="ins__tcc0_8h.html#a874c693383dbfbfa2c646500eed1544d">00106</a> <span class="preprocessor">#define REG_TCC0_CCB2              (*(RwReg  *)0x42002078U) </span>
<a name="l00107"></a><a class="code" href="ins__tcc0_8h.html#a8e1ab07cef8451a5982632431aa8b958">00107</a> <span class="preprocessor">#define REG_TCC0_CCB3              (*(RwReg  *)0x4200207CU) </span>
<a name="l00108"></a>00108 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 <span class="comment">/* ========== Instance parameters for TCC0 peripheral ========== */</span>
<a name="l00111"></a>00111 <span class="preprocessor">#define TCC0_CC_NUM                 4        // Number of Compare/Capture units</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DITHERING              1        // Dithering feature implemented</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DMAC_ID_MC_0           14</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DMAC_ID_MC_1           15</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DMAC_ID_MC_2           16</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DMAC_ID_MC_3           17</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DMAC_ID_MC_LSB         14</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DMAC_ID_MC_MSB         17</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DMAC_ID_MC_SIZE        4</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DMAC_ID_OVF            13       // DMA overflow/underflow/retrigger trigger</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_DTI                    1        // Dead-Time-Insertion feature implemented</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_EXT                    31       // (@_DITHERING*16+@_PG*8+@_SWAP*4+@_DTI*2+@_OTMX*1)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_GCLK_ID                26       // Index of Generic Clock</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_OTMX                   1        // Output Matrix feature implemented</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_OW_NUM                 8        // Number of Output Waveforms</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_PG                     1        // Pattern Generation feature implemented</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_SIZE                   24</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_SWAP                   1        // DTI outputs swap feature implemented</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define TCC0_TYPE                   0        // TCC type 0 : NA, 1 : Master, 2 : Slave</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a>00131 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TCC0_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
