(edif Main
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 11 9 22 40 13)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Main.ngc Main.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Main_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Main
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RAM1_RW
              (direction OUTPUT)
            )
            (port U_RXD
              (direction OUTPUT)
            )
            (port FLASH_RP
              (direction OUTPUT)
            )
            (port PS2KB_CLOCK
              (direction OUTPUT)
            )
            (port FLASH_WE
              (direction OUTPUT)
            )
            (port RESET
              (direction INPUT)
            )
            (port PS2KB_DATA
              (direction INPUT)
            )
            (port RAM2_EN
              (direction OUTPUT)
            )
            (port U_TXD
              (direction OUTPUT)
            )
            (port FLASH_CE1
              (direction OUTPUT)
            )
            (port FLASH_VPEN
              (direction OUTPUT)
            )
            (port FLASH_CE2
              (direction OUTPUT)
            )
            (port CLK_FROM_KEY
              (direction INPUT)
            )
            (port VGA_HHYNC
              (direction OUTPUT)
            )
            (port CLK0
              (direction INPUT)
            )
            (port CLK1
              (direction INPUT)
            )
            (port RAM2_OE
              (direction OUTPUT)
            )
            (port FLASH_CE
              (direction OUTPUT)
            )
            (port RAM1_EN
              (direction OUTPUT)
            )
            (port RAM2_RW
              (direction OUTPUT)
            )
            (port VGA_VHYNC
              (direction OUTPUT)
            )
            (port RAM1_OE
              (direction OUTPUT)
            )
            (port FLASH_BYTE
              (direction OUTPUT)
            )
            (port FLASH_OE
              (direction OUTPUT)
            )
            (port FLASH_STS
              (direction OUTPUT)
            )
            (port (array (rename RAM1DATA "RAM1DATA<15:0>") 16)
              (direction INOUT))
            (port (array (rename RAM2DATA "RAM2DATA<15:0>") 16)
              (direction INOUT))
            (port (array (rename FLASH_D "FLASH_D<15:0>") 16)
              (direction INOUT))
            (port (array (rename FLASH_A "FLASH_A<22:0>") 23)
              (direction OUTPUT))
            (port (array (rename RAM2ADDR "RAM2ADDR<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename VGA_B "VGA_B<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename VGA_G "VGA_G<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename VGA_R "VGA_R<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename FPGA_LED "FPGA_LED<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename RAM1ADDR "RAM1ADDR<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename DYP0 "DYP0<6:0>") 7)
              (direction OUTPUT))
            (port (array (rename DYP1 "DYP1<6:0>") 7)
              (direction OUTPUT))
            (port (array (rename SW_DIP "SW_DIP<15:0>") 16)
              (direction INPUT))
            (designator "xc3s1200e-4-fg320")
            (property TYPE (string "Main") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:RAM1DATA<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:RAM2DATA<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:FLASH_D<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "23:OUTPUT:FLASH_A<22:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:RAM2ADDR<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:VGA_B<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:VGA_G<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:VGA_R<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:FPGA_LED<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:RAM1ADDR<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:DYP0<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:DYP1<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:SW_DIP<15:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Main_Main") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP0_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP0_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP0_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP0_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP0_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP0_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename DYP0_0_OBUF_renamed_0 "DYP0_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename DYP0_0_ "DYP0<0>")
              (joined
                (portRef (member DYP0 6))
                (portRef O (instanceRef DYP0_0_OBUF_renamed_0))
              )
            )
            (net (rename DYP0_1_ "DYP0<1>")
              (joined
                (portRef (member DYP0 5))
                (portRef O (instanceRef DYP0_1_OBUF))
              )
            )
            (net (rename DYP0_2_ "DYP0<2>")
              (joined
                (portRef (member DYP0 4))
                (portRef O (instanceRef DYP0_2_OBUF))
              )
            )
            (net (rename DYP0_3_ "DYP0<3>")
              (joined
                (portRef (member DYP0 3))
                (portRef O (instanceRef DYP0_3_OBUF))
              )
            )
            (net (rename DYP0_4_ "DYP0<4>")
              (joined
                (portRef (member DYP0 2))
                (portRef O (instanceRef DYP0_4_OBUF))
              )
            )
            (net (rename DYP0_5_ "DYP0<5>")
              (joined
                (portRef (member DYP0 1))
                (portRef O (instanceRef DYP0_5_OBUF))
              )
            )
            (net (rename DYP0_6_ "DYP0<6>")
              (joined
                (portRef (member DYP0 0))
                (portRef O (instanceRef DYP0_6_OBUF))
              )
            )
            (net DYP0_0_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef DYP0_6_OBUF))
                (portRef I (instanceRef DYP0_5_OBUF))
                (portRef I (instanceRef DYP0_4_OBUF))
                (portRef I (instanceRef DYP0_3_OBUF))
                (portRef I (instanceRef DYP0_2_OBUF))
                (portRef I (instanceRef DYP0_1_OBUF))
                (portRef I (instanceRef DYP0_0_OBUF_renamed_0))
              )
            )
          )
      )
    )
  )

  (design Main
    (cellRef Main
      (libraryRef Main_lib)
    )
    (property PART (string "xc3s1200e-4-fg320") (owner "Xilinx"))
  )
)

