<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › prm-regbits-34xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>prm-regbits-34xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP3430 Power/Reset Management register bits</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2008 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007-2008 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Paul Walmsley</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_PRM_REGBITS_34XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_PRM_REGBITS_34XX_H</span>


<span class="cp">#include &quot;prm2xxx_3xxx.h&quot;</span>

<span class="cm">/* Shared register bits */</span>

<span class="cm">/* PRM_VC_CMD_VAL_0, PRM_VC_CMD_VAL_1 shared bits */</span>
<span class="cp">#define OMAP3430_ON_SHIFT				24</span>
<span class="cp">#define OMAP3430_ON_MASK				(0xff &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_ONLP_SHIFT				16</span>
<span class="cp">#define OMAP3430_ONLP_MASK				(0xff &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_RET_SHIFT				8</span>
<span class="cp">#define OMAP3430_RET_MASK				(0xff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_OFF_SHIFT				0</span>
<span class="cp">#define OMAP3430_OFF_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VP1_CONFIG, PRM_VP2_CONFIG shared bits */</span>
<span class="cp">#define OMAP3430_ERROROFFSET_SHIFT			24</span>
<span class="cp">#define OMAP3430_ERROROFFSET_MASK			(0xff &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_ERRORGAIN_SHIFT			16</span>
<span class="cp">#define OMAP3430_ERRORGAIN_MASK				(0xff &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_INITVOLTAGE_SHIFT			8</span>
<span class="cp">#define OMAP3430_INITVOLTAGE_MASK			(0xff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_TIMEOUTEN_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_INITVDD_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_FORCEUPDATE_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_VPENABLE_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* PRM_VP1_VSTEPMIN, PRM_VP2_VSTEPMIN shared bits */</span>
<span class="cp">#define OMAP3430_SMPSWAITTIMEMIN_SHIFT			8</span>
<span class="cp">#define OMAP3430_SMPSWAITTIMEMIN_MASK			(0xffff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_VSTEPMIN_SHIFT				0</span>
<span class="cp">#define OMAP3430_VSTEPMIN_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VP1_VSTEPMAX, PRM_VP2_VSTEPMAX shared bits */</span>
<span class="cp">#define OMAP3430_SMPSWAITTIMEMAX_SHIFT			8</span>
<span class="cp">#define OMAP3430_SMPSWAITTIMEMAX_MASK			(0xffff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_VSTEPMAX_SHIFT				0</span>
<span class="cp">#define OMAP3430_VSTEPMAX_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VP1_VLIMITTO, PRM_VP2_VLIMITTO shared bits */</span>
<span class="cp">#define OMAP3430_VDDMAX_SHIFT				24</span>
<span class="cp">#define OMAP3430_VDDMAX_MASK				(0xff &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_VDDMIN_SHIFT				16</span>
<span class="cp">#define OMAP3430_VDDMIN_MASK				(0xff &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_TIMEOUT_SHIFT				0</span>
<span class="cp">#define OMAP3430_TIMEOUT_MASK				(0xffff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VP1_VOLTAGE, PRM_VP2_VOLTAGE shared bits */</span>
<span class="cp">#define OMAP3430_VPVOLTAGE_SHIFT			0</span>
<span class="cp">#define OMAP3430_VPVOLTAGE_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VP1_STATUS, PRM_VP2_STATUS shared bits */</span>
<span class="cp">#define OMAP3430_VPINIDLE_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* PM_WKDEP_IVA2, PM_WKDEP_MPU shared bits */</span>
<span class="cp">#define OMAP3430_EN_PER_SHIFT				7</span>
<span class="cp">#define OMAP3430_EN_PER_MASK				(1 &lt;&lt; 7)</span>

<span class="cm">/* PM_PWSTCTRL_IVA2, PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE shared bits */</span>
<span class="cp">#define OMAP3430_MEMORYCHANGE_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* PM_PWSTST_IVA2, PM_PWSTST_CORE shared bits */</span>
<span class="cp">#define OMAP3430_LOGICSTATEST_MASK			(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_PREPWSTST_IVA2, PM_PREPWSTST_CORE shared bits */</span>
<span class="cp">#define OMAP3430_LASTLOGICSTATEENTERED_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/*</span>
<span class="cm"> * PM_PREPWSTST_IVA2, PM_PREPWSTST_MPU, PM_PREPWSTST_CORE,</span>
<span class="cm"> * PM_PREPWSTST_GFX, PM_PREPWSTST_DSS, PM_PREPWSTST_CAM,</span>
<span class="cm"> * PM_PREPWSTST_PER, PM_PREPWSTST_NEON shared bits</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP3430_LASTPOWERSTATEENTERED_SHIFT		0</span>
<span class="cp">#define OMAP3430_LASTPOWERSTATEENTERED_MASK		(0x3 &lt;&lt; 0)</span>

<span class="cm">/* PRM_IRQSTATUS_IVA2, PRM_IRQSTATUS_MPU shared bits */</span>
<span class="cp">#define OMAP3430_WKUP_ST_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* PRM_IRQENABLE_IVA2, PRM_IRQENABLE_MPU shared bits */</span>
<span class="cp">#define OMAP3430_WKUP_EN_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* PM_MPUGRPSEL1_CORE, PM_IVA2GRPSEL1_CORE shared bits */</span>
<span class="cp">#define OMAP3430_GRPSEL_MMC2_MASK			(1 &lt;&lt; 25)</span>
<span class="cp">#define OMAP3430_GRPSEL_MMC1_MASK			(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCSPI4_MASK			(1 &lt;&lt; 21)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCSPI3_MASK			(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCSPI2_MASK			(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCSPI1_MASK			(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3430_GRPSEL_I2C3_SHIFT			17</span>
<span class="cp">#define OMAP3430_GRPSEL_I2C3_MASK			(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP3430_GRPSEL_I2C2_SHIFT			16</span>
<span class="cp">#define OMAP3430_GRPSEL_I2C2_MASK			(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_GRPSEL_I2C1_SHIFT			15</span>
<span class="cp">#define OMAP3430_GRPSEL_I2C1_MASK			(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP3430_GRPSEL_UART2_MASK			(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP3430_GRPSEL_UART1_MASK			(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT11_MASK			(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT10_MASK			(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCBSP5_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCBSP1_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_GRPSEL_HSOTGUSB_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_GRPSEL_D2D_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/*</span>
<span class="cm"> * PM_PWSTCTRL_GFX, PM_PWSTCTRL_DSS, PM_PWSTCTRL_CAM,</span>
<span class="cm"> * PM_PWSTCTRL_PER shared bits</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP3430_MEMONSTATE_SHIFT			16</span>
<span class="cp">#define OMAP3430_MEMONSTATE_MASK			(0x3 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_MEMRETSTATE_MASK			(1 &lt;&lt; 8)</span>

<span class="cm">/* PM_MPUGRPSEL_PER, PM_IVA2GRPSEL_PER shared bits */</span>
<span class="cp">#define OMAP3630_GRPSEL_UART4_MASK			(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPIO6_MASK			(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPIO5_MASK			(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPIO4_MASK			(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPIO3_MASK			(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPIO2_MASK			(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP3430_GRPSEL_UART3_MASK			(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT9_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT8_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT7_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT6_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT5_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT4_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT3_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT2_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCBSP4_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCBSP3_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_GRPSEL_MCBSP2_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* PM_MPUGRPSEL_WKUP, PM_IVA2GRPSEL_WKUP shared bits */</span>
<span class="cp">#define OMAP3430_GRPSEL_IO_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_GRPSEL_SR2_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_GRPSEL_SR1_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPIO1_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT12_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_GRPSEL_GPT1_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* Bits specific to each register */</span>

<span class="cm">/* RM_RSTCTRL_IVA2 */</span>
<span class="cp">#define OMAP3430_RST3_IVA2_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_RST2_IVA2_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_RST1_IVA2_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* RM_RSTST_IVA2 specific bits */</span>
<span class="cp">#define OMAP3430_EMULATION_VSEQ_RST_MASK		(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP3430_EMULATION_VHWA_RST_MASK		(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP3430_EMULATION_IVA2_RST_MASK		(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_IVA2_SW_RST3_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_IVA2_SW_RST2_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_IVA2_SW_RST1_MASK			(1 &lt;&lt; 8)</span>

<span class="cm">/* PM_WKDEP_IVA2 specific bits */</span>

<span class="cm">/* PM_PWSTCTRL_IVA2 specific bits */</span>
<span class="cp">#define OMAP3430_L2FLATMEMONSTATE_SHIFT			22</span>
<span class="cp">#define OMAP3430_L2FLATMEMONSTATE_MASK			(0x3 &lt;&lt; 22)</span>
<span class="cp">#define OMAP3430_SHAREDL2CACHEFLATONSTATE_SHIFT		20</span>
<span class="cp">#define OMAP3430_SHAREDL2CACHEFLATONSTATE_MASK		(0x3 &lt;&lt; 20)</span>
<span class="cp">#define OMAP3430_L1FLATMEMONSTATE_SHIFT			18</span>
<span class="cp">#define OMAP3430_L1FLATMEMONSTATE_MASK			(0x3 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3430_SHAREDL1CACHEFLATONSTATE_SHIFT		16</span>
<span class="cp">#define OMAP3430_SHAREDL1CACHEFLATONSTATE_MASK		(0x3 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_L2FLATMEMRETSTATE_MASK			(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_SHAREDL2CACHEFLATRETSTATE_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_L1FLATMEMRETSTATE_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_SHAREDL1CACHEFLATRETSTATE_MASK		(1 &lt;&lt; 8)</span>

<span class="cm">/* PM_PWSTST_IVA2 specific bits */</span>
<span class="cp">#define OMAP3430_L2FLATMEMSTATEST_SHIFT			10</span>
<span class="cp">#define OMAP3430_L2FLATMEMSTATEST_MASK			(0x3 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_SHAREDL2CACHEFLATSTATEST_SHIFT		8</span>
<span class="cp">#define OMAP3430_SHAREDL2CACHEFLATSTATEST_MASK		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_L1FLATMEMSTATEST_SHIFT			6</span>
<span class="cp">#define OMAP3430_L1FLATMEMSTATEST_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_SHAREDL1CACHEFLATSTATEST_SHIFT		4</span>
<span class="cp">#define OMAP3430_SHAREDL1CACHEFLATSTATEST_MASK		(0x3 &lt;&lt; 4)</span>

<span class="cm">/* PM_PREPWSTST_IVA2 specific bits */</span>
<span class="cp">#define OMAP3430_LASTL2FLATMEMSTATEENTERED_SHIFT		10</span>
<span class="cp">#define OMAP3430_LASTL2FLATMEMSTATEENTERED_MASK			(0x3 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_LASTSHAREDL2CACHEFLATSTATEENTERED_SHIFT	8</span>
<span class="cp">#define OMAP3430_LASTSHAREDL2CACHEFLATSTATEENTERED_MASK		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_LASTL1FLATMEMSTATEENTERED_SHIFT		6</span>
<span class="cp">#define OMAP3430_LASTL1FLATMEMSTATEENTERED_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_LASTSHAREDL1CACHEFLATSTATEENTERED_SHIFT	4</span>
<span class="cp">#define OMAP3430_LASTSHAREDL1CACHEFLATSTATEENTERED_MASK		(0x3 &lt;&lt; 4)</span>

<span class="cm">/* PRM_IRQSTATUS_IVA2 specific bits */</span>
<span class="cp">#define OMAP3430_PRM_IRQSTATUS_IVA2_IVA2_DPLL_ST_MASK	(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_FORCEWKUP_ST_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* PRM_IRQENABLE_IVA2 specific bits */</span>
<span class="cp">#define OMAP3430_PRM_IRQENABLE_IVA2_IVA2_DPLL_RECAL_EN_MASK	(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_FORCEWKUP_EN_MASK				(1 &lt;&lt; 1)</span>

<span class="cm">/* PRM_REVISION specific bits */</span>

<span class="cm">/* PRM_SYSCONFIG specific bits */</span>

<span class="cm">/* PRM_IRQSTATUS_MPU specific bits */</span>
<span class="cp">#define OMAP3430ES2_SND_PERIPH_DPLL_ST_SHIFT		25</span>
<span class="cp">#define OMAP3430ES2_SND_PERIPH_DPLL_ST_MASK		(1 &lt;&lt; 25)</span>
<span class="cp">#define OMAP3430_VC_TIMEOUTERR_ST_MASK			(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_VC_RAERR_ST_MASK			(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP3430_VC_SAERR_ST_MASK			(1 &lt;&lt; 22)</span>
<span class="cp">#define OMAP3430_VP2_TRANXDONE_ST_MASK			(1 &lt;&lt; 21)</span>
<span class="cp">#define OMAP3430_VP2_EQVALUE_ST_MASK			(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP3430_VP2_NOSMPSACK_ST_MASK			(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP3430_VP2_MAXVDD_ST_MASK			(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3430_VP2_MINVDD_ST_MASK			(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP3430_VP2_OPPCHANGEDONE_ST_MASK		(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_VP1_TRANXDONE_ST_MASK			(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP3430_VP1_EQVALUE_ST_MASK			(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP3430_VP1_NOSMPSACK_ST_MASK			(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP3430_VP1_MAXVDD_ST_MASK			(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP3430_VP1_MINVDD_ST_MASK			(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_VP1_OPPCHANGEDONE_ST_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_IO_ST_MASK				(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_PRM_IRQSTATUS_MPU_IVA2_DPLL_ST_MASK	(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_PRM_IRQSTATUS_MPU_IVA2_DPLL_ST_SHIFT	8</span>
<span class="cp">#define OMAP3430_MPU_DPLL_ST_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_MPU_DPLL_ST_SHIFT			7</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_ST_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_ST_SHIFT			6</span>
<span class="cp">#define OMAP3430_CORE_DPLL_ST_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_CORE_DPLL_ST_SHIFT			5</span>
<span class="cp">#define OMAP3430_TRANSITION_ST_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_EVGENOFF_ST_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_EVGENON_ST_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_FS_USB_WKUP_ST_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* PRM_IRQENABLE_MPU specific bits */</span>
<span class="cp">#define OMAP3430ES2_SND_PERIPH_DPLL_RECAL_EN_SHIFT		25</span>
<span class="cp">#define OMAP3430ES2_SND_PERIPH_DPLL_RECAL_EN_MASK		(1 &lt;&lt; 25)</span>
<span class="cp">#define OMAP3430_VC_TIMEOUTERR_EN_MASK				(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_VC_RAERR_EN_MASK				(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP3430_VC_SAERR_EN_MASK				(1 &lt;&lt; 22)</span>
<span class="cp">#define OMAP3430_VP2_TRANXDONE_EN_MASK				(1 &lt;&lt; 21)</span>
<span class="cp">#define OMAP3430_VP2_EQVALUE_EN_MASK				(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP3430_VP2_NOSMPSACK_EN_MASK				(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP3430_VP2_MAXVDD_EN_MASK				(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3430_VP2_MINVDD_EN_MASK				(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP3430_VP2_OPPCHANGEDONE_EN_MASK			(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_VP1_TRANXDONE_EN_MASK				(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP3430_VP1_EQVALUE_EN_MASK				(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP3430_VP1_NOSMPSACK_EN_MASK				(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP3430_VP1_MAXVDD_EN_MASK				(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP3430_VP1_MINVDD_EN_MASK				(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_VP1_OPPCHANGEDONE_EN_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_IO_EN_MASK					(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_PRM_IRQENABLE_MPU_IVA2_DPLL_RECAL_EN_MASK	(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_PRM_IRQENABLE_MPU_IVA2_DPLL_RECAL_EN_SHIFT	8</span>
<span class="cp">#define OMAP3430_MPU_DPLL_RECAL_EN_MASK				(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_MPU_DPLL_RECAL_EN_SHIFT			7</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_RECAL_EN_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_RECAL_EN_SHIFT			6</span>
<span class="cp">#define OMAP3430_CORE_DPLL_RECAL_EN_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_CORE_DPLL_RECAL_EN_SHIFT			5</span>
<span class="cp">#define OMAP3430_TRANSITION_EN_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_EVGENOFF_EN_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_EVGENON_EN_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_FS_USB_WKUP_EN_MASK				(1 &lt;&lt; 1)</span>

<span class="cm">/* RM_RSTST_MPU specific bits */</span>
<span class="cp">#define OMAP3430_EMULATION_MPU_RST_MASK			(1 &lt;&lt; 11)</span>

<span class="cm">/* PM_WKDEP_MPU specific bits */</span>
<span class="cp">#define OMAP3430_PM_WKDEP_MPU_EN_DSS_SHIFT		5</span>
<span class="cp">#define OMAP3430_PM_WKDEP_MPU_EN_DSS_MASK		(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_PM_WKDEP_MPU_EN_IVA2_SHIFT		2</span>
<span class="cp">#define OMAP3430_PM_WKDEP_MPU_EN_IVA2_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_EVGENCTRL_MPU */</span>
<span class="cp">#define OMAP3430_OFFLOADMODE_SHIFT			3</span>
<span class="cp">#define OMAP3430_OFFLOADMODE_MASK			(0x3 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_ONLOADMODE_SHIFT			1</span>
<span class="cp">#define OMAP3430_ONLOADMODE_MASK			(0x3 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_ENABLE_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* PM_EVGENONTIM_MPU */</span>
<span class="cp">#define OMAP3430_ONTIMEVAL_SHIFT			0</span>
<span class="cp">#define OMAP3430_ONTIMEVAL_MASK				(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* PM_EVGENOFFTIM_MPU */</span>
<span class="cp">#define OMAP3430_OFFTIMEVAL_SHIFT			0</span>
<span class="cp">#define OMAP3430_OFFTIMEVAL_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* PM_PWSTCTRL_MPU specific bits */</span>
<span class="cp">#define OMAP3430_L2CACHEONSTATE_SHIFT			16</span>
<span class="cp">#define OMAP3430_L2CACHEONSTATE_MASK			(0x3 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_L2CACHERETSTATE_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_LOGICL1CACHERETSTATE_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_PWSTST_MPU specific bits */</span>
<span class="cp">#define OMAP3430_L2CACHESTATEST_SHIFT			6</span>
<span class="cp">#define OMAP3430_L2CACHESTATEST_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_LOGICL1CACHESTATEST_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_PREPWSTST_MPU specific bits */</span>
<span class="cp">#define OMAP3430_LASTL2CACHESTATEENTERED_SHIFT		6</span>
<span class="cp">#define OMAP3430_LASTL2CACHESTATEENTERED_MASK		(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_LASTLOGICL1CACHESTATEENTERED_MASK	(1 &lt;&lt; 2)</span>

<span class="cm">/* RM_RSTCTRL_CORE */</span>
<span class="cp">#define OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RSTPWRON_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RST_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* RM_RSTST_CORE specific bits */</span>
<span class="cp">#define OMAP3430_MODEM_SECURITY_VIOL_RST_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_RM_RSTST_CORE_MODEM_SW_RSTPWRON_MASK	(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_RM_RSTST_CORE_MODEM_SW_RST_MASK	(1 &lt;&lt; 8)</span>

<span class="cm">/* PM_WKEN1_CORE specific bits */</span>

<span class="cm">/* PM_MPUGRPSEL1_CORE specific bits */</span>
<span class="cp">#define OMAP3430_GRPSEL_FSHOSTUSB_MASK			(1 &lt;&lt; 5)</span>

<span class="cm">/* PM_IVA2GRPSEL1_CORE specific bits */</span>

<span class="cm">/* PM_WKST1_CORE specific bits */</span>

<span class="cm">/* PM_PWSTCTRL_CORE specific bits */</span>
<span class="cp">#define OMAP3430_MEM2ONSTATE_SHIFT			18</span>
<span class="cp">#define OMAP3430_MEM2ONSTATE_MASK			(0x3 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3430_MEM1ONSTATE_SHIFT			16</span>
<span class="cp">#define OMAP3430_MEM1ONSTATE_MASK			(0x3 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_MEM2RETSTATE_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_MEM1RETSTATE_MASK			(1 &lt;&lt; 8)</span>

<span class="cm">/* PM_PWSTST_CORE specific bits */</span>
<span class="cp">#define OMAP3430_MEM2STATEST_SHIFT			6</span>
<span class="cp">#define OMAP3430_MEM2STATEST_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_MEM1STATEST_SHIFT			4</span>
<span class="cp">#define OMAP3430_MEM1STATEST_MASK			(0x3 &lt;&lt; 4)</span>

<span class="cm">/* PM_PREPWSTST_CORE specific bits */</span>
<span class="cp">#define OMAP3430_LASTMEM2STATEENTERED_SHIFT		6</span>
<span class="cp">#define OMAP3430_LASTMEM2STATEENTERED_MASK		(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_LASTMEM1STATEENTERED_SHIFT		4</span>
<span class="cp">#define OMAP3430_LASTMEM1STATEENTERED_MASK		(0x3 &lt;&lt; 4)</span>

<span class="cm">/* RM_RSTST_GFX specific bits */</span>

<span class="cm">/* PM_WKDEP_GFX specific bits */</span>
<span class="cp">#define OMAP3430_PM_WKDEP_GFX_EN_IVA2_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_PWSTCTRL_GFX specific bits */</span>

<span class="cm">/* PM_PWSTST_GFX specific bits */</span>

<span class="cm">/* PM_PREPWSTST_GFX specific bits */</span>

<span class="cm">/* PM_WKEN_WKUP specific bits */</span>
<span class="cp">#define OMAP3430_EN_IO_CHAIN_MASK			(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_EN_IO_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_EN_GPIO1_MASK				(1 &lt;&lt; 3)</span>

<span class="cm">/* PM_MPUGRPSEL_WKUP specific bits */</span>

<span class="cm">/* PM_IVA2GRPSEL_WKUP specific bits */</span>

<span class="cm">/* PM_WKST_WKUP specific bits */</span>
<span class="cp">#define OMAP3430_ST_IO_CHAIN_MASK			(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_ST_IO_MASK				(1 &lt;&lt; 8)</span>

<span class="cm">/* PRM_CLKSEL */</span>
<span class="cp">#define OMAP3430_SYS_CLKIN_SEL_SHIFT			0</span>
<span class="cp">#define OMAP3430_SYS_CLKIN_SEL_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* PRM_CLKOUT_CTRL */</span>
<span class="cp">#define OMAP3430_CLKOUT_EN_MASK				(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_CLKOUT_EN_SHIFT			7</span>

<span class="cm">/* RM_RSTST_DSS specific bits */</span>

<span class="cm">/* PM_WKEN_DSS */</span>
<span class="cp">#define OMAP3430_PM_WKEN_DSS_EN_DSS_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* PM_WKDEP_DSS specific bits */</span>
<span class="cp">#define OMAP3430_PM_WKDEP_DSS_EN_IVA2_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_PWSTCTRL_DSS specific bits */</span>

<span class="cm">/* PM_PWSTST_DSS specific bits */</span>

<span class="cm">/* PM_PREPWSTST_DSS specific bits */</span>

<span class="cm">/* RM_RSTST_CAM specific bits */</span>

<span class="cm">/* PM_WKDEP_CAM specific bits */</span>
<span class="cp">#define OMAP3430_PM_WKDEP_CAM_EN_IVA2_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_PWSTCTRL_CAM specific bits */</span>

<span class="cm">/* PM_PWSTST_CAM specific bits */</span>

<span class="cm">/* PM_PREPWSTST_CAM specific bits */</span>

<span class="cm">/* PM_PWSTCTRL_USBHOST specific bits */</span>
<span class="cp">#define OMAP3430ES2_SAVEANDRESTORE_SHIFT		4</span>

<span class="cm">/* RM_RSTST_PER specific bits */</span>

<span class="cm">/* PM_WKEN_PER specific bits */</span>

<span class="cm">/* PM_MPUGRPSEL_PER specific bits */</span>

<span class="cm">/* PM_IVA2GRPSEL_PER specific bits */</span>

<span class="cm">/* PM_WKST_PER specific bits */</span>

<span class="cm">/* PM_WKDEP_PER specific bits */</span>
<span class="cp">#define OMAP3430_PM_WKDEP_PER_EN_IVA2_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_PWSTCTRL_PER specific bits */</span>

<span class="cm">/* PM_PWSTST_PER specific bits */</span>

<span class="cm">/* PM_PREPWSTST_PER specific bits */</span>

<span class="cm">/* RM_RSTST_EMU specific bits */</span>

<span class="cm">/* PM_PWSTST_EMU specific bits */</span>

<span class="cm">/* PRM_VC_SMPS_SA */</span>
<span class="cp">#define OMAP3430_PRM_VC_SMPS_SA_SA1_SHIFT		16</span>
<span class="cp">#define OMAP3430_PRM_VC_SMPS_SA_SA1_MASK		(0x7f &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_PRM_VC_SMPS_SA_SA0_SHIFT		0</span>
<span class="cp">#define OMAP3430_PRM_VC_SMPS_SA_SA0_MASK		(0x7f &lt;&lt; 0)</span>

<span class="cm">/* PRM_VC_SMPS_VOL_RA */</span>
<span class="cp">#define OMAP3430_VOLRA1_SHIFT				16</span>
<span class="cp">#define OMAP3430_VOLRA1_MASK				(0xff &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_VOLRA0_SHIFT				0</span>
<span class="cp">#define OMAP3430_VOLRA0_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VC_SMPS_CMD_RA */</span>
<span class="cp">#define OMAP3430_CMDRA1_SHIFT				16</span>
<span class="cp">#define OMAP3430_CMDRA1_MASK				(0xff &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_CMDRA0_SHIFT				0</span>
<span class="cp">#define OMAP3430_CMDRA0_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VC_CMD_VAL_0 specific bits */</span>
<span class="cp">#define OMAP3430_VC_CMD_ON_SHIFT			24</span>
<span class="cp">#define OMAP3430_VC_CMD_ON_MASK				(0xFF &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_VC_CMD_ONLP_SHIFT			16</span>
<span class="cp">#define OMAP3430_VC_CMD_ONLP_MASK			(0xFF &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_VC_CMD_RET_SHIFT			8</span>
<span class="cp">#define OMAP3430_VC_CMD_RET_MASK			(0xFF &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_VC_CMD_OFF_SHIFT			0</span>
<span class="cp">#define OMAP3430_VC_CMD_OFF_MASK			(0xFF &lt;&lt; 0)</span>

<span class="cm">/* PRM_VC_CMD_VAL_1 specific bits */</span>

<span class="cm">/* PRM_VC_CH_CONF */</span>
<span class="cp">#define OMAP3430_CMD1_MASK				(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP3430_RACEN1_MASK				(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP3430_RAC1_MASK				(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3430_RAV1_MASK				(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP3430_PRM_VC_CH_CONF_SA1_MASK		(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_CMD0_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_RACEN0_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_RAC0_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_RAV0_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_PRM_VC_CH_CONF_SA0_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* PRM_VC_I2C_CFG */</span>
<span class="cp">#define OMAP3430_HSMASTER_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_SREN_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_HSEN_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_MCODE_SHIFT				0</span>
<span class="cp">#define OMAP3430_MCODE_MASK				(0x7 &lt;&lt; 0)</span>

<span class="cm">/* PRM_VC_BYPASS_VAL */</span>
<span class="cp">#define OMAP3430_VALID_MASK				(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_DATA_SHIFT				16</span>
<span class="cp">#define OMAP3430_DATA_MASK				(0xff &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_REGADDR_SHIFT				8</span>
<span class="cp">#define OMAP3430_REGADDR_MASK				(0xff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_SLAVEADDR_SHIFT			0</span>
<span class="cp">#define OMAP3430_SLAVEADDR_MASK				(0x7f &lt;&lt; 0)</span>

<span class="cm">/* PRM_RSTCTRL */</span>
<span class="cp">#define OMAP3430_RST_DPLL3_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_RST_GS_MASK				(1 &lt;&lt; 1)</span>

<span class="cm">/* PRM_RSTTIME */</span>
<span class="cp">#define OMAP3430_RSTTIME2_SHIFT				8</span>
<span class="cp">#define OMAP3430_RSTTIME2_MASK				(0x1f &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_RSTTIME1_SHIFT				0</span>
<span class="cp">#define OMAP3430_RSTTIME1_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRM_RSTST */</span>
<span class="cp">#define OMAP3430_ICECRUSHER_RST_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_ICEPICK_RST_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_VDD2_VOLTAGE_MANAGER_RST_MASK		(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_VDD1_VOLTAGE_MANAGER_RST_MASK		(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_EXTERNAL_WARM_RST_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_SECURE_WD_RST_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_MPU_WD_RST_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_SECURITY_VIOL_RST_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_GLOBAL_SW_RST_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_GLOBAL_COLD_RST_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* PRM_VOLTCTRL */</span>
<span class="cp">#define OMAP3430_SEL_VMODE_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_SEL_OFF_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_AUTO_OFF_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_AUTO_RET_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_AUTO_SLEEP_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* PRM_SRAM_PCHARGE */</span>
<span class="cp">#define OMAP3430_PCHARGE_TIME_SHIFT			0</span>
<span class="cp">#define OMAP3430_PCHARGE_TIME_MASK			(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRM_CLKSRC_CTRL */</span>
<span class="cp">#define OMAP3430_SYSCLKDIV_SHIFT			6</span>
<span class="cp">#define OMAP3430_SYSCLKDIV_MASK				(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_AUTOEXTCLKMODE_SHIFT			3</span>
<span class="cp">#define OMAP3430_AUTOEXTCLKMODE_MASK			(0x3 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_SYSCLKSEL_SHIFT			0</span>
<span class="cp">#define OMAP3430_SYSCLKSEL_MASK				(0x3 &lt;&lt; 0)</span>

<span class="cm">/* PRM_VOLTSETUP1 */</span>
<span class="cp">#define OMAP3430_SETUP_TIME2_SHIFT			16</span>
<span class="cp">#define OMAP3430_SETUP_TIME2_MASK			(0xffff &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_SETUP_TIME1_SHIFT			0</span>
<span class="cp">#define OMAP3430_SETUP_TIME1_MASK			(0xffff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VOLTOFFSET */</span>
<span class="cp">#define OMAP3430_OFFSET_TIME_SHIFT			0</span>
<span class="cp">#define OMAP3430_OFFSET_TIME_MASK			(0xffff &lt;&lt; 0)</span>

<span class="cm">/* PRM_CLKSETUP */</span>
<span class="cp">#define OMAP3430_SETUP_TIME_SHIFT			0</span>
<span class="cp">#define OMAP3430_SETUP_TIME_MASK			(0xffff &lt;&lt; 0)</span>

<span class="cm">/* PRM_POLCTRL */</span>
<span class="cp">#define OMAP3430_OFFMODE_POL_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_CLKOUT_POL_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_CLKREQ_POL_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_EXTVOL_POL_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* PRM_VOLTSETUP2 */</span>
<span class="cp">#define OMAP3430_OFFMODESETUPTIME_SHIFT			0</span>
<span class="cp">#define OMAP3430_OFFMODESETUPTIME_MASK			(0xffff &lt;&lt; 0)</span>

<span class="cm">/* PRM_VP1_CONFIG specific bits */</span>

<span class="cm">/* PRM_VP1_VSTEPMIN specific bits */</span>

<span class="cm">/* PRM_VP1_VSTEPMAX specific bits */</span>

<span class="cm">/* PRM_VP1_VLIMITTO specific bits */</span>

<span class="cm">/* PRM_VP1_VOLTAGE specific bits */</span>

<span class="cm">/* PRM_VP1_STATUS specific bits */</span>

<span class="cm">/* PRM_VP2_CONFIG specific bits */</span>

<span class="cm">/* PRM_VP2_VSTEPMIN specific bits */</span>

<span class="cm">/* PRM_VP2_VSTEPMAX specific bits */</span>

<span class="cm">/* PRM_VP2_VLIMITTO specific bits */</span>

<span class="cm">/* PRM_VP2_VOLTAGE specific bits */</span>

<span class="cm">/* PRM_VP2_STATUS specific bits */</span>

<span class="cm">/* RM_RSTST_NEON specific bits */</span>

<span class="cm">/* PM_WKDEP_NEON specific bits */</span>

<span class="cm">/* PM_PWSTCTRL_NEON specific bits */</span>

<span class="cm">/* PM_PWSTST_NEON specific bits */</span>

<span class="cm">/* PM_PREPWSTST_NEON specific bits */</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
