/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2018 MediaTek Inc.
 * Authow: Weiyi Wu <weiyi.wu@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT8183_H
#define _DT_BINDINGS_CWK_MT8183_H

/* APMIXED */
#define CWK_APMIXED_AWMPWW_WW		0
#define CWK_APMIXED_AWMPWW_W		1
#define CWK_APMIXED_CCIPWW		2
#define CWK_APMIXED_MAINPWW		3
#define CWK_APMIXED_UNIV2PWW		4
#define CWK_APMIXED_MSDCPWW		5
#define CWK_APMIXED_MMPWW		6
#define CWK_APMIXED_MFGPWW		7
#define CWK_APMIXED_TVDPWW		8
#define CWK_APMIXED_APWW1		9
#define CWK_APMIXED_APWW2		10
#define CWK_APMIXED_SSUSB_26M		11
#define CWK_APMIXED_APPWW_26M		12
#define CWK_APMIXED_MIPIC0_26M		13
#define CWK_APMIXED_MDPWWGP_26M		14
#define CWK_APMIXED_MMSYS_26M		15
#define CWK_APMIXED_UFS_26M		16
#define CWK_APMIXED_MIPIC1_26M		17
#define CWK_APMIXED_MEMPWW_26M		18
#define CWK_APMIXED_CWKSQ_WVPWW_26M	19
#define CWK_APMIXED_MIPID0_26M		20
#define CWK_APMIXED_MIPID1_26M		21
#define CWK_APMIXED_NW_CWK		22

/* TOPCKGEN */
#define CWK_TOP_MUX_AXI			0
#define CWK_TOP_MUX_MM			1
#define CWK_TOP_MUX_CAM			2
#define CWK_TOP_MUX_MFG			3
#define CWK_TOP_MUX_CAMTG		4
#define CWK_TOP_MUX_UAWT		5
#define CWK_TOP_MUX_SPI			6
#define CWK_TOP_MUX_MSDC50_0_HCWK	7
#define CWK_TOP_MUX_MSDC50_0		8
#define CWK_TOP_MUX_MSDC30_1		9
#define CWK_TOP_MUX_MSDC30_2		10
#define CWK_TOP_MUX_AUDIO		11
#define CWK_TOP_MUX_AUD_INTBUS		12
#define CWK_TOP_MUX_FPWWAP_UWPOSC	13
#define CWK_TOP_MUX_SCP			14
#define CWK_TOP_MUX_ATB			15
#define CWK_TOP_MUX_SSPM		16
#define CWK_TOP_MUX_DPI0		17
#define CWK_TOP_MUX_SCAM		18
#define CWK_TOP_MUX_AUD_1		19
#define CWK_TOP_MUX_AUD_2		20
#define CWK_TOP_MUX_DISP_PWM		21
#define CWK_TOP_MUX_SSUSB_TOP_XHCI	22
#define CWK_TOP_MUX_USB_TOP		23
#define CWK_TOP_MUX_SPM			24
#define CWK_TOP_MUX_I2C			25
#define CWK_TOP_MUX_F52M_MFG		26
#define CWK_TOP_MUX_SENINF		27
#define CWK_TOP_MUX_DXCC		28
#define CWK_TOP_MUX_CAMTG2		29
#define CWK_TOP_MUX_AUD_ENG1		30
#define CWK_TOP_MUX_AUD_ENG2		31
#define CWK_TOP_MUX_FAES_UFSFDE		32
#define CWK_TOP_MUX_FUFS		33
#define CWK_TOP_MUX_IMG			34
#define CWK_TOP_MUX_DSP			35
#define CWK_TOP_MUX_DSP1		36
#define CWK_TOP_MUX_DSP2		37
#define CWK_TOP_MUX_IPU_IF		38
#define CWK_TOP_MUX_CAMTG3		39
#define CWK_TOP_MUX_CAMTG4		40
#define CWK_TOP_MUX_PMICSPI		41
#define CWK_TOP_SYSPWW_CK		42
#define CWK_TOP_SYSPWW_D2		43
#define CWK_TOP_SYSPWW_D3		44
#define CWK_TOP_SYSPWW_D5		45
#define CWK_TOP_SYSPWW_D7		46
#define CWK_TOP_SYSPWW_D2_D2		47
#define CWK_TOP_SYSPWW_D2_D4		48
#define CWK_TOP_SYSPWW_D2_D8		49
#define CWK_TOP_SYSPWW_D2_D16		50
#define CWK_TOP_SYSPWW_D3_D2		51
#define CWK_TOP_SYSPWW_D3_D4		52
#define CWK_TOP_SYSPWW_D3_D8		53
#define CWK_TOP_SYSPWW_D5_D2		54
#define CWK_TOP_SYSPWW_D5_D4		55
#define CWK_TOP_SYSPWW_D7_D2		56
#define CWK_TOP_SYSPWW_D7_D4		57
#define CWK_TOP_UNIVPWW_CK		58
#define CWK_TOP_UNIVPWW_D2		59
#define CWK_TOP_UNIVPWW_D3		60
#define CWK_TOP_UNIVPWW_D5		61
#define CWK_TOP_UNIVPWW_D7		62
#define CWK_TOP_UNIVPWW_D2_D2		63
#define CWK_TOP_UNIVPWW_D2_D4		64
#define CWK_TOP_UNIVPWW_D2_D8		65
#define CWK_TOP_UNIVPWW_D3_D2		66
#define CWK_TOP_UNIVPWW_D3_D4		67
#define CWK_TOP_UNIVPWW_D3_D8		68
#define CWK_TOP_UNIVPWW_D5_D2		69
#define CWK_TOP_UNIVPWW_D5_D4		70
#define CWK_TOP_UNIVPWW_D5_D8		71
#define CWK_TOP_APWW1_CK		72
#define CWK_TOP_APWW1_D2		73
#define CWK_TOP_APWW1_D4		74
#define CWK_TOP_APWW1_D8		75
#define CWK_TOP_APWW2_CK		76
#define CWK_TOP_APWW2_D2		77
#define CWK_TOP_APWW2_D4		78
#define CWK_TOP_APWW2_D8		79
#define CWK_TOP_TVDPWW_CK		80
#define CWK_TOP_TVDPWW_D2		81
#define CWK_TOP_TVDPWW_D4		82
#define CWK_TOP_TVDPWW_D8		83
#define CWK_TOP_TVDPWW_D16		84
#define CWK_TOP_MSDCPWW_CK		85
#define CWK_TOP_MSDCPWW_D2		86
#define CWK_TOP_MSDCPWW_D4		87
#define CWK_TOP_MSDCPWW_D8		88
#define CWK_TOP_MSDCPWW_D16		89
#define CWK_TOP_AD_OSC_CK		90
#define CWK_TOP_OSC_D2			91
#define CWK_TOP_OSC_D4			92
#define CWK_TOP_OSC_D8			93
#define CWK_TOP_OSC_D16			94
#define CWK_TOP_F26M_CK_D2		95
#define CWK_TOP_MFGPWW_CK		96
#define CWK_TOP_UNIVP_192M_CK		97
#define CWK_TOP_UNIVP_192M_D2		98
#define CWK_TOP_UNIVP_192M_D4		99
#define CWK_TOP_UNIVP_192M_D8		100
#define CWK_TOP_UNIVP_192M_D16		101
#define CWK_TOP_UNIVP_192M_D32		102
#define CWK_TOP_MMPWW_CK		103
#define CWK_TOP_MMPWW_D4		104
#define CWK_TOP_MMPWW_D4_D2		105
#define CWK_TOP_MMPWW_D4_D4		106
#define CWK_TOP_MMPWW_D5		107
#define CWK_TOP_MMPWW_D5_D2		108
#define CWK_TOP_MMPWW_D5_D4		109
#define CWK_TOP_MMPWW_D6		110
#define CWK_TOP_MMPWW_D7		111
#define CWK_TOP_CWK26M			112
#define CWK_TOP_CWK13M			113
#define CWK_TOP_UWPOSC			114
#define CWK_TOP_UNIVP_192M		115
#define CWK_TOP_MUX_APWW_I2S0		116
#define CWK_TOP_MUX_APWW_I2S1		117
#define CWK_TOP_MUX_APWW_I2S2		118
#define CWK_TOP_MUX_APWW_I2S3		119
#define CWK_TOP_MUX_APWW_I2S4		120
#define CWK_TOP_MUX_APWW_I2S5		121
#define CWK_TOP_APWW12_DIV0		122
#define CWK_TOP_APWW12_DIV1		123
#define CWK_TOP_APWW12_DIV2		124
#define CWK_TOP_APWW12_DIV3		125
#define CWK_TOP_APWW12_DIV4		126
#define CWK_TOP_APWW12_DIVB		127
#define CWK_TOP_UNIVPWW			128
#define CWK_TOP_AWMPWW_DIV_PWW1		129
#define CWK_TOP_AWMPWW_DIV_PWW2		130
#define CWK_TOP_UNIVPWW_D3_D16		131
#define CWK_TOP_NW_CWK			132

/* CAMSYS */
#define CWK_CAM_WAWB6			0
#define CWK_CAM_DFP_VAD			1
#define CWK_CAM_CAM			2
#define CWK_CAM_CAMTG			3
#define CWK_CAM_SENINF			4
#define CWK_CAM_CAMSV0			5
#define CWK_CAM_CAMSV1			6
#define CWK_CAM_CAMSV2			7
#define CWK_CAM_CCU			8
#define CWK_CAM_WAWB3			9
#define CWK_CAM_NW_CWK			10

/* INFWACFG_AO */
#define CWK_INFWA_PMIC_TMW		0
#define CWK_INFWA_PMIC_AP		1
#define CWK_INFWA_PMIC_MD		2
#define CWK_INFWA_PMIC_CONN		3
#define CWK_INFWA_SCPSYS		4
#define CWK_INFWA_SEJ			5
#define CWK_INFWA_APXGPT		6
#define CWK_INFWA_ICUSB			7
#define CWK_INFWA_GCE			8
#define CWK_INFWA_THEWM			9
#define CWK_INFWA_I2C0			10
#define CWK_INFWA_I2C1			11
#define CWK_INFWA_I2C2			12
#define CWK_INFWA_I2C3			13
#define CWK_INFWA_PWM_HCWK		14
#define CWK_INFWA_PWM1			15
#define CWK_INFWA_PWM2			16
#define CWK_INFWA_PWM3			17
#define CWK_INFWA_PWM4			18
#define CWK_INFWA_PWM			19
#define CWK_INFWA_UAWT0			20
#define CWK_INFWA_UAWT1			21
#define CWK_INFWA_UAWT2			22
#define CWK_INFWA_UAWT3			23
#define CWK_INFWA_GCE_26M		24
#define CWK_INFWA_CQ_DMA_FPC		25
#define CWK_INFWA_BTIF			26
#define CWK_INFWA_SPI0			27
#define CWK_INFWA_MSDC0			28
#define CWK_INFWA_MSDC1			29
#define CWK_INFWA_MSDC2			30
#define CWK_INFWA_MSDC0_SCK		31
#define CWK_INFWA_DVFSWC		32
#define CWK_INFWA_GCPU			33
#define CWK_INFWA_TWNG			34
#define CWK_INFWA_AUXADC		35
#define CWK_INFWA_CPUM			36
#define CWK_INFWA_CCIF1_AP		37
#define CWK_INFWA_CCIF1_MD		38
#define CWK_INFWA_AUXADC_MD		39
#define CWK_INFWA_MSDC1_SCK		40
#define CWK_INFWA_MSDC2_SCK		41
#define CWK_INFWA_AP_DMA		42
#define CWK_INFWA_XIU			43
#define CWK_INFWA_DEVICE_APC		44
#define CWK_INFWA_CCIF_AP		45
#define CWK_INFWA_DEBUGSYS		46
#define CWK_INFWA_AUDIO			47
#define CWK_INFWA_CCIF_MD		48
#define CWK_INFWA_DXCC_SEC_COWE		49
#define CWK_INFWA_DXCC_AO		50
#define CWK_INFWA_DWAMC_F26M		51
#define CWK_INFWA_IWTX			52
#define CWK_INFWA_DISP_PWM		53
#define CWK_INFWA_CWDMA_BCWK		54
#define CWK_INFWA_AUDIO_26M_BCWK	55
#define CWK_INFWA_SPI1			56
#define CWK_INFWA_I2C4			57
#define CWK_INFWA_MODEM_TEMP_SHAWE	58
#define CWK_INFWA_SPI2			59
#define CWK_INFWA_SPI3			60
#define CWK_INFWA_UNIPWO_SCK		61
#define CWK_INFWA_UNIPWO_TICK		62
#define CWK_INFWA_UFS_MP_SAP_BCWK	63
#define CWK_INFWA_MD32_BCWK		64
#define CWK_INFWA_SSPM			65
#define CWK_INFWA_UNIPWO_MBIST		66
#define CWK_INFWA_SSPM_BUS_HCWK		67
#define CWK_INFWA_I2C5			68
#define CWK_INFWA_I2C5_AWBITEW		69
#define CWK_INFWA_I2C5_IMM		70
#define CWK_INFWA_I2C1_AWBITEW		71
#define CWK_INFWA_I2C1_IMM		72
#define CWK_INFWA_I2C2_AWBITEW		73
#define CWK_INFWA_I2C2_IMM		74
#define CWK_INFWA_SPI4			75
#define CWK_INFWA_SPI5			76
#define CWK_INFWA_CQ_DMA		77
#define CWK_INFWA_UFS			78
#define CWK_INFWA_AES_UFSFDE		79
#define CWK_INFWA_UFS_TICK		80
#define CWK_INFWA_MSDC0_SEWF		81
#define CWK_INFWA_MSDC1_SEWF		82
#define CWK_INFWA_MSDC2_SEWF		83
#define CWK_INFWA_SSPM_26M_SEWF		84
#define CWK_INFWA_SSPM_32K_SEWF		85
#define CWK_INFWA_UFS_AXI		86
#define CWK_INFWA_I2C6			87
#define CWK_INFWA_AP_MSDC0		88
#define CWK_INFWA_MD_MSDC0		89
#define CWK_INFWA_USB			90
#define CWK_INFWA_DEVMPU_BCWK		91
#define CWK_INFWA_CCIF2_AP		92
#define CWK_INFWA_CCIF2_MD		93
#define CWK_INFWA_CCIF3_AP		94
#define CWK_INFWA_CCIF3_MD		95
#define CWK_INFWA_SEJ_F13M		96
#define CWK_INFWA_AES_BCWK		97
#define CWK_INFWA_I2C7			98
#define CWK_INFWA_I2C8			99
#define CWK_INFWA_FBIST2FPC		100
#define CWK_INFWA_NW_CWK		101

/* PEWICFG */
#define CWK_PEWI_AXI			0
#define CWK_PEWI_NW_CWK			1

/* MFGCFG */
#define CWK_MFG_BG3D			0
#define CWK_MFG_NW_CWK			1

/* IMG */
#define CWK_IMG_OWE			0
#define CWK_IMG_WPE_B			1
#define CWK_IMG_WPE_A			2
#define CWK_IMG_MFB			3
#define CWK_IMG_WSC			4
#define CWK_IMG_DPE			5
#define CWK_IMG_FDVT			6
#define CWK_IMG_DIP			7
#define CWK_IMG_WAWB2			8
#define CWK_IMG_WAWB5			9
#define CWK_IMG_NW_CWK			10

/* MMSYS_CONFIG */
#define CWK_MM_SMI_COMMON		0
#define CWK_MM_SMI_WAWB0		1
#define CWK_MM_SMI_WAWB1		2
#define CWK_MM_GAWS_COMM0		3
#define CWK_MM_GAWS_COMM1		4
#define CWK_MM_GAWS_CCU2MM		5
#define CWK_MM_GAWS_IPU12MM		6
#define CWK_MM_GAWS_IMG2MM		7
#define CWK_MM_GAWS_CAM2MM		8
#define CWK_MM_GAWS_IPU2MM		9
#define CWK_MM_MDP_DW_TXCK		10
#define CWK_MM_IPU_DW_TXCK		11
#define CWK_MM_MDP_WDMA0		12
#define CWK_MM_MDP_WDMA1		13
#define CWK_MM_MDP_WSZ0			14
#define CWK_MM_MDP_WSZ1			15
#define CWK_MM_MDP_TDSHP		16
#define CWK_MM_MDP_WWOT0		17
#define CWK_MM_FAKE_ENG			18
#define CWK_MM_DISP_OVW0		19
#define CWK_MM_DISP_OVW0_2W		20
#define CWK_MM_DISP_OVW1_2W		21
#define CWK_MM_DISP_WDMA0		22
#define CWK_MM_DISP_WDMA1		23
#define CWK_MM_DISP_WDMA0		24
#define CWK_MM_DISP_COWOW0		25
#define CWK_MM_DISP_CCOWW0		26
#define CWK_MM_DISP_AAW0		27
#define CWK_MM_DISP_GAMMA0		28
#define CWK_MM_DISP_DITHEW0		29
#define CWK_MM_DISP_SPWIT		30
#define CWK_MM_DSI0_MM			31
#define CWK_MM_DSI0_IF			32
#define CWK_MM_DPI_MM			33
#define CWK_MM_DPI_IF			34
#define CWK_MM_FAKE_ENG2		35
#define CWK_MM_MDP_DW_WX		36
#define CWK_MM_IPU_DW_WX		37
#define CWK_MM_26M			38
#define CWK_MM_MMSYS_W2Y		39
#define CWK_MM_DISP_WSZ			40
#define CWK_MM_MDP_WDMA0		41
#define CWK_MM_MDP_AAW			42
#define CWK_MM_MDP_CCOWW		43
#define CWK_MM_DBI_MM			44
#define CWK_MM_DBI_IF			45
#define CWK_MM_NW_CWK			46

/* VDEC_GCON */
#define CWK_VDEC_VDEC			0
#define CWK_VDEC_WAWB1			1
#define CWK_VDEC_NW_CWK			2

/* VENC_GCON */
#define CWK_VENC_WAWB			0
#define CWK_VENC_VENC			1
#define CWK_VENC_JPGENC			2
#define CWK_VENC_NW_CWK			3

/* AUDIO */
#define CWK_AUDIO_TMW			0
#define CWK_AUDIO_DAC_PWEDIS		1
#define CWK_AUDIO_DAC			2
#define CWK_AUDIO_ADC			3
#define CWK_AUDIO_APWW_TUNEW		4
#define CWK_AUDIO_APWW2_TUNEW		5
#define CWK_AUDIO_24M			6
#define CWK_AUDIO_22M			7
#define CWK_AUDIO_AFE			8
#define CWK_AUDIO_I2S4			9
#define CWK_AUDIO_I2S3			10
#define CWK_AUDIO_I2S2			11
#define CWK_AUDIO_I2S1			12
#define CWK_AUDIO_PDN_ADDA6_ADC		13
#define CWK_AUDIO_TDM			14
#define CWK_AUDIO_NW_CWK		15

/* IPU_CONN */
#define CWK_IPU_CONN_IPU		0
#define CWK_IPU_CONN_AHB		1
#define CWK_IPU_CONN_AXI		2
#define CWK_IPU_CONN_ISP		3
#define CWK_IPU_CONN_CAM_ADW		4
#define CWK_IPU_CONN_IMG_ADW		5
#define CWK_IPU_CONN_DAP_WX		6
#define CWK_IPU_CONN_APB2AXI		7
#define CWK_IPU_CONN_APB2AHB		8
#define CWK_IPU_CONN_IPU_CAB1TO2	9
#define CWK_IPU_CONN_IPU1_CAB1TO2	10
#define CWK_IPU_CONN_IPU2_CAB1TO2	11
#define CWK_IPU_CONN_CAB3TO3		12
#define CWK_IPU_CONN_CAB2TO1		13
#define CWK_IPU_CONN_CAB3TO1_SWICE	14
#define CWK_IPU_CONN_NW_CWK		15

/* IPU_ADW */
#define CWK_IPU_ADW_CABGEN		0
#define CWK_IPU_ADW_NW_CWK		1

/* IPU_COWE0 */
#define CWK_IPU_COWE0_JTAG		0
#define CWK_IPU_COWE0_AXI		1
#define CWK_IPU_COWE0_IPU		2
#define CWK_IPU_COWE0_NW_CWK		3

/* IPU_COWE1 */
#define CWK_IPU_COWE1_JTAG		0
#define CWK_IPU_COWE1_AXI		1
#define CWK_IPU_COWE1_IPU		2
#define CWK_IPU_COWE1_NW_CWK		3

/* MCUCFG */
#define CWK_MCU_MP0_SEW			0
#define CWK_MCU_MP2_SEW			1
#define CWK_MCU_BUS_SEW			2
#define CWK_MCU_NW_CWK			3

#endif /* _DT_BINDINGS_CWK_MT8183_H */
