# Winograd
In this project, I utilize Chisel, a popular language using for agile hardware description, to generated the corresponding Verilog used by FPGA. The project not only includes the algorithm, but it also has the SRAM operations to meet the special reading demand of Winograd Algorithm. 
