# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ps2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/FACULTATE/Anul\ 2/Sem\ 2/scoala\ de\ vara\ fpga/ps2 {E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/ps2/ps2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ps2
# 
# Top level modules:
# 	ps2
# vlog -vlog01compat -work work +incdir+E:/FACULTATE/Anul\ 2/Sem\ 2/scoala\ de\ vara\ fpga/ps2 {E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/ps2/SIPO.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SIPO
# 
# Top level modules:
# 	SIPO
# vlog -vlog01compat -work work +incdir+E:/FACULTATE/Anul\ 2/Sem\ 2/scoala\ de\ vara\ fpga/ps2 {E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/ps2/verificare.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module verificare
# 
# Top level modules:
# 	verificare
# vlog -vlog01compat -work work +incdir+E:/FACULTATE/Anul\ 2/Sem\ 2/scoala\ de\ vara\ fpga/ps2 {E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/ps2/latch_D_ck.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module latch_D_ck
# 
# Top level modules:
# 	latch_D_ck
# 
# vlog -vlog01compat -work work +incdir+E:/FACULTATE/Anul\ 2/Sem\ 2/scoala\ de\ vara\ fpga/ps2 {E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/ps2/test.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test
# 
# Top level modules:
# 	test
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test 
# Loading work.test
# Loading work.ps2
# Loading work.latch_D_ck
# Loading work.SIPO
# Loading work.verificare
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module test at E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/ps2/test.v line 221
# Simulation Breakpoint: Break in Module test at E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/ps2/test.v line 221
# MACRO ./ps2_run_msim_rtl_verilog.do PAUSED at line 20
