module wideexpr_00853(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[2]?s5:$signed($signed(4'sb1111))))<<<(-(s1));
  assign y1 = -((+((4'sb0001)<<((-(+((s0)>=(6'sb001100))))>>>(((1'sb0)|((2'sb00)<<<(s1)))<<(+(4'sb0011))))))<<(4'sb0010));
  assign y2 = ($unsigned({4{(($signed($unsigned((4'sb1110)<<(u2))))^(s6))==($signed(+((~|(4'sb0110))!=(&(s0)))))}}))+(+(($signed($unsigned(((ctrl[7]?$signed(6'sb101011):(6'sb110000)^(s6)))<(2'sb00))))|((ctrl[6]?4'sb1001:(ctrl[1]?-((5'sb01111)<=(6'sb000111)):$signed($signed(3'b101)))))));
  assign y3 = $signed(((s0)<<({(1'sb1)-(6'sb100111),4'sb1000,(ctrl[4]?4'b1001:6'b001100),+(s6)}))<(-({3{6'sb110111}})));
  assign y4 = $signed(+(-(3'sb001)));
  assign y5 = (6'sb101101)>>>(((((ctrl[3]?+($signed(s5)):(ctrl[2]?(s6)-(5'sb00110):+(5'sb10110))))^((ctrl[1]?(+(1'b0))>>>(s5):1'sb0)))>>>(({$signed(2'sb10)})<<($unsigned((ctrl[3]?(s6)&(6'sb111011):$signed(u0))))))<<<(s5));
  assign y6 = s3;
  assign y7 = s2;
endmodule
