
vcs +v2k -sverilog +lint=all,noVCDE,noUI -lca -debug_access+all +memcbk -full64 -timescale=1ns/10ps -f seqdet.flist 
./simv
