 # FPHUB-RISCV: Floating-Point HUB Unit for RISC-V

Grant  RPDC2023-145800-I00 funded by:
![Logos of the Spanish Government, European Union NextGenerationEU, Spanish Recovery and Resilience Plans, and Spanish State Research Agency.](res/MICIU+NextG+PRTR+AEI.svg "Logos")

## Overview

**FPHUB-RISCV** is an open-source project developing a Floating-Point Unit (FPU) for the **RISC-V** architecture, designed for low-power and resource-constrained applications. This unit is based on the **FPHUB format**, an alternative to IEEE 754 that simplifies hardware complexity while maintaining computational precision.

The **FPHUB format** is a novel floating-point representation that reduces hardware complexity and power consumption while preserving numerical precision. It achieves this by modifying the significand structure, eliminating subnormal numbers, and supporting only rounding-to-nearest, making it an efficient alternative for embedded and low-power computing environments.

## Licensing & Patents

This project is open-source, but certain aspects of the **FPHUB format** are covered by **Spanish patents** held by the **Universidad de Málaga**. Commercial use within Spain may require a **technology transfer agreement**.

## Acknowledgments

This project is funded by the **Spanish Government** under **Next Generation EU** and supported by the Universidad de Málaga.

## References

- Hormigo, J., & Villalba, J. (2015). Optimizing DSP circuits by a new family of arithmetic operators. *Conference Record - Asilomar Conference on Signals, Systems and Computers*, 2015-April, 871–875. [https://doi.org/10.1109/ACSSC.2014.7094576](https://doi.org/10.1109/ACSSC.2014.7094576)

- Hormigo, J., & Villalba, J. (2016). Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems under Round-to-Nearest. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 24(6), 2369–2377. [https://doi.org/10.1109/TVLSI.2015.2502318](https://doi.org/10.1109/TVLSI.2015.2502318)

- Villalba-Moreno, J. (2016). Digit Recurrence Floating-Point Division under HUB Format. *Proceedings - Symposium on Computer Arithmetic*, 2016-September, 79–86. [https://doi.org/10.1109/ARITH.2016.17](https://doi.org/10.1109/ARITH.2016.17)

- Hormigo, J., & Villalba, J. (2017). HUB Floating Point for Improving FPGA Implementations of DSP Applications. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 64(3), 319–323. [https://doi.org/10.1109/TCSII.2016.2563798](https://doi.org/10.1109/TCSII.2016.2563798)

- Villalba-Moreno, J., & Hormigo, J. (2017). Floating point square root under HUB format. *Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017*, 447–454. [https://doi.org/10.1109/ICCD.2017.79](https://doi.org/10.1109/ICCD.2017.79)

- Villalba-Moreno, J., Hormigo, J., & Gonzalez-Navarro, S. (2018). Unbiased Rounding for HUB Floating-Point Addition. *IEEE Transactions on Computers*, 67(9), 1359–1365. [https://doi.org/10.1109/TC.2018.2807429](https://doi.org/10.1109/TC.2018.2807429)

- Villalba, J., Hormigo, J., & Gonzalez-Navarro, S. (2019). Fast HUB Floating-Point Adder for FPGA. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 66(6), 1028–1032. [https://doi.org/10.1109/TCSII.2018.2873194](https://doi.org/10.1109/TCSII.2018.2873194)

- Villalba-Moreno, J., Hormigo, J., & Jaime, F. (2019). Reproducible Summation under HUB Format. *Proceedings - Symposium on Computer Arithmetic*, 2019-June, 38–45. [https://doi.org/10.1109/ARITH.2019.00015](https://doi.org/10.1109/ARITH.2019.00015)

- Hormigo, J., Villalba-Moreno, J., & Gonzalez-Navarro, S. (2020). Floating-Point Fused Multiply-Add under HUB Format. *Proceedings - Symposium on Computer Arithmetic*, 2020-June, 1–8. [https://doi.org/10.1109/ARITH48897.2020.00010](https://doi.org/10.1109/ARITH48897.2020.00010)
