INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/carry adder/carry adder.srcs/sim_1/new/carry_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
