// Seed: 366925583
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    output id_9,
    output logic id_10
);
  assign id_0 = id_6;
endmodule
