$date
	Sun Sep 16 14:39:43 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$scope module multiplexer $end
$var wire 1 ! add0inv $end
$var wire 1 " add1inv $end
$var wire 1 # address0 $end
$var wire 1 $ address1 $end
$var wire 1 % in0 $end
$var wire 1 & in1 $end
$var wire 1 ' in2 $end
$var wire 1 ( in3 $end
$var wire 1 ) is0 $end
$var wire 1 * is1 $end
$var wire 1 + is2 $end
$var wire 1 , is3 $end
$var wire 1 - out $end
$var wire 1 . out0 $end
$var wire 1 / out01 $end
$var wire 1 0 out1 $end
$var wire 1 1 out2 $end
$var wire 1 2 out23 $end
$var wire 1 3 out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
0(
0'
0&
1%
0$
0#
x"
x!
$end
#50000
1"
1!
03
01
00
0,
0+
0*
#100000
1)
02
#150000
1.
#200000
1/
#250000
1-
#1000000
1&
0%
1#
#1050000
0.
0!
1*
#1100000
0/
0)
10
#1150000
0-
1/
#1200000
1-
#2000000
1'
0&
1$
0#
#2050000
00
0"
1!
0*
#2100000
0/
1+
#2150000
0-
11
#2200000
12
#2250000
1-
#3000000
1(
0'
1#
#3050000
01
0!
1,
#3100000
02
0+
13
#3150000
0-
12
#3200000
1-
#4000000
1'
1&
0$
0#
#4050000
1"
1!
0,
#4100000
1)
03
#4150000
02
#4200000
0-
#5000000
0&
1%
1#
#5050000
1.
0!
1*
#5100000
1/
0)
#5150000
1-
0.
#5200000
0/
#5250000
0-
#6000000
0'
1&
1$
0#
#6050000
10
0"
1!
0*
#6100000
1/
1+
00
#6150000
1-
0/
#6200000
0-
#7000000
0(
1'
1#
#7050000
11
0!
1,
#7100000
12
0+
#7150000
1-
01
#7200000
02
#7250000
0-
#8000000
