// Seed: 3276377317
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    output uwire id_5
);
  wire id_7;
  wire id_8;
  assign id_7 = id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input supply0 id_2,
    output wor id_3,
    output wire id_4,
    output wire id_5,
    output wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    output wire id_10,
    input wand id_11,
    input tri1 id_12,
    output tri0 id_13
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_11,
      id_11,
      id_9,
      id_4
  );
endmodule
