Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: dmardtop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dmardtop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dmardtop"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : dmardtop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sram.v" in library work
Compiling verilog file "gray_to_binary.v" in library work
Module <sram> compiled
Compiling verilog file "binary_to_gray.v" in library work
Module <gray_to_binary> compiled
Compiling verilog file "roomavail_calc.v" in library work
Module <binary_to_gray> compiled
Compiling verilog file "descriptor_process.v" in library work
Module <roomavail_calc> compiled
Compiling verilog file "descriptor_fetch.v" in library work
Module <descriptor_process> compiled
Compiling verilog file "asynch_fifo.v" in library work
Module <descriptor_fetch> compiled
Compiling verilog file "dmardtop.v" in library work
Module <asynch_fifo> compiled
Module <dmardtop> compiled
No errors in compilation
Analysis of file <"dmardtop.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <dmardtop> in library <work> with parameters.
	DATAFIFO_PTR = "00000000000000000000000000001000"
	DATAFIFO_WIDTH = "00000000000000000000000000100000"
	DESCPFIFO_PTR = "00000000000000000000000000000100"
	DESCPFIFO_WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <descriptor_fetch> in library <work> with parameters.
	CHECK_FIFOROOM = "11"
	IDLE = "00"
	WAIT_ACK = "01"
	WAIT_DESCP = "10"

Analyzing hierarchy for module <descriptor_process> in library <work> with parameters.
	ASSERT_REQ = "011"
	DECIDE_LENGTH = "010"
	IDLE = "000"
	INIT_ATTR = "001"
	PKT_LENGTH = "00000000000000000000000000001000"
	WAIT_ACK = "100"

Analyzing hierarchy for module <roomavail_calc> in library <work> with parameters.
	FIFO_DEPTH = "00000000000000000000000010000000"

Analyzing hierarchy for module <asynch_fifo> in library <work> with parameters.
	FIFO_DEPTH = "00000000000000000000000000010000"
	FIFO_PTR = "00000000000000000000000000000100"
	FIFO_TWICEDEPTH_MINUS1 = "00000000000000000000000000011111"
	FIFO_WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <asynch_fifo> in library <work> with parameters.
	FIFO_DEPTH = "00000000000000000000000100000000"
	FIFO_PTR = "00000000000000000000000000001000"
	FIFO_TWICEDEPTH_MINUS1 = "00000000000000000000000111111111"
	FIFO_WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <binary_to_gray> in library <work> with parameters.
	PTR = "00000000000000000000000000000100"

Analyzing hierarchy for module <gray_to_binary> in library <work> with parameters.
	PTR = "00000000000000000000000000000100"

Analyzing hierarchy for module <sram> in library <work> with parameters.
	A_MAX = "00000000000000000000000000010000"
	FIFO_PTR = "00000000000000000000000000000100"
	FIFO_WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <binary_to_gray> in library <work> with parameters.
	PTR = "00000000000000000000000000001000"

Analyzing hierarchy for module <gray_to_binary> in library <work> with parameters.
	PTR = "00000000000000000000000000001000"

Analyzing hierarchy for module <sram> in library <work> with parameters.
	A_MAX = "00000000000000000000000100000000"
	FIFO_PTR = "00000000000000000000000000001000"
	FIFO_WIDTH = "00000000000000000000000000100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <dmardtop>.
	DATAFIFO_PTR = 32'sb00000000000000000000000000001000
	DATAFIFO_WIDTH = 32'sb00000000000000000000000000100000
	DESCPFIFO_PTR = 32'sb00000000000000000000000000000100
	DESCPFIFO_WIDTH = 32'sb00000000000000000000000001000000
Module <dmardtop> is correct for synthesis.
 
Analyzing module <descriptor_fetch> in library <work>.
	CHECK_FIFOROOM = 2'b11
	IDLE = 2'b00
	WAIT_ACK = 2'b01
	WAIT_DESCP = 2'b10
Module <descriptor_fetch> is correct for synthesis.
 
Analyzing module <descriptor_process> in library <work>.
	ASSERT_REQ = 3'b011
	DECIDE_LENGTH = 3'b010
	IDLE = 3'b000
	INIT_ATTR = 3'b001
	PKT_LENGTH = 32'b00000000000000000000000000001000
	WAIT_ACK = 3'b100
Module <descriptor_process> is correct for synthesis.
 
Analyzing module <roomavail_calc> in library <work>.
	FIFO_DEPTH = 32'b00000000000000000000000010000000
Module <roomavail_calc> is correct for synthesis.
 
Analyzing module <asynch_fifo.1> in library <work>.
	FIFO_DEPTH = 32'sb00000000000000000000000000010000
	FIFO_PTR = 32'sb00000000000000000000000000000100
	FIFO_TWICEDEPTH_MINUS1 = 32'sb00000000000000000000000000011111
	FIFO_WIDTH = 32'sb00000000000000000000000001000000
Module <asynch_fifo.1> is correct for synthesis.
 
Analyzing module <binary_to_gray.1> in library <work>.
	PTR = 32'sb00000000000000000000000000000100
Module <binary_to_gray.1> is correct for synthesis.
 
Analyzing module <gray_to_binary.1> in library <work>.
	PTR = 32'sb00000000000000000000000000000100
Module <gray_to_binary.1> is correct for synthesis.
 
Analyzing module <sram.1> in library <work>.
	A_MAX = 32'sb00000000000000000000000000010000
	FIFO_PTR = 32'sb00000000000000000000000000000100
	FIFO_WIDTH = 32'sb00000000000000000000000001000000
Module <sram.1> is correct for synthesis.
 
Analyzing module <asynch_fifo.2> in library <work>.
	FIFO_DEPTH = 32'sb00000000000000000000000100000000
	FIFO_PTR = 32'sb00000000000000000000000000001000
	FIFO_TWICEDEPTH_MINUS1 = 32'sb00000000000000000000000111111111
	FIFO_WIDTH = 32'sb00000000000000000000000000100000
Module <asynch_fifo.2> is correct for synthesis.
 
Analyzing module <binary_to_gray.2> in library <work>.
	PTR = 32'sb00000000000000000000000000001000
Module <binary_to_gray.2> is correct for synthesis.
 
Analyzing module <gray_to_binary.2> in library <work>.
	PTR = 32'sb00000000000000000000000000001000
Module <gray_to_binary.2> is correct for synthesis.
 
Analyzing module <sram.2> in library <work>.
	A_MAX = 32'sb00000000000000000000000100000000
	FIFO_PTR = 32'sb00000000000000000000000000001000
	FIFO_WIDTH = 32'sb00000000000000000000000000100000
Module <sram.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <descriptor_fetch>.
    Related source file is "descriptor_fetch.v".
WARNING:Xst:647 - Input <descp_dword0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <descp_dword1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <descp_dword2<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <fetch_state> of Case statement line 67 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <fetch_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <fetch_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rstb                      (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <fetch_descp>.
    Found 32-bit register for signal <addr_descp>.
    Found 2-bit register for signal <counter>.
    Found 2-bit subtractor for signal <counter_nxt$addsub0000> created at line 108.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <descriptor_fetch> synthesized.


Synthesizing Unit <descriptor_process>.
    Related source file is "descriptor_process.v".
    Found finite state machine <FSM_1> for signal <proc_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rstb                      (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <fetch_data>.
    Found 32-bit register for signal <addr_data>.
    Found 1-bit register for signal <subtract_room>.
    Found 8-bit register for signal <length_data>.
    Found 32-bit adder for signal <addr_data_nxt$addsub0000> created at line 94.
    Found 32-bit comparator greatequal for signal <length_data_nxt$cmp_ge0000> created at line 67.
    Found 8-bit comparator greatequal for signal <proc_state$cmp_ge0000> created at line 73.
    Found 32-bit register for signal <remain_lenth>.
    Found 32-bit subtractor for signal <remain_lenth_nxt$addsub0000> created at line 79.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  74 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <descriptor_process> synthesized.


Synthesizing Unit <roomavail_calc>.
    Related source file is "roomavail_calc.v".
    Found 8-bit register for signal <datafifo_room>.
    Found 8-bit subtractor for signal <datafifo_room_nxt$addsub0000> created at line 28.
    Found 8-bit addsub for signal <datafifo_room_nxt$share0000>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <roomavail_calc> synthesized.


Synthesizing Unit <binary_to_gray_1>.
    Related source file is "binary_to_gray.v".
    Found 4-bit xor2 for signal <gray_value<3:0>>.
Unit <binary_to_gray_1> synthesized.


Synthesizing Unit <gray_to_binary_1>.
    Related source file is "gray_to_binary.v".
    Found 4-bit xor2 for signal <binary_value<3:0>>.
Unit <gray_to_binary_1> synthesized.


Synthesizing Unit <sram_1>.
    Related source file is "sram.v".
    Found 16x64-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 64-bit register for signal <rddata>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <sram_1> synthesized.


Synthesizing Unit <binary_to_gray_2>.
    Related source file is "binary_to_gray.v".
    Found 8-bit xor2 for signal <gray_value<7:0>>.
Unit <binary_to_gray_2> synthesized.


Synthesizing Unit <gray_to_binary_2>.
    Related source file is "gray_to_binary.v".
    Found 8-bit xor2 for signal <binary_value<7:0>>.
Unit <gray_to_binary_2> synthesized.


Synthesizing Unit <sram_2>.
    Related source file is "sram.v".
    Found 256x32-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 32-bit register for signal <rddata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <sram_2> synthesized.


Synthesizing Unit <asynch_fifo_1>.
    Related source file is "asynch_fifo.v".
WARNING:Xst:646 - Signal <rd_ptr_wab_wrclk<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <data_avail>.
    Found 1-bit register for signal <fifo_empty>.
    Found 5-bit register for signal <room_avail>.
    Found 1-bit register for signal <fifo_full>.
    Found 5-bit adder for signal <data_avail_nxt$addsub0000> created at line 229.
    Found 5-bit subtractor for signal <data_avail_nxt$addsub0001> created at line 229.
    Found 6-bit subtractor for signal <data_avail_nxt$sub0000> created at line 229.
    Found 1-bit xor2 for signal <data_avail_nxt$xor0000> created at line 229.
    Found 5-bit comparator equal for signal <fifo_empty_nxt>.
    Found 4-bit comparator equal for signal <fifo_full_nxt$cmp_eq0000> created at line 222.
    Found 1-bit xor2 for signal <fifo_full_nxt$xor0000> created at line 222.
    Found 1-bit register for signal <rd_ptr_snapshot_value>.
    Found 5-bit register for signal <rd_ptr_wab>.
    Found 5-bit register for signal <rd_ptr_wab_gray>.
    Found 5-bit register for signal <rd_ptr_wab_gray_sync1>.
    Found 5-bit register for signal <rd_ptr_wab_gray_sync2>.
    Found 5-bit adder for signal <rd_ptr_wab_nxt$addsub0000> created at line 135.
    Found 5-bit register for signal <rd_ptr_wab_wrclk>.
    Found 5-bit subtractor for signal <room_avail_nxt$addsub0000> created at line 224.
    Found 5-bit adder for signal <room_avail_nxt$addsub0001> created at line 224.
    Found 6-bit subtractor for signal <room_avail_nxt$sub0000> created at line 224.
    Found 1-bit xor2 for signal <room_avail_nxt$xor0000> created at line 224.
    Found 1-bit register for signal <wr_ptr_snapshot_value>.
    Found 5-bit register for signal <wr_ptr_wab>.
    Found 5-bit register for signal <wr_ptr_wab_gray>.
    Found 5-bit register for signal <wr_ptr_wab_gray_sync1>.
    Found 5-bit register for signal <wr_ptr_wab_gray_sync2>.
    Found 5-bit adder for signal <wr_ptr_wab_nxt$addsub0000> created at line 53.
    Found 5-bit register for signal <wr_ptr_wab_rdclk>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <asynch_fifo_1> synthesized.


Synthesizing Unit <asynch_fifo_2>.
    Related source file is "asynch_fifo.v".
WARNING:Xst:646 - Signal <rd_ptr_wab_wrclk<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit register for signal <data_avail>.
    Found 1-bit register for signal <fifo_empty>.
    Found 9-bit register for signal <room_avail>.
    Found 1-bit register for signal <fifo_full>.
    Found 9-bit adder for signal <data_avail_nxt$addsub0000> created at line 229.
    Found 9-bit subtractor for signal <data_avail_nxt$addsub0001> created at line 229.
    Found 10-bit subtractor for signal <data_avail_nxt$sub0000> created at line 229.
    Found 1-bit xor2 for signal <data_avail_nxt$xor0000> created at line 229.
    Found 9-bit comparator equal for signal <fifo_empty_nxt>.
    Found 8-bit comparator equal for signal <fifo_full_nxt$cmp_eq0000> created at line 222.
    Found 1-bit xor2 for signal <fifo_full_nxt$xor0000> created at line 222.
    Found 1-bit register for signal <rd_ptr_snapshot_value>.
    Found 9-bit register for signal <rd_ptr_wab>.
    Found 9-bit register for signal <rd_ptr_wab_gray>.
    Found 9-bit register for signal <rd_ptr_wab_gray_sync1>.
    Found 9-bit register for signal <rd_ptr_wab_gray_sync2>.
    Found 9-bit adder for signal <rd_ptr_wab_nxt$addsub0000> created at line 135.
    Found 9-bit register for signal <rd_ptr_wab_wrclk>.
    Found 9-bit subtractor for signal <room_avail_nxt$addsub0000> created at line 224.
    Found 9-bit adder for signal <room_avail_nxt$addsub0001> created at line 224.
    Found 10-bit subtractor for signal <room_avail_nxt$sub0000> created at line 224.
    Found 1-bit xor2 for signal <room_avail_nxt$xor0000> created at line 224.
    Found 1-bit register for signal <wr_ptr_snapshot_value>.
    Found 9-bit register for signal <wr_ptr_wab>.
    Found 9-bit register for signal <wr_ptr_wab_gray>.
    Found 9-bit register for signal <wr_ptr_wab_gray_sync1>.
    Found 9-bit register for signal <wr_ptr_wab_gray_sync2>.
    Found 9-bit adder for signal <wr_ptr_wab_nxt$addsub0000> created at line 53.
    Found 9-bit register for signal <wr_ptr_wab_rdclk>.
    Summary:
	inferred 112 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <asynch_fifo_2> synthesized.


Synthesizing Unit <dmardtop>.
    Related source file is "dmardtop.v".
WARNING:Xst:646 - Signal <datafifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <datafifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dmardtop> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x64-bit dual-port RAM                               : 1
 256x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 21
 10-bit subtractor                                     : 2
 2-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit adder                                           : 4
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 2
# Registers                                            : 39
 1-bit register                                        : 7
 2-bit register                                        : 1
 32-bit register                                       : 4
 5-bit register                                        : 12
 64-bit register                                       : 1
 8-bit register                                        : 2
 9-bit register                                        : 12
# Comparators                                          : 6
 32-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 1
 9-bit comparator equal                                : 1
# Xors                                                 : 54
 1-bit xor2                                            : 54

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <descriptor_process_0/proc_state/FSM> on signal <proc_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <descriptor_fetch_0/fetch_state/FSM> on signal <fetch_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1290 - Hierarchical block <binary_to_gray_rd> is unconnected in block <asynch_fifo_data>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gray_to_binary_rd> is unconnected in block <asynch_fifo_data>.
   It will be removed from the design.

Synthesizing (advanced) Unit <sram_1>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <rddata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <wrclk>         | rise     |
    |     weA            | connected to signal <wren>          | high     |
    |     addrA          | connected to signal <wrptr>         |          |
    |     diA            | connected to signal <wrdata>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rdclk>         | rise     |
    |     enB            | connected to signal <rden>          | high     |
    |     addrB          | connected to signal <rdptr>         |          |
    |     doB            | connected to signal <rddata>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sram_1> synthesized (advanced).

Synthesizing (advanced) Unit <sram_2>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <rddata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <wrclk>         | rise     |
    |     weA            | connected to signal <wren>          | high     |
    |     addrA          | connected to signal <wrptr>         |          |
    |     diA            | connected to signal <wrdata>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rdclk>         | rise     |
    |     enB            | connected to signal <rden>          | high     |
    |     addrB          | connected to signal <rdptr>         |          |
    |     doB            | connected to signal <rddata>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sram_2> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_ptr_wab_wrclk_4> of sequential type is unconnected in block <asynch_fifo_1>.
WARNING:Xst:2677 - Node <rd_ptr_wab_wrclk_8> of sequential type is unconnected in block <asynch_fifo_2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 2
 16x64-bit dual-port block RAM                         : 1
 256x32-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 21
 2-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit adder                                           : 4
 5-bit subtractor                                      : 4
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 4
# Registers                                            : 287
 Flip-Flops                                            : 287
# Comparators                                          : 6
 32-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 1
 9-bit comparator equal                                : 1
# Xors                                                 : 54
 1-bit xor2                                            : 54

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <rd_ptr_wab_4> in Unit <asynch_fifo_1> is equivalent to the following FF/Latch, which will be removed : <rd_ptr_wab_gray_4> 
INFO:Xst:2261 - The FF/Latch <wr_ptr_wab_4> in Unit <asynch_fifo_1> is equivalent to the following FF/Latch, which will be removed : <wr_ptr_wab_gray_4> 
INFO:Xst:2261 - The FF/Latch <rd_ptr_wab_8> in Unit <asynch_fifo_2> is equivalent to the following FF/Latch, which will be removed : <rd_ptr_wab_gray_8> 
INFO:Xst:2261 - The FF/Latch <wr_ptr_wab_8> in Unit <asynch_fifo_2> is equivalent to the following FF/Latch, which will be removed : <wr_ptr_wab_gray_8> 

Optimizing unit <dmardtop> ...

Optimizing unit <descriptor_fetch> ...
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <descriptor_fetch>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <descriptor_process> ...
INFO:Xst:2261 - The FF/Latch <fetch_data> in Unit <descriptor_process> is equivalent to the following FF/Latch, which will be removed : <proc_state_FSM_FFd1> 

Optimizing unit <roomavail_calc> ...

Optimizing unit <asynch_fifo_1> ...

Optimizing unit <asynch_fifo_2> ...
WARNING:Xst:2677 - Node <asynch_fifo_hdr/rd_ptr_wab_wrclk_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/rd_ptr_wab_wrclk_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/rd_ptr_wab_wrclk_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/rd_ptr_wab_wrclk_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/wr_ptr_wab_rdclk_4> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/wr_ptr_wab_rdclk_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/wr_ptr_wab_rdclk_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/wr_ptr_wab_rdclk_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/wr_ptr_wab_rdclk_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/data_avail_4> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/data_avail_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/data_avail_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/data_avail_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/data_avail_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/room_avail_4> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/room_avail_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/room_avail_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/room_avail_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_hdr/room_avail_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/fifo_empty> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_wrclk_7> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_wrclk_6> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_wrclk_5> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_wrclk_4> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_wrclk_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_wrclk_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_wrclk_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_wrclk_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_8> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_7> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_6> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_5> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_4> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync2_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_8> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_7> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_6> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_5> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_4> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_sync1_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_7> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_6> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_5> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_4> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/rd_ptr_wab_gray_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_8> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_7> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_6> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_5> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_4> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_3> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_2> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_1> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/room_avail_0> of sequential type is unconnected in block <dmardtop>.
WARNING:Xst:2677 - Node <asynch_fifo_data/fifo_full> of sequential type is unconnected in block <dmardtop>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dmardtop, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 222
 Flip-Flops                                            : 222

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dmardtop.ngr
Top Level Output File Name         : dmardtop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 332

Cell Usage :
# BELS                             : 734
#      GND                         : 4
#      INV                         : 25
#      LUT1                        : 23
#      LUT2                        : 65
#      LUT2_D                      : 2
#      LUT3                        : 130
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 156
#      LUT4_D                      : 7
#      LUT4_L                      : 66
#      MUXCY                       : 114
#      MUXF5                       : 40
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 222
#      FDC                         : 220
#      FDP                         : 2
# RAMS                             : 3
#      RAMB16                      : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 301
#      IBUF                        : 178
#      OBUF                        : 123
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                      256  out of   3584     7%  
 Number of Slice Flip Flops:            222  out of   7168     3%  
 Number of 4 input LUTs:                479  out of   7168     6%  
 Number of IOs:                         332
 Number of bonded IOBs:                 302  out of    141   214% (*) 
 Number of BRAMs:                         3  out of     16    18%  
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 225   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------+------------------------------------+-------+
Control Signal                                                                   | Buffer(FF name)                    | Load  |
---------------------------------------------------------------------------------+------------------------------------+-------+
asynch_fifo_data/rstb_rdclk_inv(roomavail_calc_0/datafifo_room_Acst_inv1_INV_0:O)| NONE(asynch_fifo_data/data_avail_0)| 222   |
---------------------------------------------------------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.221ns (Maximum Frequency: 121.646MHz)
   Minimum input arrival time before clock: 7.915ns
   Maximum output required time after clock: 6.490ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.221ns (frequency: 121.646MHz)
  Total number of paths / destination ports: 7585 / 256
-------------------------------------------------------------------------
Delay:               8.221ns (Levels of Logic = 5)
  Source:            descriptor_process_0/proc_state_FSM_FFd3 (FF)
  Destination:       asynch_fifo_hdr/fifo_empty (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: descriptor_process_0/proc_state_FSM_FFd3 to asynch_fifo_hdr/fifo_empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             75   0.626   1.808  descriptor_process_0/proc_state_FSM_FFd3 (descriptor_process_0/proc_state_FSM_FFd3)
     LUT4:I3->O            9   0.479   1.014  descriptor_process_0/descp_rden1 (asynch_fifo_hdr/read_en)
     LUT3:I2->O            1   0.479   0.704  asynch_fifo_hdr/rd_ptr_wab_nxt<4>51_SW1 (N239)
     LUT4:I3->O            3   0.479   0.794  asynch_fifo_hdr/rd_ptr_wab_nxt<4>51 (asynch_fifo_hdr/rd_ptr_wab_nxt<4>)
     LUT4:I3->O            1   0.479   0.704  asynch_fifo_hdr/fifo_empty_nxt562 (asynch_fifo_hdr/fifo_empty_nxt562)
     LUT4:I3->O            1   0.479   0.000  asynch_fifo_hdr/fifo_empty_nxt577 (asynch_fifo_hdr/fifo_empty_nxt)
     FDP:D                     0.176          asynch_fifo_hdr/fifo_empty
    ----------------------------------------
    Total                      8.221ns (3.197ns logic, 5.024ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 748 / 209
-------------------------------------------------------------------------
Offset:              7.915ns (Levels of Logic = 6)
  Source:            descp_dword2<1> (PAD)
  Destination:       asynch_fifo_hdr/fifo_full (FF)
  Destination Clock: clk rising

  Data Path: descp_dword2<1> to asynch_fifo_hdr/fifo_full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   1.078  descp_dword2_1_IBUF (descp_dword2_1_IBUF)
     LUT4:I0->O           17   0.479   1.202  descriptor_fetch_0/addr_descp_nxt<0>211 (asynch_fifo_hdr/write_en)
     LUT3:I2->O            1   0.479   0.704  asynch_fifo_hdr/wr_ptr_wab_nxt<4>51_SW1 (N237)
     LUT4:I3->O            3   0.479   0.794  asynch_fifo_hdr/wr_ptr_wab_nxt<4>51 (asynch_fifo_hdr/wr_ptr_wab_nxt<4>)
     LUT4:I3->O            1   0.479   0.851  asynch_fifo_hdr/fifo_full_nxt65 (asynch_fifo_hdr/fifo_full_nxt65)
     LUT3:I1->O            1   0.479   0.000  asynch_fifo_hdr/fifo_full_nxt81 (asynch_fifo_hdr/fifo_full_nxt)
     FDC:D                     0.176          asynch_fifo_hdr/fifo_full
    ----------------------------------------
    Total                      7.915ns (3.286ns logic, 4.629ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 83 / 83
-------------------------------------------------------------------------
Offset:              6.490ns (Levels of Logic = 1)
  Source:            descriptor_process_0/fetch_data (FF)
  Destination:       fetch_data (PAD)
  Source Clock:      clk rising

  Data Path: descriptor_process_0/fetch_data to fetch_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.626   0.955  descriptor_process_0/fetch_data (descriptor_process_0/fetch_data)
     OBUF:I->O                 4.909          fetch_data_OBUF (fetch_data)
    ----------------------------------------
    Total                      6.490ns (5.535ns logic, 0.955ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.84 secs
 
--> 

Total memory usage is 4537616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   77 (   0 filtered)
Number of infos    :    9 (   0 filtered)

