#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-17-g9be3fc3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x177a750 .scope module, "cpu" "cpu" 2 6;
 .timescale 0 0;
L_0x7f217f145018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x17b5b10_0 .net/2u *"_s2", 2 0, L_0x7f217f145018;  1 drivers
v0x17b5c10_0 .var "access_mem", 0 0;
v0x17b5cd0_0 .net "alu_result", 7 0, v0x17b2dc0_0;  1 drivers
v0x17b5da0_0 .var "decode", 0 0;
v0x17b5e70_0 .var "execute", 0 0;
v0x17b5f60_0 .var "fetch", 0 0;
v0x17b6030_0 .var "instruction", 7 0;
v0x17b6120_0 .net "instruction_data", 7 0, v0x17b4e00_0;  1 drivers
o0x7f217f18ea98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x17b61c0_0 .net "jump", 7 0, o0x7f217f18ea98;  0 drivers
v0x17b6320_0 .var "jump_offset", 7 0;
v0x17b63f0_0 .var "mem_address", 7 0;
v0x17b64c0_0 .net "mem_data_r", 7 0, v0x17b4580_0;  1 drivers
v0x17b6590_0 .var "mem_data_w", 7 0;
v0x17b6660_0 .net "mem_r_en", 0 0, v0x17b3710_0;  1 drivers
v0x17b6730_0 .var "mem_r_result", 7 0;
v0x17b67d0_0 .net "mem_w_en", 0 0, v0x17b37e0_0;  1 drivers
v0x17b6870_0 .net "opcode", 3 0, L_0x17b7450;  1 drivers
v0x17b6a20_0 .net "overflow", 0 0, v0x17b2f30_0;  1 drivers
v0x17b6ac0_0 .net "pc", 7 0, v0x17b57c0_0;  1 drivers
v0x17b6b60_0 .net "reg_addr_0", 1 0, v0x17b39b0_0;  1 drivers
v0x17b6c00_0 .net "reg_addr_1", 1 0, v0x17b3a90_0;  1 drivers
v0x17b6ca0_0 .net "reg_addr_w", 1 0, v0x17b3b70_0;  1 drivers
v0x17b6d40_0 .var "reg_data_0", 7 0;
v0x17b6e10_0 .var "reg_data_1", 7 0;
v0x17b6ee0_0 .var "reg_data_w", 7 0;
v0x17b6f80 .array "reg_file", 0 3, 7 0;
v0x17b7040_0 .net "reg_w_en", 0 0, v0x17b3c50_0;  1 drivers
v0x17b7110_0 .net "sel_w_source", 7 0, v0x17b3da0_0;  1 drivers
v0x17b71e0_0 .var "state", 2 0;
v0x17b72a0_0 .net "state_update", 2 0, L_0x17b7520;  1 drivers
v0x17b7380_0 .var "update_pc", 0 0;
E_0x176d540 .event edge, v0x17b71e0_0;
L_0x17b7450 .part v0x17b6030_0, 4, 4;
L_0x17b7520 .arith/sum 3, v0x17b71e0_0, L_0x7f217f145018;
S_0x177ad70 .scope module, "arithmetics" "alu" 2 134, 3 1 0, S_0x177a750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction"
    .port_info 1 /INPUT 8 "pc"
    .port_info 2 /INPUT 8 "in0"
    .port_info 3 /INPUT 8 "in1"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /OUTPUT 8 "jump"
    .port_info 6 /OUTPUT 1 "overflow"
    .port_info 7 /INPUT 1 "clk"
v0x1787670_0 .net "clk", 0 0, v0x17b5e70_0;  1 drivers
v0x17b2740_0 .net "imm2", 1 0, L_0x17b78b0;  1 drivers
v0x17b2820_0 .net "imm4", 3 0, L_0x17b7980;  1 drivers
v0x17b2910_0 .net "in0", 7 0, v0x17b6d40_0;  1 drivers
v0x17b29f0_0 .net "in1", 7 0, v0x17b6e10_0;  1 drivers
v0x17b2b20_0 .net "instruction", 7 0, v0x17b6030_0;  1 drivers
v0x17b2c00_0 .var "jump", 7 0;
v0x17b2ce0_0 .net "opcode", 3 0, L_0x17b77e0;  1 drivers
v0x17b2dc0_0 .var "out", 7 0;
v0x17b2f30_0 .var "overflow", 0 0;
v0x17b2ff0_0 .net "pc", 7 0, v0x17b57c0_0;  alias, 1 drivers
E_0x177a4d0 .event edge, v0x17b2ce0_0;
L_0x17b77e0 .part v0x17b6030_0, 4, 4;
L_0x17b78b0 .part v0x17b6030_0, 0, 2;
L_0x17b7980 .part v0x17b6030_0, 0, 4;
S_0x17b31d0 .scope module, "ctrl" "control_unit" 2 124, 4 2 0, S_0x177a750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction"
    .port_info 1 /OUTPUT 1 "mem_w_en"
    .port_info 2 /OUTPUT 1 "reg_w_en"
    .port_info 3 /OUTPUT 8 "sel_w_source"
    .port_info 4 /OUTPUT 1 "mem_r_en"
    .port_info 5 /OUTPUT 2 "reg_addr_0"
    .port_info 6 /OUTPUT 2 "reg_addr_1"
    .port_info 7 /OUTPUT 2 "reg_addr_w"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /NODIR 0 ""
v0x17b3570_0 .net "clk", 0 0, v0x17b5da0_0;  1 drivers
v0x17b3650_0 .net "instruction", 7 0, v0x17b6030_0;  alias, 1 drivers
v0x17b3710_0 .var "mem_r_en", 0 0;
v0x17b37e0_0 .var "mem_w_en", 0 0;
v0x17b3880_0 .net "opcode", 3 0, L_0x17b76b0;  1 drivers
v0x17b39b0_0 .var "reg_addr_0", 1 0;
v0x17b3a90_0 .var "reg_addr_1", 1 0;
v0x17b3b70_0 .var "reg_addr_w", 1 0;
v0x17b3c50_0 .var "reg_w_en", 0 0;
v0x17b3da0_0 .var "sel_w_source", 7 0;
E_0x17b3510 .event posedge, v0x17b3570_0;
L_0x17b76b0 .part v0x17b6030_0, 4, 4;
S_0x17b3fa0 .scope module, "dataMem" "data_memory" 2 142, 5 1 0, S_0x177a750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_address"
    .port_info 1 /INPUT 8 "write_data"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /OUTPUT 8 "read_data"
    .port_info 4 /INPUT 1 "clk"
P_0x17b4120 .param/str "DATA" 0 5 18, "dataMem.bin";
v0x17b42f0_0 .net "clk", 0 0, v0x17b5c10_0;  1 drivers
v0x17b43d0_0 .net "data_address", 7 0, v0x17b63f0_0;  1 drivers
v0x17b44b0 .array "data_mem", 127 64, 7 0;
v0x17b4580_0 .var "read_data", 7 0;
v0x17b4660_0 .net "write_data", 7 0, v0x17b6590_0;  1 drivers
v0x17b4790_0 .net "write_enable", 0 0, v0x17b37e0_0;  alias, 1 drivers
E_0x17b4270 .event posedge, v0x17b42f0_0;
S_0x17b48e0 .scope module, "instMem" "instruction_mem" 2 120, 6 1 0, S_0x177a750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction_address"
    .port_info 1 /OUTPUT 8 "instruction_data"
    .port_info 2 /INPUT 1 "clk"
P_0x17b4ab0 .param/str "INSTRUCTIONS" 0 6 13, "instMem.bin";
v0x17b4c60_0 .net "clk", 0 0, v0x17b5f60_0;  1 drivers
v0x17b4d40_0 .net "instruction_address", 7 0, v0x17b57c0_0;  alias, 1 drivers
v0x17b4e00_0 .var "instruction_data", 7 0;
v0x17b4ed0 .array "instruction_mem", 63 0, 7 0;
E_0x17b4be0 .event posedge, v0x17b4c60_0;
S_0x17b5010 .scope module, "pcounter" "program_counter" 2 148, 7 1 0, S_0x177a750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "pc_control"
    .port_info 2 /INPUT 8 "jump_offset"
    .port_info 3 /OUTPUT 8 "pc"
L_0x17b75c0 .functor AND 8, o0x7f217f18ea98, v0x17b6320_0, C4<11111111>, C4<11111111>;
L_0x7f217f145060 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x17b5300_0 .net/2u *"_s0", 7 0, L_0x7f217f145060;  1 drivers
v0x17b5400_0 .net *"_s2", 7 0, L_0x17b7a80;  1 drivers
v0x17b54e0_0 .net *"_s4", 7 0, L_0x17b75c0;  1 drivers
v0x17b55d0_0 .net "clk", 0 0, v0x17b7380_0;  1 drivers
v0x17b5690_0 .net "jump_offset", 7 0, v0x17b6320_0;  1 drivers
v0x17b57c0_0 .var "pc", 7 0;
v0x17b58d0_0 .net "pc_control", 7 0, o0x7f217f18ea98;  alias, 0 drivers
v0x17b59b0_0 .net "pc_update", 7 0, L_0x17b7c30;  1 drivers
E_0x17b52a0 .event posedge, v0x17b55d0_0;
L_0x17b7a80 .arith/sum 8, v0x17b57c0_0, L_0x7f217f145060;
L_0x17b7c30 .arith/sum 8, L_0x17b7a80, L_0x17b75c0;
    .scope S_0x17b48e0;
T_0 ;
    %wait E_0x17b4be0;
    %ix/getv 4, v0x17b4d40_0;
    %load/vec4a v0x17b4ed0, 4;
    %assign/vec4 v0x17b4e00_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x17b48e0;
T_1 ;
    %vpi_call 6 20 "$readmemb", P_0x17b4ab0, v0x17b4ed0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17b31d0;
T_2 ;
    %wait E_0x17b3510;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x17b3880_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x17b39b0_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3a90_0, 0, 2;
    %load/vec4 v0x17b3650_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x17b3b70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b37e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b3da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b3710_0, 0, 1;
T_2.30 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
T_2.23 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x177ad70;
T_3 ;
    %wait E_0x177a4d0;
    %load/vec4 v0x17b2ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
    %jmp T_3.17;
T_3.0 ;
    %load/vec4 v0x17b2910_0;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %load/vec4 v0x17b2910_0;
    %load/vec4 v0x17b29f0_0;
    %add;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x17b2910_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x17b29f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x17b2dc0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x17b2910_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x17b29f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x17b2dc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.18, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
T_3.19 ;
    %jmp T_3.17;
T_3.2 ;
    %load/vec4 v0x17b2910_0;
    %load/vec4 v0x17b29f0_0;
    %and;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.3 ;
    %load/vec4 v0x17b2910_0;
    %inv;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.4 ;
    %load/vec4 v0x17b2910_0;
    %load/vec4 v0x17b29f0_0;
    %or;
    %inv;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %load/vec4 v0x17b29f0_0;
    %load/vec4 v0x17b2910_0;
    %cmp/s;
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2dc0_0, 0, 8;
T_3.21 ;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x17b29f0_0;
    %ix/getv 4, v0x17b2740_0;
    %shiftl 4;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x17b29f0_0;
    %ix/getv 4, v0x17b2740_0;
    %shiftr 4;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b2f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v0x17b29f0_0;
    %load/vec4 v0x17b2ff0_0;
    %sub;
    %subi 1, 0, 8;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x17b29f0_0;
    %load/vec4 v0x17b2ff0_0;
    %sub;
    %subi 1, 0, 8;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x17b29f0_0;
    %load/vec4 v0x17b2910_0;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
T_3.23 ;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x17b29f0_0;
    %load/vec4 v0x17b2910_0;
    %cmp/ne;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
T_3.25 ;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x17b2740_0;
    %pad/s 8;
    %load/vec4 v0x17b29f0_0;
    %add;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v0x17b2740_0;
    %pad/s 8;
    %store/vec4 v0x17b2dc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x17b2c00_0, 0, 8;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x17b3fa0;
T_4 ;
    %wait E_0x17b4270;
    %load/vec4 v0x17b4790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x17b4660_0;
    %load/vec4 v0x17b43d0_0;
    %subi 64, 0, 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17b44b0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x17b43d0_0;
    %subi 64, 0, 8;
    %ix/vec4 4;
    %load/vec4a v0x17b44b0, 4;
    %assign/vec4 v0x17b4580_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17b3fa0;
T_5 ;
    %vpi_call 5 31 "$readmemb", P_0x17b4120, v0x17b44b0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17b5010;
T_6 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x17b57c0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x17b5010;
T_7 ;
    %wait E_0x17b52a0;
    %load/vec4 v0x17b55d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17b59b0_0;
    %assign/vec4 v0x17b57c0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x177a750;
T_8 ;
    %wait E_0x176d540;
    %load/vec4 v0x17b71e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5f60_0, 0;
    %load/vec4 v0x17b6120_0;
    %store/vec4 v0x17b6030_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5f60_0, 0;
    %load/vec4 v0x17b72a0_0;
    %assign/vec4 v0x17b71e0_0, 0;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5da0_0, 0;
    %load/vec4 v0x17b72a0_0;
    %assign/vec4 v0x17b71e0_0, 0;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x17b6b60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x17b6f80, 4;
    %assign/vec4 v0x17b6d40_0, 0;
    %load/vec4 v0x17b6c00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x17b6f80, 4;
    %assign/vec4 v0x17b6e10_0, 0;
    %load/vec4 v0x17b6870_0;
    %cmpi/e 12, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x17b6870_0;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_8.9, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x17b6f80, 4;
    %assign/vec4 v0x17b6320_0, 0;
T_8.9 ;
    %load/vec4 v0x17b72a0_0;
    %assign/vec4 v0x17b71e0_0, 0;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5e70_0, 1;
    %load/vec4 v0x17b72a0_0;
    %assign/vec4 v0x17b71e0_0, 0;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x17b6660_0;
    %flag_set/vec4 8;
    %load/vec4 v0x17b67d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.11, 9;
    %load/vec4 v0x17b6870_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x17b6870_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_8.13, 4;
    %load/vec4 v0x17b6d40_0;
    %assign/vec4 v0x17b63f0_0, 0;
T_8.13 ;
    %load/vec4 v0x17b64c0_0;
    %assign/vec4 v0x17b6730_0, 0;
    %load/vec4 v0x17b6e10_0;
    %assign/vec4 v0x17b6590_0, 0;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5c10_0, 1;
    %load/vec4 v0x17b72a0_0;
    %assign/vec4 v0x17b71e0_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x17b5cd0_0;
    %load/vec4 v0x17b7110_0;
    %inv;
    %load/vec4 v0x17b6730_0;
    %add;
    %and;
    %load/vec4 v0x17b7110_0;
    %and;
    %assign/vec4 v0x17b6ee0_0, 0;
    %load/vec4 v0x17b72a0_0;
    %assign/vec4 v0x17b71e0_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x17b7040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v0x17b6ee0_0;
    %load/vec4 v0x17b6ca0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17b6f80, 0, 4;
T_8.15 ;
    %load/vec4 v0x17b72a0_0;
    %assign/vec4 v0x17b71e0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b7380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b7380_0, 1;
    %load/vec4 v0x17b72a0_0;
    %assign/vec4 v0x17b71e0_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x177a750;
T_9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17b71e0_0, 0, 3;
    %vpi_call 2 157 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b", v0x17b71e0_0, v0x17b6030_0, v0x17b6ac0_0, v0x17b6b60_0, v0x17b6c00_0, v0x17b6ca0_0, v0x17b6d40_0, v0x17b6e10_0, v0x17b6ee0_0 {0 0 0};
    %vpi_call 2 161 "$monitor", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b", v0x17b71e0_0, v0x17b6030_0, v0x17b6ac0_0, v0x17b6b60_0, v0x17b6c00_0, v0x17b6ca0_0, v0x17b6d40_0, v0x17b6e10_0, v0x17b6ee0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17b71e0_0, 0, 3;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "/home/krishna/Desktop/Arch/Team-ExceptioNull/cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./data_mem.v";
    "./instruction_mem.v";
    "./program_counter.v";
