// Seed: 2075388181
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2
);
  type_7(
      id_0
  );
  assign id_3 = id_2;
  id_4(
      1'b0, id_2 & 1
  );
endmodule
