module SimpleRAM(
	input clk,
	input cen,
	input wen,
	input [31:0] addr,
	input [31:0] din,
	output reg [31:0] dout
	);
	
	localparam SZ_MEM = 32'd2_147_483_647;
	
	reg [31:0] mem [0:2147483647];//memory variable #1 2048MB

	integer i;//for loop

	//memory initialization
	initial begin
		for(i = 0; i < 2147483647; i = i+1)
			mem[i] <= 32'd0;
	end
	
	//do job by enable signal
	always @(posedge clk) begin
			case ({cen, wen})
				2'b00://chip disabled
					dout <= 32'd0;
				2'b01://chip disabled
					dout <= 32'd0;
				2'b10://chip enabled, write disabled
					dout <= mem[addr];
				2'b11: begin//chip enabled, write enabled
					dout <= 32'd0;
					mem[addr] <= din;
				end
				default://unknown
					dout <= 32'dx;
			endcase
	end
	
endmodule
	