// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel_gemm_HH_
#define _kernel_gemm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel_gemm_fadd_bkb.h"
#include "kernel_gemm_fmul_cud.h"
#include "kernel_gemm_local_A.h"
#include "kernel_gemm_control_s_axi.h"
#include "kernel_gemm_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct kernel_gemm : public sc_module {
    // Port declarations 67
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_lv<32> > alpha;
    sc_in< sc_lv<32> > beta;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const7;


    // Module declarations
    kernel_gemm(sc_module_name name);
    SC_HAS_PROCESS(kernel_gemm);

    ~kernel_gemm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    kernel_gemm_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* kernel_gemm_control_s_axi_U;
    kernel_gemm_gmem_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* kernel_gemm_gmem_m_axi_U;
    kernel_gemm_local_A* local_A_U;
    kernel_gemm_local_A* local_B_U;
    kernel_gemm_local_A* local_C_U;
    kernel_gemm_fadd_bkb<1,7,32,32,32>* kernel_gemm_fadd_bkb_U1;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U2;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<28> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > C;
    sc_signal< sc_lv<32> > A;
    sc_signal< sc_lv<32> > B;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > empty_6_reg_1477;
    sc_signal< sc_lv<1> > empty_6_reg_1477_pp0_iter1_reg;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter8_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > empty_12_reg_1536;
    sc_signal< sc_lv<1> > empty_12_reg_1536_pp1_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter8_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > empty_17_reg_1586;
    sc_signal< sc_lv<1> > empty_17_reg_1586_pp2_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter8_reg;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > empty_27_reg_1711;
    sc_signal< sc_lv<1> > empty_27_reg_1711_pp3_iter1_reg;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_lv<1> > icmp_ln42_reg_1685;
    sc_signal< sc_lv<1> > icmp_ln42_reg_1685_pp3_iter2_reg;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter8;
    sc_signal< sc_lv<1> > empty_31_reg_1730;
    sc_signal< sc_lv<1> > empty_31_reg_1730_pp3_iter7_reg;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_lv<32> > gmem_AWADDR;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<15> > indvar_flatten_reg_344;
    sc_signal< sc_lv<8> > ii_0_reg_355;
    sc_signal< sc_lv<8> > jj_0_reg_366;
    sc_signal< sc_lv<15> > indvar_flatten8_reg_389;
    sc_signal< sc_lv<8> > ii1_0_reg_400;
    sc_signal< sc_lv<8> > kk_0_reg_411;
    sc_signal< sc_lv<15> > indvar_flatten16_reg_422;
    sc_signal< sc_lv<8> > kk2_0_reg_433;
    sc_signal< sc_lv<8> > jj3_0_reg_444;
    sc_signal< sc_lv<15> > indvar_flatten24_reg_488;
    sc_signal< sc_lv<8> > ii7_0_reg_499;
    sc_signal< sc_lv<8> > jj8_0_reg_510;
    sc_signal< sc_lv<32> > grp_fu_525_p2;
    sc_signal< sc_lv<32> > reg_529;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter12_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state22_io;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter14;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter12_reg;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<32> > local_C_q0;
    sc_signal< sc_lv<32> > reg_536;
    sc_signal< bool > ap_block_state65_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state66_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state67_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state67_io;
    sc_signal< bool > ap_block_state68_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state68_io;
    sc_signal< bool > ap_block_state69_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state70_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state71_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state72_pp3_stage0_iter7;
    sc_signal< bool > ap_block_state73_pp3_stage0_iter8;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln42_reg_1685_pp3_iter1_reg;
    sc_signal< sc_lv<31> > p_cast31_fu_552_p1;
    sc_signal< sc_lv<31> > p_cast31_reg_1394;
    sc_signal< sc_lv<31> > p_cast30_fu_566_p1;
    sc_signal< sc_lv<31> > p_cast30_reg_1399;
    sc_signal< sc_lv<31> > p_cast_fu_580_p1;
    sc_signal< sc_lv<31> > p_cast_reg_1404;
    sc_signal< sc_lv<1> > icmp_ln16_fu_584_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > add_ln16_fu_590_p2;
    sc_signal< sc_lv<9> > add_ln16_reg_1414;
    sc_signal< sc_lv<12> > select_ln17_fu_610_p3;
    sc_signal< sc_lv<12> > select_ln17_reg_1419;
    sc_signal< sc_lv<12> > select_ln16_fu_618_p3;
    sc_signal< sc_lv<12> > select_ln16_reg_1424;
    sc_signal< sc_lv<23> > zext_ln17_fu_626_p1;
    sc_signal< sc_lv<23> > zext_ln17_reg_1435;
    sc_signal< sc_lv<23> > tmp_4_fu_639_p3;
    sc_signal< sc_lv<23> > tmp_4_reg_1442;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln19_fu_647_p2;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_1447_pp0_iter13_reg;
    sc_signal< sc_lv<15> > add_ln19_fu_653_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > ii_fu_659_p2;
    sc_signal< sc_lv<8> > ii_reg_1456;
    sc_signal< sc_lv<1> > icmp_ln20_fu_665_p2;
    sc_signal< sc_lv<1> > icmp_ln20_reg_1461;
    sc_signal< sc_lv<8> > select_ln22_fu_671_p3;
    sc_signal< sc_lv<8> > select_ln22_reg_1466;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter1_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter2_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter3_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter4_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter5_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter6_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter7_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter8_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter9_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter10_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter11_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter12_reg;
    sc_signal< sc_lv<8> > select_ln22_reg_1466_pp0_iter13_reg;
    sc_signal< sc_lv<8> > select_ln22_1_fu_679_p3;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter1_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter2_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter3_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter4_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter5_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter6_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter7_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter8_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter9_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter10_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter11_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter12_reg;
    sc_signal< sc_lv<8> > select_ln22_1_reg_1471_pp0_iter13_reg;
    sc_signal< sc_lv<1> > empty_6_fu_699_p2;
    sc_signal< sc_lv<8> > jj_fu_705_p2;
    sc_signal< sc_lv<31> > add_ln22_3_fu_742_p2;
    sc_signal< sc_lv<31> > add_ln22_3_reg_1486;
    sc_signal< sc_lv<32> > gmem_addr_read_reg_1497;
    sc_signal< sc_lv<1> > tmp_29_fu_782_p3;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<23> > zext_ln24_fu_790_p1;
    sc_signal< sc_lv<23> > zext_ln24_reg_1506;
    sc_signal< sc_lv<1> > icmp_ln26_fu_811_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1511_pp1_iter13_reg;
    sc_signal< sc_lv<15> > add_ln26_fu_817_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<8> > select_ln29_fu_835_p3;
    sc_signal< sc_lv<8> > select_ln29_reg_1520;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter1_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter2_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter3_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter4_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter5_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter6_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter7_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter8_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter9_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter10_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter11_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter12_reg;
    sc_signal< sc_lv<8> > select_ln29_reg_1520_pp1_iter13_reg;
    sc_signal< sc_lv<8> > select_ln29_1_fu_852_p3;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter1_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter2_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter3_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter4_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter5_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter6_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter7_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter8_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter9_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter10_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter11_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter12_reg;
    sc_signal< sc_lv<8> > select_ln29_1_reg_1525_pp1_iter13_reg;
    sc_signal< sc_lv<23> > add_ln29_2_fu_876_p2;
    sc_signal< sc_lv<23> > add_ln29_2_reg_1531;
    sc_signal< sc_lv<1> > empty_12_fu_893_p2;
    sc_signal< sc_lv<8> > kk_fu_899_p2;
    sc_signal< sc_lv<31> > add_ln29_3_fu_908_p2;
    sc_signal< sc_lv<31> > add_ln29_3_reg_1545;
    sc_signal< sc_lv<32> > gmem_addr_2_read_reg_1556;
    sc_signal< sc_lv<1> > icmp_ln31_fu_966_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state36_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state38_io;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state40_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state41_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state42_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state43_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state44_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state45_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state46_pp2_stage0_iter10;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1561_pp2_iter9_reg;
    sc_signal< sc_lv<15> > add_ln31_fu_972_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > select_ln34_fu_990_p3;
    sc_signal< sc_lv<8> > select_ln34_reg_1570;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter1_reg;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter2_reg;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter3_reg;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter4_reg;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter5_reg;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter6_reg;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter7_reg;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter8_reg;
    sc_signal< sc_lv<8> > select_ln34_reg_1570_pp2_iter9_reg;
    sc_signal< sc_lv<8> > select_ln34_1_fu_1008_p3;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter1_reg;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter2_reg;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter3_reg;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter4_reg;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter5_reg;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter6_reg;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter7_reg;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter8_reg;
    sc_signal< sc_lv<8> > select_ln34_1_reg_1575_pp2_iter9_reg;
    sc_signal< sc_lv<23> > add_ln34_2_fu_1032_p2;
    sc_signal< sc_lv<23> > add_ln34_2_reg_1581;
    sc_signal< sc_lv<1> > empty_17_fu_1049_p2;
    sc_signal< sc_lv<8> > jj_2_fu_1055_p2;
    sc_signal< sc_lv<31> > add_ln34_3_fu_1064_p2;
    sc_signal< sc_lv<31> > add_ln34_3_reg_1595;
    sc_signal< sc_lv<32> > gmem_addr_3_read_reg_1606;
    sc_signal< sc_lv<8> > kk_3_fu_1110_p2;
    sc_signal< sc_lv<8> > kk_3_reg_1614;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<16> > zext_ln39_fu_1116_p1;
    sc_signal< sc_lv<16> > zext_ln39_reg_1619;
    sc_signal< sc_lv<1> > icmp_ln36_fu_1104_p2;
    sc_signal< sc_lv<16> > zext_ln37_fu_1128_p1;
    sc_signal< sc_lv<16> > zext_ln37_reg_1624;
    sc_signal< sc_lv<12> > k_fu_1132_p2;
    sc_signal< sc_lv<8> > ii_5_fu_1144_p2;
    sc_signal< sc_lv<8> > ii_5_reg_1637;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<16> > zext_ln39_1_fu_1158_p1;
    sc_signal< sc_lv<16> > zext_ln39_1_reg_1642;
    sc_signal< sc_lv<1> > icmp_ln37_fu_1138_p2;
    sc_signal< sc_lv<32> > local_A_q0;
    sc_signal< sc_lv<32> > local_A_load_reg_1652;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<8> > jj_3_fu_1178_p2;
    sc_signal< sc_lv<8> > jj_3_reg_1660;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<1> > icmp_ln38_fu_1172_p2;
    sc_signal< sc_lv<14> > local_C_addr_2_reg_1670;
    sc_signal< sc_lv<32> > local_B_q0;
    sc_signal< sc_lv<32> > local_B_load_reg_1675;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<32> > grp_fu_521_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_1680;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<1> > icmp_ln42_fu_1225_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<15> > add_ln42_fu_1231_p2;
    sc_signal< sc_lv<15> > add_ln42_reg_1689;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<8> > select_ln45_fu_1249_p3;
    sc_signal< sc_lv<8> > select_ln45_reg_1695;
    sc_signal< sc_lv<8> > select_ln45_1_fu_1257_p3;
    sc_signal< sc_lv<8> > select_ln45_1_reg_1700;
    sc_signal< sc_lv<23> > add_ln45_2_fu_1290_p2;
    sc_signal< sc_lv<23> > add_ln45_2_reg_1706;
    sc_signal< sc_lv<1> > empty_27_fu_1307_p2;
    sc_signal< sc_lv<8> > jj_1_fu_1313_p2;
    sc_signal< sc_lv<31> > add_ln45_4_fu_1347_p2;
    sc_signal< sc_lv<31> > add_ln45_4_reg_1725;
    sc_signal< sc_lv<1> > empty_31_fu_1363_p2;
    sc_signal< sc_lv<1> > empty_31_reg_1730_pp3_iter2_reg;
    sc_signal< sc_lv<1> > empty_31_reg_1730_pp3_iter3_reg;
    sc_signal< sc_lv<1> > empty_31_reg_1730_pp3_iter4_reg;
    sc_signal< sc_lv<1> > empty_31_reg_1730_pp3_iter5_reg;
    sc_signal< sc_lv<1> > empty_31_reg_1730_pp3_iter6_reg;
    sc_signal< sc_lv<12> > j_fu_1379_p2;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state36;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state65;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_lv<14> > local_A_address0;
    sc_signal< sc_logic > local_A_ce0;
    sc_signal< sc_logic > local_A_we0;
    sc_signal< sc_lv<14> > local_B_address0;
    sc_signal< sc_logic > local_B_ce0;
    sc_signal< sc_logic > local_B_we0;
    sc_signal< sc_lv<14> > local_C_address0;
    sc_signal< sc_logic > local_C_ce0;
    sc_signal< sc_logic > local_C_we0;
    sc_signal< sc_lv<32> > local_C_d0;
    sc_signal< sc_lv<9> > indvar_flatten31_reg_311;
    sc_signal< sc_lv<12> > i_0_reg_322;
    sc_signal< sc_lv<12> > j_0_reg_333;
    sc_signal< sc_lv<8> > ap_phi_mux_ii_0_phi_fu_359_p4;
    sc_signal< sc_lv<12> > k_0_reg_377;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<8> > ap_phi_mux_ii1_0_phi_fu_404_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_kk2_0_phi_fu_437_p4;
    sc_signal< sc_lv<8> > kk4_0_reg_455;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<8> > ii5_0_reg_466;
    sc_signal< sc_lv<8> > jj6_0_reg_477;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_lv<15> > ap_phi_mux_indvar_flatten24_phi_fu_492_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_ii7_0_phi_fu_503_p4;
    sc_signal< sc_lv<64> > zext_ln22_6_fu_777_p1;
    sc_signal< sc_lv<64> > zext_ln29_6_fu_943_p1;
    sc_signal< sc_lv<64> > zext_ln34_6_fu_1099_p1;
    sc_signal< sc_lv<64> > zext_ln39_2_fu_1167_p1;
    sc_signal< sc_lv<64> > zext_ln39_4_fu_1193_p1;
    sc_signal< sc_lv<64> > zext_ln39_5_fu_1203_p1;
    sc_signal< sc_lv<64> > zext_ln45_5_fu_1342_p1;
    sc_signal< sc_lv<64> > zext_ln22_4_fu_747_p1;
    sc_signal< sc_lv<64> > zext_ln29_4_fu_913_p1;
    sc_signal< sc_lv<64> > zext_ln34_4_fu_1069_p1;
    sc_signal< sc_lv<64> > zext_ln45_6_fu_1369_p1;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<32> > grp_fu_525_p0;
    sc_signal< sc_lv<32> > grp_fu_525_p1;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<30> > tmp_24_fu_542_p4;
    sc_signal< sc_lv<30> > tmp_25_fu_556_p4;
    sc_signal< sc_lv<30> > tmp_26_fu_570_p4;
    sc_signal< sc_lv<1> > tmp_27_fu_602_p3;
    sc_signal< sc_lv<12> > i_fu_596_p2;
    sc_signal< sc_lv<12> > zext_ln22_fu_630_p1;
    sc_signal< sc_lv<12> > add_ln22_fu_634_p2;
    sc_signal< sc_lv<7> > empty_5_fu_687_p1;
    sc_signal< sc_lv<15> > tmp_28_fu_691_p3;
    sc_signal< sc_lv<12> > zext_ln22_1_fu_711_p1;
    sc_signal< sc_lv<12> > add_ln22_1_fu_714_p2;
    sc_signal< sc_lv<23> > tmp_15_mid1_fu_719_p3;
    sc_signal< sc_lv<23> > select_ln22_2_fu_727_p3;
    sc_signal< sc_lv<23> > add_ln22_2_fu_733_p2;
    sc_signal< sc_lv<31> > zext_ln22_3_fu_738_p1;
    sc_signal< sc_lv<15> > tmp_15_fu_757_p3;
    sc_signal< sc_lv<16> > zext_ln22_5_fu_768_p1;
    sc_signal< sc_lv<16> > zext_ln22_2_fu_764_p1;
    sc_signal< sc_lv<16> > add_ln22_4_fu_771_p2;
    sc_signal< sc_lv<12> > zext_ln29_fu_794_p1;
    sc_signal< sc_lv<12> > add_ln29_fu_798_p2;
    sc_signal< sc_lv<1> > icmp_ln27_fu_829_p2;
    sc_signal< sc_lv<8> > ii_4_fu_823_p2;
    sc_signal< sc_lv<12> > zext_ln29_1_fu_843_p1;
    sc_signal< sc_lv<12> > add_ln29_1_fu_847_p2;
    sc_signal< sc_lv<23> > tmp_16_mid1_fu_860_p3;
    sc_signal< sc_lv<23> > tmp_16_fu_803_p3;
    sc_signal< sc_lv<23> > select_ln29_2_fu_868_p3;
    sc_signal< sc_lv<7> > empty_11_fu_881_p1;
    sc_signal< sc_lv<15> > tmp_31_fu_885_p3;
    sc_signal< sc_lv<31> > zext_ln29_3_fu_905_p1;
    sc_signal< sc_lv<15> > tmp_19_fu_923_p3;
    sc_signal< sc_lv<16> > zext_ln29_5_fu_934_p1;
    sc_signal< sc_lv<16> > zext_ln29_2_fu_930_p1;
    sc_signal< sc_lv<16> > add_ln29_4_fu_937_p2;
    sc_signal< sc_lv<12> > zext_ln34_fu_948_p1;
    sc_signal< sc_lv<12> > add_ln34_fu_952_p2;
    sc_signal< sc_lv<1> > icmp_ln32_fu_984_p2;
    sc_signal< sc_lv<8> > kk_2_fu_978_p2;
    sc_signal< sc_lv<12> > zext_ln34_1_fu_998_p1;
    sc_signal< sc_lv<12> > add_ln34_1_fu_1002_p2;
    sc_signal< sc_lv<23> > tmp_18_mid1_fu_1016_p3;
    sc_signal< sc_lv<23> > tmp_18_fu_958_p3;
    sc_signal< sc_lv<23> > select_ln34_2_fu_1024_p3;
    sc_signal< sc_lv<7> > empty_16_fu_1037_p1;
    sc_signal< sc_lv<15> > tmp_33_fu_1041_p3;
    sc_signal< sc_lv<31> > zext_ln34_3_fu_1061_p1;
    sc_signal< sc_lv<15> > tmp_21_fu_1079_p3;
    sc_signal< sc_lv<16> > zext_ln34_5_fu_1090_p1;
    sc_signal< sc_lv<16> > zext_ln34_2_fu_1086_p1;
    sc_signal< sc_lv<16> > add_ln34_4_fu_1093_p2;
    sc_signal< sc_lv<15> > tmp_22_fu_1120_p3;
    sc_signal< sc_lv<15> > tmp_23_fu_1150_p3;
    sc_signal< sc_lv<16> > add_ln39_fu_1162_p2;
    sc_signal< sc_lv<16> > zext_ln39_3_fu_1184_p1;
    sc_signal< sc_lv<16> > add_ln39_1_fu_1188_p2;
    sc_signal< sc_lv<16> > add_ln39_2_fu_1198_p2;
    sc_signal< sc_lv<12> > zext_ln45_fu_1208_p1;
    sc_signal< sc_lv<12> > add_ln45_fu_1212_p2;
    sc_signal< sc_lv<1> > icmp_ln43_fu_1243_p2;
    sc_signal< sc_lv<8> > ii_3_fu_1237_p2;
    sc_signal< sc_lv<12> > zext_ln45_2_fu_1265_p1;
    sc_signal< sc_lv<12> > add_ln45_1_fu_1269_p2;
    sc_signal< sc_lv<23> > tmp_17_mid1_fu_1274_p3;
    sc_signal< sc_lv<23> > tmp_17_fu_1217_p3;
    sc_signal< sc_lv<23> > select_ln45_2_fu_1282_p3;
    sc_signal< sc_lv<7> > empty_26_fu_1295_p1;
    sc_signal< sc_lv<15> > tmp_30_fu_1299_p3;
    sc_signal< sc_lv<15> > tmp_20_fu_1319_p3;
    sc_signal< sc_lv<16> > zext_ln45_4_fu_1333_p1;
    sc_signal< sc_lv<16> > zext_ln45_1_fu_1326_p1;
    sc_signal< sc_lv<16> > add_ln45_3_fu_1336_p2;
    sc_signal< sc_lv<31> > zext_ln45_3_fu_1330_p1;
    sc_signal< sc_lv<7> > empty_30_fu_1352_p1;
    sc_signal< sc_lv<15> > tmp_32_fu_1355_p3;
    sc_signal< sc_logic > grp_fu_525_ce;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<28> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<28> ap_ST_fsm_state1;
    static const sc_lv<28> ap_ST_fsm_state2;
    static const sc_lv<28> ap_ST_fsm_pp0_stage0;
    static const sc_lv<28> ap_ST_fsm_state18;
    static const sc_lv<28> ap_ST_fsm_state19;
    static const sc_lv<28> ap_ST_fsm_pp1_stage0;
    static const sc_lv<28> ap_ST_fsm_state35;
    static const sc_lv<28> ap_ST_fsm_pp2_stage0;
    static const sc_lv<28> ap_ST_fsm_state47;
    static const sc_lv<28> ap_ST_fsm_state48;
    static const sc_lv<28> ap_ST_fsm_state49;
    static const sc_lv<28> ap_ST_fsm_state50;
    static const sc_lv<28> ap_ST_fsm_state51;
    static const sc_lv<28> ap_ST_fsm_state52;
    static const sc_lv<28> ap_ST_fsm_state53;
    static const sc_lv<28> ap_ST_fsm_state54;
    static const sc_lv<28> ap_ST_fsm_state55;
    static const sc_lv<28> ap_ST_fsm_state56;
    static const sc_lv<28> ap_ST_fsm_state57;
    static const sc_lv<28> ap_ST_fsm_state58;
    static const sc_lv<28> ap_ST_fsm_state59;
    static const sc_lv<28> ap_ST_fsm_state60;
    static const sc_lv<28> ap_ST_fsm_state61;
    static const sc_lv<28> ap_ST_fsm_state62;
    static const sc_lv<28> ap_ST_fsm_state63;
    static const sc_lv<28> ap_ST_fsm_state64;
    static const sc_lv<28> ap_ST_fsm_pp3_stage0;
    static const sc_lv<28> ap_ST_fsm_state74;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<12> ap_const_lv12_80;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_add_ln16_fu_590_p2();
    void thread_add_ln19_fu_653_p2();
    void thread_add_ln22_1_fu_714_p2();
    void thread_add_ln22_2_fu_733_p2();
    void thread_add_ln22_3_fu_742_p2();
    void thread_add_ln22_4_fu_771_p2();
    void thread_add_ln22_fu_634_p2();
    void thread_add_ln26_fu_817_p2();
    void thread_add_ln29_1_fu_847_p2();
    void thread_add_ln29_2_fu_876_p2();
    void thread_add_ln29_3_fu_908_p2();
    void thread_add_ln29_4_fu_937_p2();
    void thread_add_ln29_fu_798_p2();
    void thread_add_ln31_fu_972_p2();
    void thread_add_ln34_1_fu_1002_p2();
    void thread_add_ln34_2_fu_1032_p2();
    void thread_add_ln34_3_fu_1064_p2();
    void thread_add_ln34_4_fu_1093_p2();
    void thread_add_ln34_fu_952_p2();
    void thread_add_ln39_1_fu_1188_p2();
    void thread_add_ln39_2_fu_1198_p2();
    void thread_add_ln39_fu_1162_p2();
    void thread_add_ln42_fu_1231_p2();
    void thread_add_ln45_1_fu_1269_p2();
    void thread_add_ln45_2_fu_1290_p2();
    void thread_add_ln45_3_fu_1336_p2();
    void thread_add_ln45_4_fu_1347_p2();
    void thread_add_ln45_fu_1212_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state74();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state20_pp1_stage0_iter0();
    void thread_ap_block_state21_pp1_stage0_iter1();
    void thread_ap_block_state22_io();
    void thread_ap_block_state22_pp1_stage0_iter2();
    void thread_ap_block_state23_pp1_stage0_iter3();
    void thread_ap_block_state24_pp1_stage0_iter4();
    void thread_ap_block_state25_pp1_stage0_iter5();
    void thread_ap_block_state26_pp1_stage0_iter6();
    void thread_ap_block_state27_pp1_stage0_iter7();
    void thread_ap_block_state28_pp1_stage0_iter8();
    void thread_ap_block_state29_pp1_stage0_iter9();
    void thread_ap_block_state30_pp1_stage0_iter10();
    void thread_ap_block_state31_pp1_stage0_iter11();
    void thread_ap_block_state32_pp1_stage0_iter12();
    void thread_ap_block_state33_pp1_stage0_iter13();
    void thread_ap_block_state34_pp1_stage0_iter14();
    void thread_ap_block_state36_pp2_stage0_iter0();
    void thread_ap_block_state37_pp2_stage0_iter1();
    void thread_ap_block_state38_io();
    void thread_ap_block_state38_pp2_stage0_iter2();
    void thread_ap_block_state39_pp2_stage0_iter3();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state40_pp2_stage0_iter4();
    void thread_ap_block_state41_pp2_stage0_iter5();
    void thread_ap_block_state42_pp2_stage0_iter6();
    void thread_ap_block_state43_pp2_stage0_iter7();
    void thread_ap_block_state44_pp2_stage0_iter8();
    void thread_ap_block_state45_pp2_stage0_iter9();
    void thread_ap_block_state46_pp2_stage0_iter10();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state65_pp3_stage0_iter0();
    void thread_ap_block_state66_pp3_stage0_iter1();
    void thread_ap_block_state67_io();
    void thread_ap_block_state67_pp3_stage0_iter2();
    void thread_ap_block_state68_io();
    void thread_ap_block_state68_pp3_stage0_iter3();
    void thread_ap_block_state69_pp3_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state70_pp3_stage0_iter5();
    void thread_ap_block_state71_pp3_stage0_iter6();
    void thread_ap_block_state72_pp3_stage0_iter7();
    void thread_ap_block_state73_pp3_stage0_iter8();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state20();
    void thread_ap_condition_pp2_exit_iter0_state36();
    void thread_ap_condition_pp3_exit_iter0_state65();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_ii1_0_phi_fu_404_p4();
    void thread_ap_phi_mux_ii7_0_phi_fu_503_p4();
    void thread_ap_phi_mux_ii_0_phi_fu_359_p4();
    void thread_ap_phi_mux_indvar_flatten24_phi_fu_492_p4();
    void thread_ap_phi_mux_kk2_0_phi_fu_437_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_empty_11_fu_881_p1();
    void thread_empty_12_fu_893_p2();
    void thread_empty_16_fu_1037_p1();
    void thread_empty_17_fu_1049_p2();
    void thread_empty_26_fu_1295_p1();
    void thread_empty_27_fu_1307_p2();
    void thread_empty_30_fu_1352_p1();
    void thread_empty_31_fu_1363_p2();
    void thread_empty_5_fu_687_p1();
    void thread_empty_6_fu_699_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWADDR();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_fu_525_ce();
    void thread_grp_fu_525_p0();
    void thread_grp_fu_525_p1();
    void thread_i_fu_596_p2();
    void thread_icmp_ln16_fu_584_p2();
    void thread_icmp_ln19_fu_647_p2();
    void thread_icmp_ln20_fu_665_p2();
    void thread_icmp_ln26_fu_811_p2();
    void thread_icmp_ln27_fu_829_p2();
    void thread_icmp_ln31_fu_966_p2();
    void thread_icmp_ln32_fu_984_p2();
    void thread_icmp_ln36_fu_1104_p2();
    void thread_icmp_ln37_fu_1138_p2();
    void thread_icmp_ln38_fu_1172_p2();
    void thread_icmp_ln42_fu_1225_p2();
    void thread_icmp_ln43_fu_1243_p2();
    void thread_ii_3_fu_1237_p2();
    void thread_ii_4_fu_823_p2();
    void thread_ii_5_fu_1144_p2();
    void thread_ii_fu_659_p2();
    void thread_j_fu_1379_p2();
    void thread_jj_1_fu_1313_p2();
    void thread_jj_2_fu_1055_p2();
    void thread_jj_3_fu_1178_p2();
    void thread_jj_fu_705_p2();
    void thread_k_fu_1132_p2();
    void thread_kk_2_fu_978_p2();
    void thread_kk_3_fu_1110_p2();
    void thread_kk_fu_899_p2();
    void thread_local_A_address0();
    void thread_local_A_ce0();
    void thread_local_A_we0();
    void thread_local_B_address0();
    void thread_local_B_ce0();
    void thread_local_B_we0();
    void thread_local_C_address0();
    void thread_local_C_ce0();
    void thread_local_C_d0();
    void thread_local_C_we0();
    void thread_p_cast30_fu_566_p1();
    void thread_p_cast31_fu_552_p1();
    void thread_p_cast_fu_580_p1();
    void thread_select_ln16_fu_618_p3();
    void thread_select_ln17_fu_610_p3();
    void thread_select_ln22_1_fu_679_p3();
    void thread_select_ln22_2_fu_727_p3();
    void thread_select_ln22_fu_671_p3();
    void thread_select_ln29_1_fu_852_p3();
    void thread_select_ln29_2_fu_868_p3();
    void thread_select_ln29_fu_835_p3();
    void thread_select_ln34_1_fu_1008_p3();
    void thread_select_ln34_2_fu_1024_p3();
    void thread_select_ln34_fu_990_p3();
    void thread_select_ln45_1_fu_1257_p3();
    void thread_select_ln45_2_fu_1282_p3();
    void thread_select_ln45_fu_1249_p3();
    void thread_tmp_15_fu_757_p3();
    void thread_tmp_15_mid1_fu_719_p3();
    void thread_tmp_16_fu_803_p3();
    void thread_tmp_16_mid1_fu_860_p3();
    void thread_tmp_17_fu_1217_p3();
    void thread_tmp_17_mid1_fu_1274_p3();
    void thread_tmp_18_fu_958_p3();
    void thread_tmp_18_mid1_fu_1016_p3();
    void thread_tmp_19_fu_923_p3();
    void thread_tmp_20_fu_1319_p3();
    void thread_tmp_21_fu_1079_p3();
    void thread_tmp_22_fu_1120_p3();
    void thread_tmp_23_fu_1150_p3();
    void thread_tmp_24_fu_542_p4();
    void thread_tmp_25_fu_556_p4();
    void thread_tmp_26_fu_570_p4();
    void thread_tmp_27_fu_602_p3();
    void thread_tmp_28_fu_691_p3();
    void thread_tmp_29_fu_782_p3();
    void thread_tmp_30_fu_1299_p3();
    void thread_tmp_31_fu_885_p3();
    void thread_tmp_32_fu_1355_p3();
    void thread_tmp_33_fu_1041_p3();
    void thread_tmp_4_fu_639_p3();
    void thread_zext_ln17_fu_626_p1();
    void thread_zext_ln22_1_fu_711_p1();
    void thread_zext_ln22_2_fu_764_p1();
    void thread_zext_ln22_3_fu_738_p1();
    void thread_zext_ln22_4_fu_747_p1();
    void thread_zext_ln22_5_fu_768_p1();
    void thread_zext_ln22_6_fu_777_p1();
    void thread_zext_ln22_fu_630_p1();
    void thread_zext_ln24_fu_790_p1();
    void thread_zext_ln29_1_fu_843_p1();
    void thread_zext_ln29_2_fu_930_p1();
    void thread_zext_ln29_3_fu_905_p1();
    void thread_zext_ln29_4_fu_913_p1();
    void thread_zext_ln29_5_fu_934_p1();
    void thread_zext_ln29_6_fu_943_p1();
    void thread_zext_ln29_fu_794_p1();
    void thread_zext_ln34_1_fu_998_p1();
    void thread_zext_ln34_2_fu_1086_p1();
    void thread_zext_ln34_3_fu_1061_p1();
    void thread_zext_ln34_4_fu_1069_p1();
    void thread_zext_ln34_5_fu_1090_p1();
    void thread_zext_ln34_6_fu_1099_p1();
    void thread_zext_ln34_fu_948_p1();
    void thread_zext_ln37_fu_1128_p1();
    void thread_zext_ln39_1_fu_1158_p1();
    void thread_zext_ln39_2_fu_1167_p1();
    void thread_zext_ln39_3_fu_1184_p1();
    void thread_zext_ln39_4_fu_1193_p1();
    void thread_zext_ln39_5_fu_1203_p1();
    void thread_zext_ln39_fu_1116_p1();
    void thread_zext_ln45_1_fu_1326_p1();
    void thread_zext_ln45_2_fu_1265_p1();
    void thread_zext_ln45_3_fu_1330_p1();
    void thread_zext_ln45_4_fu_1333_p1();
    void thread_zext_ln45_5_fu_1342_p1();
    void thread_zext_ln45_6_fu_1369_p1();
    void thread_zext_ln45_fu_1208_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
