Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 21 for port 'immediate' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:173]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'funct_in' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:223]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'ui5_in' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:224]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'funct' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'ui5' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:242]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.BHT
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.Resolve_Branch
Compiling module xil_defaultlib.IF_ID_Register
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.Extension
Compiling module xil_defaultlib.ID_EX_Register
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.CarryLookaheadAdder32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch_check
Compiling module xil_defaultlib.EX_MEM_Register
Compiling module xil_defaultlib.MEM_WB_Register
Compiling module xil_defaultlib.Load_use_Data_Hazard
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
