/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [11:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [24:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [21:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_1z : in_data[30];
  assign celloutsig_0_72z = !(celloutsig_0_23z ? celloutsig_0_27z[12] : celloutsig_0_14z[8]);
  assign celloutsig_1_11z = !(celloutsig_1_8z[6] ? celloutsig_1_2z : celloutsig_1_10z);
  assign celloutsig_0_11z = !(celloutsig_0_0z[6] ? celloutsig_0_0z[5] : celloutsig_0_5z);
  assign celloutsig_0_2z = !(celloutsig_0_0z[3] ? in_data[78] : celloutsig_0_0z[6]);
  assign celloutsig_0_73z = ~celloutsig_0_24z;
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_4z[1]));
  assign celloutsig_1_7z = ~((in_data[114] | celloutsig_1_1z) & (celloutsig_1_3z | celloutsig_1_1z));
  assign celloutsig_0_24z = celloutsig_0_14z[5] | ~(celloutsig_0_8z);
  assign celloutsig_1_1z = in_data[180] | celloutsig_1_0z[8];
  assign celloutsig_1_10z = celloutsig_1_3z ^ celloutsig_1_1z;
  assign celloutsig_0_12z = celloutsig_0_6z[9] ^ celloutsig_0_9z;
  assign celloutsig_1_4z = ~(celloutsig_1_0z[10] ^ celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_3z ^ celloutsig_1_11z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[5] ^ in_data[46]);
  assign celloutsig_0_22z = ~(celloutsig_0_18z ^ celloutsig_0_10z);
  assign celloutsig_0_14z = { celloutsig_0_6z[9:1], 1'h1, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z } + { in_data[28:5], celloutsig_0_9z };
  reg [11:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 12'h000;
    else _19_ <= { in_data[82:76], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_8z };
  assign { _01_[11:5], _00_[4:1], _01_[0] } = _19_;
  assign celloutsig_0_8z = { celloutsig_0_0z[7:3], celloutsig_0_5z, celloutsig_0_2z } == { celloutsig_0_4z[3:2], celloutsig_0_4z };
  assign celloutsig_1_2z = celloutsig_1_0z[16:4] < in_data[132:120];
  assign celloutsig_1_14z = celloutsig_1_0z[16:5] < celloutsig_1_0z[16:5];
  assign celloutsig_0_10z = { celloutsig_0_6z[9:7], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z } < { celloutsig_0_6z[5:0], celloutsig_0_4z };
  assign celloutsig_1_8z = { in_data[163:159], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z } % { 1'h1, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[143:136], celloutsig_1_0z, celloutsig_1_2z } != in_data[142:117];
  assign celloutsig_0_9z = celloutsig_0_4z != celloutsig_0_6z[4:0];
  assign celloutsig_0_27z = - { in_data[28:14], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_14z[21:18], celloutsig_0_22z } !== _01_[10:6];
  assign celloutsig_0_0z = ~ in_data[51:44];
  assign celloutsig_1_0z = ~ in_data[118:102];
  assign celloutsig_0_15z = | { celloutsig_0_9z, celloutsig_0_0z[5:1] };
  assign celloutsig_0_18z = | celloutsig_0_6z[8:3];
  assign celloutsig_0_4z = { celloutsig_0_0z[7:4], celloutsig_0_3z } >> { in_data[10:9], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[74:66], celloutsig_0_1z } >> { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_18z = ~((celloutsig_1_14z & celloutsig_1_3z) | celloutsig_1_2z);
  assign _00_[0] = celloutsig_0_22z;
  assign _01_[4:1] = _00_[4:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
