address translation
end-to-end
lru
direct-mapped cache
lru counter
row-wise access pattern
disassembly
process graph
least recently used
n-way
byte addressable
associativity
miss rate
physical memory access
block size
physical address
2-way set associative
write-back
4-way set associative
virtual address
cache memories
immediate coalescing
write-allocate
cold/empty cache
virtual address format
memory allocation
tio address breakdown
stack discipline
lru replacement policy
set-associative cache
dynamic storage allocation
