
*** Running vivado
    with args -log design_1_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 360.133 ; gain = 99.910
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' (1#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' (2#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' (3#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' (4#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' (5#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' (6#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' (6#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' (7#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' (8#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' (9#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' (9#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' (9#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' (10#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (11#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (11#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (11#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (11#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (12#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (14#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' (14#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' (14#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' (14#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' (14#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' (14#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s' (15#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' (16#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (17#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/2018-KES/ex01/ex01.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:51 ; elapsed = 00:02:02 . Memory (MB): peak = 483.395 ; gain = 223.172
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 483.395 ; gain = 223.172
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_clock: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 741.117 ; gain = 8.016
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 745.188 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:33 ; elapsed = 00:04:00 . Memory (MB): peak = 745.188 ; gain = 484.965
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:33 ; elapsed = 00:04:00 . Memory (MB): peak = 745.188 ; gain = 484.965
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:04:01 . Memory (MB): peak = 745.188 ; gain = 484.965
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:35 ; elapsed = 00:04:04 . Memory (MB): peak = 745.188 ; gain = 484.965
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:04:11 . Memory (MB): peak = 745.188 ; gain = 484.965
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:04:46 . Memory (MB): peak = 745.188 ; gain = 484.965
Finished Timing Optimization : Time (s): cpu = 00:03:17 ; elapsed = 00:04:51 . Memory (MB): peak = 766.340 ; gain = 506.117
Finished Technology Mapping : Time (s): cpu = 00:03:18 ; elapsed = 00:04:53 . Memory (MB): peak = 766.340 ; gain = 506.117
Finished IO Insertion : Time (s): cpu = 00:03:21 ; elapsed = 00:04:56 . Memory (MB): peak = 766.340 ; gain = 506.117
Finished Renaming Generated Instances : Time (s): cpu = 00:03:21 ; elapsed = 00:04:56 . Memory (MB): peak = 766.340 ; gain = 506.117
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:21 ; elapsed = 00:04:56 . Memory (MB): peak = 766.340 ; gain = 506.117
Finished Renaming Generated Ports : Time (s): cpu = 00:03:21 ; elapsed = 00:04:56 . Memory (MB): peak = 766.340 ; gain = 506.117
Finished Handling Custom Attributes : Time (s): cpu = 00:03:21 ; elapsed = 00:04:56 . Memory (MB): peak = 766.340 ; gain = 506.117
Finished Renaming Generated Nets : Time (s): cpu = 00:03:21 ; elapsed = 00:04:56 . Memory (MB): peak = 766.340 ; gain = 506.117

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |     6|
|3     |LUT2    |    19|
|4     |LUT3    |   243|
|5     |LUT4    |    47|
|6     |LUT5    |    66|
|7     |LUT6    |   104|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   552|
|11    |FDSE    |    49|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:21 ; elapsed = 00:04:56 . Memory (MB): peak = 766.340 ; gain = 506.117
synth_design: Time (s): cpu = 00:03:26 ; elapsed = 00:05:04 . Memory (MB): peak = 766.340 ; gain = 515.512
