preferMEOverImplicit t
dnaAssemblerWaitTime 3600
amsTempDirForShadows ""
vlogSupply0Sigs ""
ossEscNameMapping t
headerText "none"
allDspfFiles nil
iterInstExpFormat "%b_%i"
checkForMissingShadows nil
aliasInstFormat "ams_alias_inst_%i"
emh_phyCell ""
instClashFormat "%b_instclash"
emh_macroLibList ""
enablePkgImport nil
allowNameCollisions "yes"
globalSignals (("" "D" "gnd!" "CDBA" "wire" "" "YES" "F" "wire" "") ("" "D" "vdd3!" "CDBA" "wire" "" "NO" "F" "wire" "") ("" "D" "vdde!" "CDBA" "wire" "" "NO" "F" "wire" "") ("" "D" "vdd!" "CDBA" "wire" "" "NO" "F" "wire" ""))
emh_printPhysicalInst nil
netClashFormat "%b_netclash"
allowIllegalIdentifiers "yes"
amsDefinitionViews "symbol schematic extracted"
emh_printEmptySubckt t
includeInstCdfParams nil
allowSparseBuses "yes"
runNProcForSch nil
emh_PrintPwrGndConnectivity nil
amsExcludeParams ""
amsVerilogHonorSmForLeaf nil
useEffectiveCDF nil
allowDeviantBuses "yes"
emh_DigitalInstList nil
unquoteNumbers t
createSpectreCktForExtracted nil
amsScalarInstances t
termDirectionMismatch "ignore"
useUselibForSpice nil
unlAnalogOnly ""
amsLSB_MSB nil
upgradeMsgSevError ""
amsmaxErrors "50"
useFileUselib t
ignorePrintNettype nil
emh_digNetlistFile "digital.v"
emh_maskLayoutView t
modifyParamScope "no"
initFile ""
amsPortConnectionByNameOrOrder "name"
print_control_vars t
netlistNoWarn ""
shortInstanceList ""
unlPortDrill ""
ifdefLanguageExtensions nil
upgradeMsgSevWarn ""
templateFile ""
useRunDirNetlistsOnly t
netlistMaxWarn ""
useSpectreInfo "spectre veriloga spice"
amsExpScalingFactor "no"
useDefparam nil
netlistMaxWarn2331 3
amsVerbose nil
vlogGroundSigs "gnd!"
desVarsToBeNetlistedAsInt ""
includeFiles "disciplines.vams userDisciplines.vams"
termMismatch "ignore"
verboseShadowLog nil
dspfFile nil
templateScript ""
forceCleanTempDirForShadow nil
hnlVerilogTermSyncUp nil
paramDefVals ""
amsTraverseConfigForTextViews t
updateShadow nil
vlogSupply1Sigs ""
paramGlobalDefVal "0"
splitNetlistFormat nil
