PPA Report for binary_clk_divider.v (Module: binary_clk_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 9
IO Count: 8
Cell Count: 31

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 291.66 MHz
Reg-to-Reg Critical Path Delay: 3.101 ns

POWER METRICS:
-------------
Total Power Consumption: 1.930 W
