/*
 * Copyright (c) 2022-2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited.
 */

#ifndef BPMP_ABI_MACH_T264_RESET_H
#define BPMP_ABI_MACH_T264_RESET_H

/**
 * @file
 * @defgroup bpmp_reset_ids Reset ID's
 * @brief Identifiers for Resets controllable by firmware
 * @{
 */

#define TEGRA264_RESET_APE_TKE			1U
#define TEGRA264_RESET_CEC			2U
#define TEGRA264_RESET_ADSP_ALL			3U
#define TEGRA264_RESET_RCE_ALL			4U
#define TEGRA264_RESET_UFSHC			5U
#define TEGRA264_RESET_UFSHC_AXI_M		6U
#define TEGRA264_RESET_UFSHC_LP_SEQ		7U
#define TEGRA264_RESET_DPAUX			8U
#define TEGRA264_RESET_EQOS_PCS			9U
#define TEGRA264_RESET_HWPM			10U
#define TEGRA264_RESET_I2C1			11U
#define TEGRA264_RESET_I2C2			12U
#define TEGRA264_RESET_I2C3			13U
#define TEGRA264_RESET_I2C4			14U
#define TEGRA264_RESET_I2C6			15U
#define TEGRA264_RESET_I2C7			16U
#define TEGRA264_RESET_I2C8			17U
#define TEGRA264_RESET_I2C9			18U
#define TEGRA264_RESET_ISP			19U
#define TEGRA264_RESET_LA			20U
#define TEGRA264_RESET_NVCSI			21U
#define TEGRA264_RESET_EQOS_MAC			22U
#define TEGRA264_RESET_PWM10			23U
#define TEGRA264_RESET_PWM2			24U
#define TEGRA264_RESET_PWM3			25U
#define TEGRA264_RESET_PWM4			26U
#define TEGRA264_RESET_PWM5			27U
#define TEGRA264_RESET_PWM9			28U
#define TEGRA264_RESET_QSPI0			29U
#define TEGRA264_RESET_HDA			30U
#define TEGRA264_RESET_HDACODEC			31U
#define TEGRA264_RESET_I2C0			32U
#define TEGRA264_RESET_I2C10			33U
#define TEGRA264_RESET_SDMMC1			34U
#define TEGRA264_RESET_MIPI_CAL			35U
#define TEGRA264_RESET_SPI1			36U
#define TEGRA264_RESET_SPI2			37U
#define TEGRA264_RESET_SPI3			38U
#define TEGRA264_RESET_SPI4			39U
#define TEGRA264_RESET_SPI5			40U
#define TEGRA264_RESET_SPI7			41U
#define TEGRA264_RESET_SPI8			42U
#define TEGRA264_RESET_SPI9			43U
#define TEGRA264_RESET_TACH0			44U
#define TEGRA264_RESET_TSEC			45U
#define TEGRA264_RESET_VI			46U
#define TEGRA264_RESET_VI1			47U
#define TEGRA264_RESET_PVA0_ALL			48U
#define TEGRA264_RESET_VIC			49U
#define TEGRA264_RESET_MPHY_CLK_CTL		50U
#define TEGRA264_RESET_MPHY_L0_RX		51U
#define TEGRA264_RESET_MPHY_L0_TX		52U
#define TEGRA264_RESET_MPHY_L1_RX		53U
#define TEGRA264_RESET_MPHY_L1_TX		54U
#define TEGRA264_RESET_ISP1			55U
#define TEGRA264_RESET_I2C11			56U
#define TEGRA264_RESET_I2C12			57U
#define TEGRA264_RESET_I2C14			58U
#define TEGRA264_RESET_I2C15			59U
#define TEGRA264_RESET_I2C16			60U
#define TEGRA264_RESET_EQOS_MACSEC		61U
#define TEGRA264_RESET_MGBE0_PCS		62U
#define TEGRA264_RESET_MGBE0_MAC		63U
#define TEGRA264_RESET_MGBE0_MACSEC		64U
#define TEGRA264_RESET_MGBE1_PCS		65U
#define TEGRA264_RESET_MGBE1_MAC		66U
#define TEGRA264_RESET_MGBE1_MACSEC		67U
#define TEGRA264_RESET_MGBE2_PCS		68U
#define TEGRA264_RESET_MGBE2_MAC		69U
#define TEGRA264_RESET_MGBE2_MACSEC		70U
#define TEGRA264_RESET_MGBE3_PCS		71U
#define TEGRA264_RESET_MGBE3_MAC		72U
#define TEGRA264_RESET_MGBE3_MACSEC		73U
#define TEGRA264_RESET_ADSP_CORE0		74U
#define TEGRA264_RESET_ADSP_CORE1		75U
#define TEGRA264_RESET_APE			76U
#define TEGRA264_RESET_XUSB1_PADCTL		77U
#define TEGRA264_RESET_AON_CPU_ALL		78U
#define TEGRA264_RESET_AON_HSP			79U
#define TEGRA264_RESET_UART4			80U
#define TEGRA264_RESET_UART5			81U
#define TEGRA264_RESET_UART9			82U
#define TEGRA264_RESET_UART10			83U
#define TEGRA264_RESET_UART8			84U

#define TEGRA264_MAX_PUBLIC_RESET_ID		173U

/** @} */

#endif
