$date
  Wed Jul  6 21:36:04 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sumador1bit_tb $end
$var reg 1 ! a_tb $end
$var reg 1 " b_tb $end
$var reg 1 # ci_tb $end
$var reg 1 $ s_tb $end
$var reg 1 % co_tb $end
$scope module dut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( ci $end
$var reg 1 ) s $end
$var reg 1 * co $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#150000000
1!
1$
1&
1)
#400000000
0!
1"
0&
1'
#600000000
1!
0$
1%
1&
0)
1*
#800000000
0!
0"
0%
0&
0'
0*
