#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\v2009.vpi";
S_000001816b0e8880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001816b0e8a10 .scope module, "mips_single_cycle_tb" "mips_single_cycle_tb" 3 6;
 .timescale -2 -4;
v000001816b150210_0 .var "clk", 0 0;
v000001816b1505d0_0 .net "dataadr", 31 0, v000001816b13e960_0;  1 drivers
v000001816b150fd0_0 .net "memwrite", 0 0, L_000001816b150c10;  1 drivers
v000001816b151930_0 .var "reset", 0 0;
v000001816b151bb0_0 .net "writedata", 31 0, L_000001816b151c50;  1 drivers
E_000001816b0d8f80 .event negedge, v000001816b0da730_0;
S_000001816af4e550 .scope module, "dut" "top" 3 15, 3 57 0, S_000001816b0e8a10;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000001816b14c230_0 .net "clk", 0 0, v000001816b150210_0;  1 drivers
v000001816b14c370_0 .net "dataadr", 31 0, v000001816b13e960_0;  alias, 1 drivers
v000001816b14ce10_0 .net "instr", 31 0, L_000001816b0d34e0;  1 drivers
v000001816b14c4b0_0 .net "memwrite", 0 0, L_000001816b150c10;  alias, 1 drivers
v000001816b14c550_0 .net "pc", 31 0, v000001816b140e70_0;  1 drivers
v000001816b14c690_0 .net "readdata", 31 0, L_000001816b0d30f0;  1 drivers
v000001816b151890_0 .net "reset", 0 0, v000001816b151930_0;  1 drivers
v000001816b150490_0 .net "writedata", 31 0, L_000001816b151c50;  alias, 1 drivers
L_000001816b1ab6e0 .part v000001816b140e70_0, 2, 6;
S_000001816af4e6e0 .scope module, "dmem" "dmem" 3 67, 3 70 0, S_000001816af4e550;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001816b0d30f0 .functor BUFZ 32, L_000001816b1abdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001816b0da4b0 .array "RAM", 63 0, 31 0;
v000001816b0da5f0_0 .net *"_ivl_0", 31 0, L_000001816b1abdc0;  1 drivers
v000001816b0da690_0 .net *"_ivl_3", 29 0, L_000001816b1ab3c0;  1 drivers
v000001816b0dbef0_0 .net "a", 31 0, v000001816b13e960_0;  alias, 1 drivers
v000001816b0da730_0 .net "clk", 0 0, v000001816b150210_0;  alias, 1 drivers
v000001816b0da910_0 .net "rd", 31 0, L_000001816b0d30f0;  alias, 1 drivers
v000001816b0daaf0_0 .net "wd", 31 0, L_000001816b151c50;  alias, 1 drivers
v000001816b0db130_0 .net "we", 0 0, L_000001816b150c10;  alias, 1 drivers
E_000001816b0d8840 .event posedge, v000001816b0da730_0;
L_000001816b1abdc0 .array/port v000001816b0da4b0, L_000001816b1ab3c0;
L_000001816b1ab3c0 .part v000001816b13e960_0, 2, 30;
S_000001816af4e870 .scope module, "imem" "imem" 3 66, 3 82 0, S_000001816af4e550;
 .timescale -2 -4;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001816b0d34e0 .functor BUFZ 32, L_000001816b1ab320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001816b0dad70 .array "RAM", 63 0, 31 0;
v000001816b0dac30_0 .net *"_ivl_0", 31 0, L_000001816b1ab320;  1 drivers
v000001816b0dab90_0 .net *"_ivl_2", 7 0, L_000001816b1abaa0;  1 drivers
L_000001816b152440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001816b0dae10_0 .net *"_ivl_5", 1 0, L_000001816b152440;  1 drivers
v000001816b0daeb0_0 .net "a", 5 0, L_000001816b1ab6e0;  1 drivers
v000001816b0daf50_0 .net "rd", 31 0, L_000001816b0d34e0;  alias, 1 drivers
L_000001816b1ab320 .array/port v000001816b0dad70, L_000001816b1abaa0;
L_000001816b1abaa0 .concat [ 6 2 0 0], L_000001816b1ab6e0, L_000001816b152440;
S_000001816b0be5d0 .scope module, "mips" "mips" 3 64, 3 93 0, S_000001816af4e550;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v000001816b14b150_0 .net "alucontrol", 2 0, v000001816b0db270_0;  1 drivers
v000001816b14cd70_0 .net "aluout", 31 0, v000001816b13e960_0;  alias, 1 drivers
v000001816b14c0f0_0 .net "alusrc", 0 0, L_000001816b151a70;  1 drivers
v000001816b14c190_0 .net "clk", 0 0, v000001816b150210_0;  alias, 1 drivers
v000001816b14b6f0_0 .net "instr", 31 0, L_000001816b0d34e0;  alias, 1 drivers
v000001816b14b5b0_0 .net "jump", 0 0, L_000001816b150d50;  1 drivers
v000001816b14ceb0_0 .net "memtoreg", 0 0, L_000001816b1508f0;  1 drivers
v000001816b14bf10_0 .net "memwrite", 0 0, L_000001816b150c10;  alias, 1 drivers
v000001816b14bbf0_0 .net "pc", 31 0, v000001816b140e70_0;  alias, 1 drivers
v000001816b14bc90_0 .net "pcsrc", 0 0, L_000001816b0d2c90;  1 drivers
v000001816b14b8d0_0 .net "readdata", 31 0, L_000001816b0d30f0;  alias, 1 drivers
v000001816b14b650_0 .net "regdst", 0 0, L_000001816b150cb0;  1 drivers
v000001816b14b970_0 .net "regwrite", 0 0, L_000001816b150850;  1 drivers
v000001816b14c5f0_0 .net "reset", 0 0, v000001816b151930_0;  alias, 1 drivers
v000001816b14bd30_0 .net "writedata", 31 0, L_000001816b151c50;  alias, 1 drivers
v000001816b14c410_0 .net "zero", 0 0, L_000001816b1aa4c0;  1 drivers
L_000001816b1519d0 .part L_000001816b0d34e0, 26, 6;
L_000001816b151d90 .part L_000001816b0d34e0, 0, 6;
S_000001816b0be760 .scope module, "c" "controller" 3 104, 3 115 0, S_000001816b0be5d0;
 .timescale -2 -4;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_000001816b0d2c90 .functor AND 1, L_000001816b150350, L_000001816b1aa4c0, C4<1>, C4<1>;
v000001816b13d100_0 .net "alucontrol", 2 0, v000001816b0db270_0;  alias, 1 drivers
v000001816b13d7e0_0 .net "aluop", 1 0, L_000001816b150df0;  1 drivers
v000001816b13e320_0 .net "alusrc", 0 0, L_000001816b151a70;  alias, 1 drivers
v000001816b13d560_0 .net "branch", 0 0, L_000001816b150350;  1 drivers
v000001816b13dd80_0 .net "funct", 5 0, L_000001816b151d90;  1 drivers
v000001816b13d240_0 .net "jump", 0 0, L_000001816b150d50;  alias, 1 drivers
v000001816b13d380_0 .net "memtoreg", 0 0, L_000001816b1508f0;  alias, 1 drivers
v000001816b13e280_0 .net "memwrite", 0 0, L_000001816b150c10;  alias, 1 drivers
v000001816b13da60_0 .net "op", 5 0, L_000001816b1519d0;  1 drivers
v000001816b13e500_0 .net "pcsrc", 0 0, L_000001816b0d2c90;  alias, 1 drivers
v000001816b13d600_0 .net "regdst", 0 0, L_000001816b150cb0;  alias, 1 drivers
v000001816b13e1e0_0 .net "regwrite", 0 0, L_000001816b150850;  alias, 1 drivers
v000001816b13eaa0_0 .net "zero", 0 0, L_000001816b1aa4c0;  alias, 1 drivers
S_000001816b0be8f0 .scope module, "ad" "aludec" 3 128, 3 157 0, S_000001816b0be760;
 .timescale -2 -4;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001816b0db270_0 .var "alucontrol", 2 0;
v000001816b0db3b0_0 .net "aluop", 1 0, L_000001816b150df0;  alias, 1 drivers
v000001816b0db4f0_0 .net "funct", 5 0, L_000001816b151d90;  alias, 1 drivers
E_000001816b0d8600 .event anyedge, v000001816b0db3b0_0, v000001816b0db4f0_0;
S_000001816b0bf760 .scope module, "md" "maindec" 3 126, 3 133 0, S_000001816b0be760;
 .timescale -2 -4;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v000001816b0db770_0 .net *"_ivl_10", 8 0, v000001816b13e0a0_0;  1 drivers
v000001816b13e820_0 .net "aluop", 1 0, L_000001816b150df0;  alias, 1 drivers
v000001816b13e140_0 .net "alusrc", 0 0, L_000001816b151a70;  alias, 1 drivers
v000001816b13dce0_0 .net "branch", 0 0, L_000001816b150350;  alias, 1 drivers
v000001816b13e0a0_0 .var "controls", 8 0;
v000001816b13d2e0_0 .net "jump", 0 0, L_000001816b150d50;  alias, 1 drivers
v000001816b13dec0_0 .net "memtoreg", 0 0, L_000001816b1508f0;  alias, 1 drivers
v000001816b13dba0_0 .net "memwrite", 0 0, L_000001816b150c10;  alias, 1 drivers
v000001816b13d880_0 .net "op", 5 0, L_000001816b1519d0;  alias, 1 drivers
v000001816b13dc40_0 .net "regdst", 0 0, L_000001816b150cb0;  alias, 1 drivers
v000001816b13ea00_0 .net "regwrite", 0 0, L_000001816b150850;  alias, 1 drivers
E_000001816b0d87c0 .event anyedge, v000001816b13d880_0;
L_000001816b150850 .part v000001816b13e0a0_0, 8, 1;
L_000001816b150cb0 .part v000001816b13e0a0_0, 7, 1;
L_000001816b151a70 .part v000001816b13e0a0_0, 6, 1;
L_000001816b150350 .part v000001816b13e0a0_0, 5, 1;
L_000001816b150c10 .part v000001816b13e0a0_0, 4, 1;
L_000001816b1508f0 .part v000001816b13e0a0_0, 3, 1;
L_000001816b150d50 .part v000001816b13e0a0_0, 2, 1;
L_000001816b150df0 .part v000001816b13e0a0_0, 0, 2;
S_000001816b0bf8f0 .scope module, "dp" "datapath" 3 108, 3 176 0, S_000001816b0be5d0;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v000001816b14b470_0 .net *"_ivl_3", 3 0, L_000001816b150530;  1 drivers
v000001816b14cf50_0 .net *"_ivl_5", 25 0, L_000001816b151390;  1 drivers
L_000001816b152128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001816b14c050_0 .net/2u *"_ivl_6", 1 0, L_000001816b152128;  1 drivers
v000001816b14c2d0_0 .net "alucontrol", 2 0, v000001816b0db270_0;  alias, 1 drivers
v000001816b14b0b0_0 .net "aluout", 31 0, v000001816b13e960_0;  alias, 1 drivers
v000001816b14b330_0 .net "alusrc", 0 0, L_000001816b151a70;  alias, 1 drivers
v000001816b14bdd0_0 .net "clk", 0 0, v000001816b150210_0;  alias, 1 drivers
v000001816b14bfb0_0 .net "instr", 31 0, L_000001816b0d34e0;  alias, 1 drivers
v000001816b14b3d0_0 .net "jump", 0 0, L_000001816b150d50;  alias, 1 drivers
v000001816b14b510_0 .net "memtoreg", 0 0, L_000001816b1508f0;  alias, 1 drivers
v000001816b14b290_0 .net "pc", 31 0, v000001816b140e70_0;  alias, 1 drivers
v000001816b14bb50_0 .net "pcbranch", 31 0, L_000001816b150e90;  1 drivers
v000001816b14ca50_0 .net "pcnext", 31 0, L_000001816b151110;  1 drivers
v000001816b14ccd0_0 .net "pcnextbr", 31 0, L_000001816b151f70;  1 drivers
v000001816b14cb90_0 .net "pcplus4", 31 0, L_000001816b150990;  1 drivers
v000001816b14b790_0 .net "pcsrc", 0 0, L_000001816b0d2c90;  alias, 1 drivers
v000001816b14c730_0 .net "readdata", 31 0, L_000001816b0d30f0;  alias, 1 drivers
v000001816b14b1f0_0 .net "regdst", 0 0, L_000001816b150cb0;  alias, 1 drivers
v000001816b14c910_0 .net "regwrite", 0 0, L_000001816b150850;  alias, 1 drivers
v000001816b14caf0_0 .net "reset", 0 0, v000001816b151930_0;  alias, 1 drivers
v000001816b14c7d0_0 .net "result", 31 0, L_000001816b150a30;  1 drivers
v000001816b14c870_0 .net "signimm", 31 0, L_000001816b1514d0;  1 drivers
v000001816b14c9b0_0 .net "signimmsh", 31 0, L_000001816b1503f0;  1 drivers
v000001816b14be70_0 .net "srca", 31 0, L_000001816b1511b0;  1 drivers
v000001816b14ba10_0 .net "srcb", 31 0, L_000001816b151430;  1 drivers
v000001816b14bab0_0 .net "writedata", 31 0, L_000001816b151c50;  alias, 1 drivers
v000001816b14b830_0 .net "writereg", 4 0, L_000001816b1500d0;  1 drivers
v000001816b14cc30_0 .net "zero", 0 0, L_000001816b1aa4c0;  alias, 1 drivers
L_000001816b150530 .part L_000001816b150990, 28, 4;
L_000001816b151390 .part L_000001816b0d34e0, 0, 26;
L_000001816b1516b0 .concat [ 2 26 4 0], L_000001816b152128, L_000001816b151390, L_000001816b150530;
L_000001816b151ed0 .part L_000001816b0d34e0, 21, 5;
L_000001816b151610 .part L_000001816b0d34e0, 16, 5;
L_000001816b1507b0 .part L_000001816b0d34e0, 16, 5;
L_000001816b1512f0 .part L_000001816b0d34e0, 11, 5;
L_000001816b150b70 .part L_000001816b0d34e0, 0, 16;
S_000001816b0b8d90 .scope module, "alu" "alu" 3 212, 3 274 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001816b0d2d00 .functor NOT 32, L_000001816b151430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001816b13ef00_0 .net *"_ivl_1", 0 0, L_000001816b151570;  1 drivers
v000001816b13d920_0 .net *"_ivl_10", 31 0, L_000001816b1ab1e0;  1 drivers
L_000001816b1523b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001816b13ec80_0 .net *"_ivl_13", 30 0, L_000001816b1523b0;  1 drivers
L_000001816b1523f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001816b13d420_0 .net/2u *"_ivl_16", 31 0, L_000001816b1523f8;  1 drivers
v000001816b13e640_0 .net *"_ivl_2", 31 0, L_000001816b0d2d00;  1 drivers
v000001816b13e3c0_0 .net *"_ivl_6", 31 0, L_000001816b1517f0;  1 drivers
v000001816b13e5a0_0 .net *"_ivl_9", 0 0, L_000001816b1aa420;  1 drivers
v000001816b13d060_0 .net "a", 31 0, L_000001816b1511b0;  alias, 1 drivers
v000001816b13e8c0_0 .net "alucontrol", 2 0, v000001816b0db270_0;  alias, 1 drivers
v000001816b13de20_0 .net "b", 31 0, L_000001816b151430;  alias, 1 drivers
v000001816b13df60_0 .net "condinvb", 31 0, L_000001816b151750;  1 drivers
v000001816b13e960_0 .var "result", 31 0;
v000001816b13ee60_0 .net "sum", 31 0, L_000001816b1ab280;  1 drivers
v000001816b13d1a0_0 .net "zero", 0 0, L_000001816b1aa4c0;  alias, 1 drivers
E_000001816b0d84c0 .event anyedge, v000001816b0db270_0, v000001816b13d060_0, v000001816b13de20_0, v000001816b13ee60_0;
L_000001816b151570 .part v000001816b0db270_0, 2, 1;
L_000001816b151750 .functor MUXZ 32, L_000001816b151430, L_000001816b0d2d00, L_000001816b151570, C4<>;
L_000001816b1517f0 .arith/sum 32, L_000001816b1511b0, L_000001816b151750;
L_000001816b1aa420 .part v000001816b0db270_0, 2, 1;
L_000001816b1ab1e0 .concat [ 1 31 0 0], L_000001816b1aa420, L_000001816b1523b0;
L_000001816b1ab280 .arith/sum 32, L_000001816b1517f0, L_000001816b1ab1e0;
L_000001816b1aa4c0 .cmp/eq 32, v000001816b13e960_0, L_000001816b1523f8;
S_000001816b0b8f20 .scope module, "immsh" "sl2" 3 196, 3 243 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001816b13d9c0_0 .net *"_ivl_1", 29 0, L_000001816b1502b0;  1 drivers
L_000001816b1520e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001816b13d4c0_0 .net/2u *"_ivl_2", 1 0, L_000001816b1520e0;  1 drivers
v000001816b13d6a0_0 .net "a", 31 0, L_000001816b1514d0;  alias, 1 drivers
v000001816b13e460_0 .net "y", 31 0, L_000001816b1503f0;  alias, 1 drivers
L_000001816b1502b0 .part L_000001816b1514d0, 0, 30;
L_000001816b1503f0 .concat [ 2 30 0 0], L_000001816b1520e0, L_000001816b1502b0;
S_000001816b0b90b0 .scope module, "pcadd1" "adder" 3 195, 3 237 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001816b13d740_0 .net "a", 31 0, v000001816b140e70_0;  alias, 1 drivers
L_000001816b152098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001816b13ed20_0 .net "b", 31 0, L_000001816b152098;  1 drivers
v000001816b13db00_0 .net "y", 31 0, L_000001816b150990;  alias, 1 drivers
L_000001816b150990 .arith/sum 32, v000001816b140e70_0, L_000001816b152098;
S_000001816b0c3240 .scope module, "pcadd2" "adder" 3 197, 3 237 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001816b13e6e0_0 .net "a", 31 0, L_000001816b150990;  alias, 1 drivers
v000001816b13e000_0 .net "b", 31 0, L_000001816b1503f0;  alias, 1 drivers
v000001816b13eb40_0 .net "y", 31 0, L_000001816b150e90;  alias, 1 drivers
L_000001816b150e90 .arith/sum 32, L_000001816b150990, L_000001816b1503f0;
S_000001816b0c33d0 .scope module, "pcbrmux" "mux2" 3 198, 3 266 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001816b0d8a40 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000100000>;
v000001816b13e780_0 .net "d0", 31 0, L_000001816b150990;  alias, 1 drivers
v000001816b13ebe0_0 .net "d1", 31 0, L_000001816b150e90;  alias, 1 drivers
v000001816b13edc0_0 .net "s", 0 0, L_000001816b0d2c90;  alias, 1 drivers
v000001816b13f4d0_0 .net "y", 31 0, L_000001816b151f70;  alias, 1 drivers
L_000001816b151f70 .functor MUXZ 32, L_000001816b150990, L_000001816b150e90, L_000001816b0d2c90, C4<>;
S_000001816b0c3560 .scope module, "pcmux" "mux2" 3 199, 3 266 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001816b0d8e00 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000100000>;
v000001816b1408d0_0 .net "d0", 31 0, L_000001816b151f70;  alias, 1 drivers
v000001816b140bf0_0 .net "d1", 31 0, L_000001816b1516b0;  1 drivers
v000001816b140a10_0 .net "s", 0 0, L_000001816b150d50;  alias, 1 drivers
v000001816b13f070_0 .net "y", 31 0, L_000001816b151110;  alias, 1 drivers
L_000001816b151110 .functor MUXZ 32, L_000001816b151f70, L_000001816b1516b0, L_000001816b150d50, C4<>;
S_000001816b14ab90 .scope module, "pcreg" "flopr" 3 194, 3 256 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001816b0d8cc0 .param/l "WIDTH" 0 3 256, +C4<00000000000000000000000000100000>;
v000001816b13f250_0 .net "clk", 0 0, v000001816b150210_0;  alias, 1 drivers
v000001816b140150_0 .net "d", 31 0, L_000001816b151110;  alias, 1 drivers
v000001816b140e70_0 .var "q", 31 0;
v000001816b1405b0_0 .net "reset", 0 0, v000001816b151930_0;  alias, 1 drivers
E_000001816b0d8c80 .event posedge, v000001816b1405b0_0, v000001816b0da730_0;
S_000001816b14a550 .scope module, "resmux" "mux2" 3 207, 3 266 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001816b0d81c0 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000100000>;
v000001816b140830_0 .net "d0", 31 0, v000001816b13e960_0;  alias, 1 drivers
v000001816b13f750_0 .net "d1", 31 0, L_000001816b0d30f0;  alias, 1 drivers
v000001816b140650_0 .net "s", 0 0, L_000001816b1508f0;  alias, 1 drivers
v000001816b13f930_0 .net "y", 31 0, L_000001816b150a30;  alias, 1 drivers
L_000001816b150a30 .functor MUXZ 32, v000001816b13e960_0, L_000001816b0d30f0, L_000001816b1508f0, C4<>;
S_000001816b14aeb0 .scope module, "rf" "regfile" 3 203, 3 215 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001816b140f10_0 .net *"_ivl_0", 31 0, L_000001816b150f30;  1 drivers
v000001816b13f110_0 .net *"_ivl_10", 6 0, L_000001816b150670;  1 drivers
L_000001816b152200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001816b13f2f0_0 .net *"_ivl_13", 1 0, L_000001816b152200;  1 drivers
L_000001816b152248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001816b13f390_0 .net/2u *"_ivl_14", 31 0, L_000001816b152248;  1 drivers
v000001816b140c90_0 .net *"_ivl_18", 31 0, L_000001816b151b10;  1 drivers
L_000001816b152290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001816b140d30_0 .net *"_ivl_21", 26 0, L_000001816b152290;  1 drivers
L_000001816b1522d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001816b140970_0 .net/2u *"_ivl_22", 31 0, L_000001816b1522d8;  1 drivers
v000001816b140dd0_0 .net *"_ivl_24", 0 0, L_000001816b151070;  1 drivers
v000001816b13fcf0_0 .net *"_ivl_26", 31 0, L_000001816b151250;  1 drivers
v000001816b13f570_0 .net *"_ivl_28", 6 0, L_000001816b151e30;  1 drivers
L_000001816b152170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001816b140ab0_0 .net *"_ivl_3", 26 0, L_000001816b152170;  1 drivers
L_000001816b152320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001816b13f6b0_0 .net *"_ivl_31", 1 0, L_000001816b152320;  1 drivers
L_000001816b152368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001816b1403d0_0 .net/2u *"_ivl_32", 31 0, L_000001816b152368;  1 drivers
L_000001816b1521b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001816b13f1b0_0 .net/2u *"_ivl_4", 31 0, L_000001816b1521b8;  1 drivers
v000001816b13fed0_0 .net *"_ivl_6", 0 0, L_000001816b150710;  1 drivers
v000001816b13f7f0_0 .net *"_ivl_8", 31 0, L_000001816b151cf0;  1 drivers
v000001816b1406f0_0 .net "clk", 0 0, v000001816b150210_0;  alias, 1 drivers
v000001816b140b50_0 .net "ra1", 4 0, L_000001816b151ed0;  1 drivers
v000001816b13f430_0 .net "ra2", 4 0, L_000001816b151610;  1 drivers
v000001816b13f610_0 .net "rd1", 31 0, L_000001816b1511b0;  alias, 1 drivers
v000001816b13f890_0 .net "rd2", 31 0, L_000001816b151c50;  alias, 1 drivers
v000001816b13f9d0 .array "rf", 0 31, 31 0;
v000001816b140470_0 .net "wa3", 4 0, L_000001816b1500d0;  alias, 1 drivers
v000001816b13fa70_0 .net "wd3", 31 0, L_000001816b150a30;  alias, 1 drivers
v000001816b13fb10_0 .net "we3", 0 0, L_000001816b150850;  alias, 1 drivers
L_000001816b150f30 .concat [ 5 27 0 0], L_000001816b151ed0, L_000001816b152170;
L_000001816b150710 .cmp/ne 32, L_000001816b150f30, L_000001816b1521b8;
L_000001816b151cf0 .array/port v000001816b13f9d0, L_000001816b150670;
L_000001816b150670 .concat [ 5 2 0 0], L_000001816b151ed0, L_000001816b152200;
L_000001816b1511b0 .functor MUXZ 32, L_000001816b152248, L_000001816b151cf0, L_000001816b150710, C4<>;
L_000001816b151b10 .concat [ 5 27 0 0], L_000001816b151610, L_000001816b152290;
L_000001816b151070 .cmp/ne 32, L_000001816b151b10, L_000001816b1522d8;
L_000001816b151250 .array/port v000001816b13f9d0, L_000001816b151e30;
L_000001816b151e30 .concat [ 5 2 0 0], L_000001816b151610, L_000001816b152320;
L_000001816b151c50 .functor MUXZ 32, L_000001816b152368, L_000001816b151250, L_000001816b151070, C4<>;
S_000001816b14ad20 .scope module, "se" "signext" 3 208, 3 250 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001816b13fbb0_0 .net *"_ivl_1", 0 0, L_000001816b150ad0;  1 drivers
v000001816b13fc50_0 .net *"_ivl_2", 15 0, L_000001816b150170;  1 drivers
v000001816b13fd90_0 .net "a", 15 0, L_000001816b150b70;  1 drivers
v000001816b13fe30_0 .net "y", 31 0, L_000001816b1514d0;  alias, 1 drivers
L_000001816b150ad0 .part L_000001816b150b70, 15, 1;
LS_000001816b150170_0_0 .concat [ 1 1 1 1], L_000001816b150ad0, L_000001816b150ad0, L_000001816b150ad0, L_000001816b150ad0;
LS_000001816b150170_0_4 .concat [ 1 1 1 1], L_000001816b150ad0, L_000001816b150ad0, L_000001816b150ad0, L_000001816b150ad0;
LS_000001816b150170_0_8 .concat [ 1 1 1 1], L_000001816b150ad0, L_000001816b150ad0, L_000001816b150ad0, L_000001816b150ad0;
LS_000001816b150170_0_12 .concat [ 1 1 1 1], L_000001816b150ad0, L_000001816b150ad0, L_000001816b150ad0, L_000001816b150ad0;
L_000001816b150170 .concat [ 4 4 4 4], LS_000001816b150170_0_0, LS_000001816b150170_0_4, LS_000001816b150170_0_8, LS_000001816b150170_0_12;
L_000001816b1514d0 .concat [ 16 16 0 0], L_000001816b150b70, L_000001816b150170;
S_000001816b14a870 .scope module, "srcbmux" "mux2" 3 211, 3 266 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001816b0d8380 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000100000>;
v000001816b13ff70_0 .net "d0", 31 0, L_000001816b151c50;  alias, 1 drivers
v000001816b140290_0 .net "d1", 31 0, L_000001816b1514d0;  alias, 1 drivers
v000001816b140010_0 .net "s", 0 0, L_000001816b151a70;  alias, 1 drivers
v000001816b140510_0 .net "y", 31 0, L_000001816b151430;  alias, 1 drivers
L_000001816b151430 .functor MUXZ 32, L_000001816b151c50, L_000001816b1514d0, L_000001816b151a70, C4<>;
S_000001816b14aa00 .scope module, "wrmux" "mux2" 3 205, 3 266 0, S_000001816b0bf8f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_000001816b0d83c0 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000000101>;
v000001816b1400b0_0 .net "d0", 4 0, L_000001816b1507b0;  1 drivers
v000001816b140790_0 .net "d1", 4 0, L_000001816b1512f0;  1 drivers
v000001816b1401f0_0 .net "s", 0 0, L_000001816b150cb0;  alias, 1 drivers
v000001816b140330_0 .net "y", 4 0, L_000001816b1500d0;  alias, 1 drivers
L_000001816b1500d0 .functor MUXZ 5, L_000001816b1507b0, L_000001816b1512f0, L_000001816b150cb0, C4<>;
    .scope S_000001816b0bf760;
T_0 ;
    %wait E_000001816b0d87c0;
    %load/vec4 v000001816b13d880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v000001816b13e0a0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001816b13e0a0_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v000001816b13e0a0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v000001816b13e0a0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v000001816b13e0a0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v000001816b13e0a0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v000001816b13e0a0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001816b0be8f0;
T_1 ;
    %wait E_000001816b0d8600;
    %load/vec4 v000001816b0db3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000001816b0db4f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000001816b0db270_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001816b0db270_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001816b0db270_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001816b0db270_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001816b0db270_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001816b0db270_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001816b0db270_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001816b0db270_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001816b14ab90;
T_2 ;
    %wait E_000001816b0d8c80;
    %load/vec4 v000001816b1405b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001816b140e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001816b140150_0;
    %assign/vec4 v000001816b140e70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001816b14aeb0;
T_3 ;
    %wait E_000001816b0d8840;
    %load/vec4 v000001816b13fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001816b13fa70_0;
    %load/vec4 v000001816b140470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001816b13f9d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001816b0b8d90;
T_4 ;
    %wait E_000001816b0d84c0;
    %load/vec4 v000001816b13e8c0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v000001816b13d060_0;
    %load/vec4 v000001816b13de20_0;
    %and;
    %store/vec4 v000001816b13e960_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v000001816b13d060_0;
    %load/vec4 v000001816b13de20_0;
    %or;
    %store/vec4 v000001816b13e960_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v000001816b13ee60_0;
    %store/vec4 v000001816b13e960_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v000001816b13ee60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %store/vec4 v000001816b13e960_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001816af4e870;
T_5 ;
    %vpi_call/w 3 88 "$readmemh", "memfile.dat", v000001816b0dad70 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001816af4e6e0;
T_6 ;
    %wait E_000001816b0d8840;
    %load/vec4 v000001816b0db130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001816b0daaf0_0;
    %load/vec4 v000001816b0dbef0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001816b0da4b0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001816b0e8a10;
T_7 ;
    %vpi_call/w 3 19 "$dumpfile", "mipsTest.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, v000001816b150210_0, v000001816b151930_0, v000001816b151bb0_0, v000001816b1505d0_0, v000001816b150fd0_0 {0 0 0};
    %vpi_call/w 3 21 "$display", "writedata\011dataadr\011memwrite" {0 0 0};
    %vpi_call/w 3 22 "$monitor", "%9d\011%7d\011%8d", v000001816b151bb0_0, v000001816b1505d0_0, v000001816b150fd0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001816b0e8a10;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001816b151930_0, 0;
    %delay 2200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001816b151930_0, 0;
    %end;
    .thread T_8;
    .scope S_000001816b0e8a10;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001816b150210_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001816b150210_0, 0;
    %delay 500, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001816b0e8a10;
T_10 ;
    %wait E_000001816b0d8f80;
    %load/vec4 v000001816b150fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001816b1505d0_0;
    %pushi/vec4 60, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001816b151bb0_0;
    %pushi/vec4 28, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 46 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001816b1505d0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call/w 3 50 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 51 "$finish" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "mipsTest.sv";
