# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_FPU_PIPELINED_FPADDSUB2_vector_testing_func_synth.v" -d "SUB_OPER=1"
verilog xil_defaultlib  "../../../../ADD_SUB_FUNCIONAL_v1.srcs/bloody_simruns/imports/Pipeline_FPADD_sourcefiles/tb_FPU_PIPELINED_FPADDSUB2_vector_testing.v" -d "SUB_OPER=1"

# Do not sort compile order
nosort
