
;; Function __NVIC_SetPriorityGrouping (__NVIC_SetPriorityGrouping, funcdef_no=104, decl_uid=5485, cgraph_uid=105, symbol_order=104)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [1 PriorityGroup+0 S4 A32])
        (reg:SI 0 r0 [ PriorityGroup ])) "lib/Core/Include/core_cm4.h":1649:1 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 119)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [1 PriorityGroup+0 S4 A32])) "lib/Core/Include/core_cm4.h":1651:12 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 118 [ PriorityGroupTmp_6 ])
        (and:SI (reg:SI 119)
            (const_int 7 [0x7]))) "lib/Core/Include/core_cm4.h":1651:12 -1
     (nil))
(insn 8 7 9 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])
        (reg:SI 118 [ PriorityGroupTmp_6 ])) "lib/Core/Include/core_cm4.h":1651:12 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 114 [ _1 ])
        (const_int -536810240 [0xffffffffe000ed00])) "lib/Core/Include/core_cm4.h":1653:20 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 120)
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _1 ])
                (const_int 12 [0xc])) [1 _1->AIRCR+0 S4 A32])) "lib/Core/Include/core_cm4.h":1653:14 -1
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 reg_value+0 S4 A64])
        (reg:SI 120)) "lib/Core/Include/core_cm4.h":1653:14 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 122)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 reg_value+0 S4 A64])) "lib/Core/Include/core_cm4.h":1654:13 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 121 [ reg_value_9 ])
        (const_int 63743 [0xf8ff])) "lib/Core/Include/core_cm4.h":1654:13 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 121 [ reg_value_9 ])
        (and:SI (reg:SI 122)
            (reg:SI 121 [ reg_value_9 ]))) "lib/Core/Include/core_cm4.h":1654:13 -1
     (expr_list:REG_EQUAL (and:SI (reg:SI 122)
            (const_int 63743 [0xf8ff]))
        (nil)))
(insn 15 14 16 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 reg_value+0 S4 A64])
        (reg:SI 121 [ reg_value_9 ])) "lib/Core/Include/core_cm4.h":1654:13 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 123)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])) "lib/Core/Include/core_cm4.h":1657:35 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 115 [ _2 ])
        (ashift:SI (reg:SI 123)
            (const_int 8 [0x8]))) "lib/Core/Include/core_cm4.h":1657:35 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 124)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 reg_value+0 S4 A64])) "lib/Core/Include/core_cm4.h":1656:62 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 116 [ _3 ])
        (ior:SI (reg:SI 115 [ _2 ])
            (reg:SI 124))) "lib/Core/Include/core_cm4.h":1656:62 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 125 [ reg_value_10 ])
        (ior:SI (reg:SI 116 [ _3 ])
            (const_int 100139008 [0x5f80000]))) "lib/Core/Include/core_cm4.h":1655:14 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 125 [ reg_value_10 ])
        (ior:SI (reg:SI 125 [ reg_value_10 ])
            (const_int 131072 [0x20000]))) "lib/Core/Include/core_cm4.h":1655:14 -1
     (expr_list:REG_EQUAL (ior:SI (reg:SI 116 [ _3 ])
            (const_int 100270080 [0x5fa0000]))
        (nil)))
(insn 22 21 23 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 reg_value+0 S4 A64])
        (reg:SI 125 [ reg_value_10 ])) "lib/Core/Include/core_cm4.h":1655:14 -1
     (nil))
(insn 23 22 24 2 (set (reg/f:SI 117 [ _4 ])
        (const_int -536810240 [0xffffffffe000ed00])) "lib/Core/Include/core_cm4.h":1658:6 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 126)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 reg_value+0 S4 A64])) "lib/Core/Include/core_cm4.h":1658:14 -1
     (nil))
(insn 25 24 0 2 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _4 ])
                (const_int 12 [0xc])) [1 _4->AIRCR+0 S4 A32])
        (reg:SI 126)) "lib/Core/Include/core_cm4.h":1658:14 -1
     (nil))

;; Function __NVIC_GetPriorityGrouping (__NVIC_GetPriorityGrouping, funcdef_no=105, decl_uid=5490, cgraph_uid=106, symbol_order=105)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 12.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 114 [ _1 ])
        (const_int -536810240 [0xffffffffe000ed00])) "lib/Core/Include/core_cm4.h":1669:26 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 115 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _1 ])
                (const_int 12 [0xc])) [1 _1->AIRCR+0 S4 A32])) "lib/Core/Include/core_cm4.h":1669:26 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 116 [ _3 ])
        (lshiftrt:SI (reg:SI 115 [ _2 ])
            (const_int 8 [0x8]))) "lib/Core/Include/core_cm4.h":1669:11 -1
     (nil))
(insn 8 7 11 2 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _3 ])
            (const_int 7 [0x7]))) "lib/Core/Include/core_cm4.h":1669:11 -1
     (nil))
(insn 11 8 15 2 (set (reg:SI 118 [ <retval> ])
        (reg:SI 117 [ _5 ])) "lib/Core/Include/core_cm4.h":1669:11 discrim 1 -1
     (nil))
(insn 15 11 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "lib/Core/Include/core_cm4.h":1670:1 -1
     (nil))
(insn 16 15 0 2 (use (reg/i:SI 0 r0)) "lib/Core/Include/core_cm4.h":1670:1 -1
     (nil))

;; Function __NVIC_EnableIRQ (__NVIC_EnableIRQ, funcdef_no=106, decl_uid=5493, cgraph_uid=107, symbol_order=106)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ IRQn ])) "lib/Core/Include/core_cm4.h":1680:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 122)
        (subreg:QI (reg:SI 121) 0)) "lib/Core/Include/core_cm4.h":1680:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 122)) "lib/Core/Include/core_cm4.h":1680:1 -1
     (nil))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg:SI 125)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1681:6 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "lib/Core/Include/core_cm4.h":1681:6 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "lib/Core/Include/core_cm4.h":1681:6 277 {arm_cond_branch}
     (nil)
 -> 29)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] lib/Core/Include/core_cm4.h:1683)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/core_cm4.h":1683:5 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 114 [ IRQn.2_1 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1684:81 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 115 [ _2 ])
        (reg:SI 114 [ IRQn.2_1 ])) "lib/Core/Include/core_cm4.h":1684:81 -1
     (nil))
(insn 19 18 20 4 (set (reg:SI 116 [ _3 ])
        (and:SI (reg:SI 115 [ _2 ])
            (const_int 31 [0x1f]))) "lib/Core/Include/core_cm4.h":1684:81 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:SI 117 [ _4 ])
        (const_int -536813312 [0xffffffffe000e100])) "lib/Core/Include/core_cm4.h":1684:9 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 118 [ _5 ])
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1684:18 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 119 [ _6 ])
        (lshiftrt:SI (reg:SI 118 [ _5 ])
            (const_int 5 [0x5]))) "lib/Core/Include/core_cm4.h":1684:34 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 126)
        (const_int 1 [0x1])) "lib/Core/Include/core_cm4.h":1684:45 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 120 [ _7 ])
        (ashift:SI (reg:SI 126)
            (reg:SI 116 [ _3 ]))) "lib/Core/Include/core_cm4.h":1684:45 -1
     (nil))
(insn 25 24 26 4 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 119 [ _6 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 117 [ _4 ])) [1 _4->ISER[_6]+0 S4 A32])
        (reg:SI 120 [ _7 ])) "lib/Core/Include/core_cm4.h":1684:43 -1
     (nil))
(insn 26 25 29 4 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] lib/Core/Include/core_cm4.h:1685)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/core_cm4.h":1685:5 -1
     (nil))
(code_label 29 26 30 6 8 (nil) [1 uses])
(note 30 29 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function __NVIC_DisableIRQ (__NVIC_DisableIRQ, funcdef_no=108, decl_uid=5499, cgraph_uid=109, symbol_order=108)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->7 redirected to 8
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.
Merging block 6 into block 4...
Merged blocks 4 and 6.
Merged 4 and 6 without moving.
Merging block 7 into block 4...
Merged blocks 4 and 7.
Merged 4 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ IRQn ])) "lib/Core/Include/core_cm4.h":1718:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 122)
        (subreg:QI (reg:SI 121) 0)) "lib/Core/Include/core_cm4.h":1718:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 122)) "lib/Core/Include/core_cm4.h":1718:1 -1
     (nil))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg:SI 125)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1719:6 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "lib/Core/Include/core_cm4.h":1719:6 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 32)
            (pc))) "lib/Core/Include/core_cm4.h":1719:6 277 {arm_cond_branch}
     (nil)
 -> 32)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg:SI 114 [ IRQn.3_1 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1721:81 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 115 [ _2 ])
        (reg:SI 114 [ IRQn.3_1 ])) "lib/Core/Include/core_cm4.h":1721:81 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 116 [ _3 ])
        (and:SI (reg:SI 115 [ _2 ])
            (const_int 31 [0x1f]))) "lib/Core/Include/core_cm4.h":1721:81 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:SI 117 [ _4 ])
        (const_int -536813312 [0xffffffffe000e100])) "lib/Core/Include/core_cm4.h":1721:9 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 118 [ _5 ])
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1721:18 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 119 [ _6 ])
        (lshiftrt:SI (reg:SI 118 [ _5 ])
            (const_int 5 [0x5]))) "lib/Core/Include/core_cm4.h":1721:34 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 126)
        (const_int 1 [0x1])) "lib/Core/Include/core_cm4.h":1721:45 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 120 [ _7 ])
        (ashift:SI (reg:SI 126)
            (reg:SI 116 [ _3 ]))) "lib/Core/Include/core_cm4.h":1721:45 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 127)
        (plus:SI (reg:SI 119 [ _6 ])
            (const_int 32 [0x20]))) "lib/Core/Include/core_cm4.h":1721:43 -1
     (nil))
(insn 25 24 26 4 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 117 [ _4 ])) [1 _4->ICER[_6]+0 S4 A32])
        (reg:SI 120 [ _7 ])) "lib/Core/Include/core_cm4.h":1721:43 -1
     (nil))
(insn 26 25 34 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] lib/Core/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 34 26 28 4 (const_int 0 [0]) "lib/Core/Include/cmsis_gcc.h":947:1 -1
     (nil))
(insn 28 34 35 4 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] lib/Core/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 35 28 32 4 (const_int 0 [0]) "lib/Core/Include/cmsis_gcc.h":936:1 -1
     (nil))
(code_label 32 35 33 8 13 (nil) [1 uses])
(note 33 32 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

;; Function __NVIC_GetPendingIRQ (__NVIC_GetPendingIRQ, funcdef_no=109, decl_uid=5502, cgraph_uid=110, symbol_order=109)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 34.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ IRQn ])) "lib/Core/Include/core_cm4.h":1737:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 125)
        (subreg:QI (reg:SI 124) 0)) "lib/Core/Include/core_cm4.h":1737:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 125)) "lib/Core/Include/core_cm4.h":1737:1 -1
     (nil))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg:SI 128)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1738:6 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 0 [0]))) "lib/Core/Include/core_cm4.h":1738:6 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "lib/Core/Include/core_cm4.h":1738:6 -1
     (nil)
 -> 28)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:SI 114 [ _1 ])
        (const_int -536813312 [0xffffffffe000e100])) "lib/Core/Include/core_cm4.h":1740:29 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 115 [ _2 ])
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1740:38 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 116 [ _3 ])
        (lshiftrt:SI (reg:SI 115 [ _2 ])
            (const_int 5 [0x5]))) "lib/Core/Include/core_cm4.h":1740:54 -1
     (nil))
(insn 19 18 20 4 (set (reg:SI 129)
        (plus:SI (reg:SI 116 [ _3 ])
            (const_int 64 [0x40]))) "lib/Core/Include/core_cm4.h":1740:35 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 117 [ _4 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 129)
                    (const_int 4 [0x4]))
                (reg/f:SI 114 [ _1 ])) [1 _1->ISPR[_3]+0 S4 A32])) "lib/Core/Include/core_cm4.h":1740:35 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 118 [ IRQn.7_5 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1740:91 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 119 [ _6 ])
        (reg:SI 118 [ IRQn.7_5 ])) "lib/Core/Include/core_cm4.h":1740:91 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 120 [ _7 ])
        (and:SI (reg:SI 119 [ _6 ])
            (const_int 31 [0x1f]))) "lib/Core/Include/core_cm4.h":1740:91 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 121 [ _8 ])
        (lshiftrt:SI (reg:SI 117 [ _4 ])
            (reg:SI 120 [ _7 ]))) "lib/Core/Include/core_cm4.h":1740:103 -1
     (nil))
(insn 25 24 26 4 (set (reg:SI 122 [ _9 ])
        (and:SI (reg:SI 121 [ _8 ])
            (const_int 1 [0x1]))) "lib/Core/Include/core_cm4.h":1740:12 -1
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (label_ref 31)) "lib/Core/Include/core_cm4.h":1740:12 -1
     (nil)
 -> 31)
(barrier 27 26 28)
(code_label 28 27 29 5 19 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:SI 122 [ _9 ])
        (const_int 0 [0])) "lib/Core/Include/core_cm4.h":1744:11 -1
     (nil))
(code_label 31 30 32 6 20 (nil) [1 uses])
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 37 6 (set (reg:SI 123 [ <retval> ])
        (reg:SI 122 [ _9 ])) "lib/Core/Include/core_cm4.h":1746:1 -1
     (nil))
(insn 37 33 38 6 (set (reg/i:SI 0 r0)
        (reg:SI 123 [ <retval> ])) "lib/Core/Include/core_cm4.h":1746:1 -1
     (nil))
(insn 38 37 0 6 (use (reg/i:SI 0 r0)) "lib/Core/Include/core_cm4.h":1746:1 -1
     (nil))

;; Function __NVIC_SetPendingIRQ (__NVIC_SetPendingIRQ, funcdef_no=110, decl_uid=5505, cgraph_uid=111, symbol_order=110)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ IRQn ])) "lib/Core/Include/core_cm4.h":1756:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 122)
        (subreg:QI (reg:SI 121) 0)) "lib/Core/Include/core_cm4.h":1756:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 122)) "lib/Core/Include/core_cm4.h":1756:1 -1
     (nil))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg:SI 125)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1757:6 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "lib/Core/Include/core_cm4.h":1757:6 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "lib/Core/Include/core_cm4.h":1757:6 277 {arm_cond_branch}
     (nil)
 -> 28)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg:SI 114 [ IRQn.6_1 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1759:81 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 115 [ _2 ])
        (reg:SI 114 [ IRQn.6_1 ])) "lib/Core/Include/core_cm4.h":1759:81 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 116 [ _3 ])
        (and:SI (reg:SI 115 [ _2 ])
            (const_int 31 [0x1f]))) "lib/Core/Include/core_cm4.h":1759:81 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:SI 117 [ _4 ])
        (const_int -536813312 [0xffffffffe000e100])) "lib/Core/Include/core_cm4.h":1759:9 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 118 [ _5 ])
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1759:18 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 119 [ _6 ])
        (lshiftrt:SI (reg:SI 118 [ _5 ])
            (const_int 5 [0x5]))) "lib/Core/Include/core_cm4.h":1759:34 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 126)
        (const_int 1 [0x1])) "lib/Core/Include/core_cm4.h":1759:45 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 120 [ _7 ])
        (ashift:SI (reg:SI 126)
            (reg:SI 116 [ _3 ]))) "lib/Core/Include/core_cm4.h":1759:45 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 127)
        (plus:SI (reg:SI 119 [ _6 ])
            (const_int 64 [0x40]))) "lib/Core/Include/core_cm4.h":1759:43 -1
     (nil))
(insn 25 24 28 4 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 117 [ _4 ])) [1 _4->ISPR[_6]+0 S4 A32])
        (reg:SI 120 [ _7 ])) "lib/Core/Include/core_cm4.h":1759:43 -1
     (nil))
(code_label 28 25 29 6 23 (nil) [1 uses])
(note 29 28 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function __NVIC_ClearPendingIRQ (__NVIC_ClearPendingIRQ, funcdef_no=111, decl_uid=5508, cgraph_uid=112, symbol_order=111)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ IRQn ])) "lib/Core/Include/core_cm4.h":1771:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 122)
        (subreg:QI (reg:SI 121) 0)) "lib/Core/Include/core_cm4.h":1771:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 122)) "lib/Core/Include/core_cm4.h":1771:1 -1
     (nil))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg:SI 125)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1772:6 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "lib/Core/Include/core_cm4.h":1772:6 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "lib/Core/Include/core_cm4.h":1772:6 277 {arm_cond_branch}
     (nil)
 -> 28)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg:SI 114 [ IRQn.8_1 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1774:81 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 115 [ _2 ])
        (reg:SI 114 [ IRQn.8_1 ])) "lib/Core/Include/core_cm4.h":1774:81 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 116 [ _3 ])
        (and:SI (reg:SI 115 [ _2 ])
            (const_int 31 [0x1f]))) "lib/Core/Include/core_cm4.h":1774:81 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:SI 117 [ _4 ])
        (const_int -536813312 [0xffffffffe000e100])) "lib/Core/Include/core_cm4.h":1774:9 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 118 [ _5 ])
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1774:18 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 119 [ _6 ])
        (lshiftrt:SI (reg:SI 118 [ _5 ])
            (const_int 5 [0x5]))) "lib/Core/Include/core_cm4.h":1774:34 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 126)
        (const_int 1 [0x1])) "lib/Core/Include/core_cm4.h":1774:45 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 120 [ _7 ])
        (ashift:SI (reg:SI 126)
            (reg:SI 116 [ _3 ]))) "lib/Core/Include/core_cm4.h":1774:45 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 127)
        (plus:SI (reg:SI 119 [ _6 ])
            (const_int 96 [0x60]))) "lib/Core/Include/core_cm4.h":1774:43 -1
     (nil))
(insn 25 24 28 4 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 117 [ _4 ])) [1 _4->ICPR[_6]+0 S4 A32])
        (reg:SI 120 [ _7 ])) "lib/Core/Include/core_cm4.h":1774:43 -1
     (nil))
(code_label 28 25 29 6 28 (nil) [1 uses])
(note 29 28 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function __NVIC_GetActive (__NVIC_GetActive, funcdef_no=112, decl_uid=5511, cgraph_uid=113, symbol_order=112)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 34.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ IRQn ])) "lib/Core/Include/core_cm4.h":1788:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 125)
        (subreg:QI (reg:SI 124) 0)) "lib/Core/Include/core_cm4.h":1788:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 125)) "lib/Core/Include/core_cm4.h":1788:1 -1
     (nil))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg:SI 128)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1789:6 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 0 [0]))) "lib/Core/Include/core_cm4.h":1789:6 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "lib/Core/Include/core_cm4.h":1789:6 -1
     (nil)
 -> 28)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:SI 114 [ _1 ])
        (const_int -536813312 [0xffffffffe000e100])) "lib/Core/Include/core_cm4.h":1791:29 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 115 [ _2 ])
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1791:38 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 116 [ _3 ])
        (lshiftrt:SI (reg:SI 115 [ _2 ])
            (const_int 5 [0x5]))) "lib/Core/Include/core_cm4.h":1791:54 -1
     (nil))
(insn 19 18 20 4 (set (reg:SI 129)
        (plus:SI (reg:SI 116 [ _3 ])
            (const_int 128 [0x80]))) "lib/Core/Include/core_cm4.h":1791:35 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 117 [ _4 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 129)
                    (const_int 4 [0x4]))
                (reg/f:SI 114 [ _1 ])) [1 _1->IABR[_3]+0 S4 A32])) "lib/Core/Include/core_cm4.h":1791:35 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 118 [ IRQn.9_5 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1791:91 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 119 [ _6 ])
        (reg:SI 118 [ IRQn.9_5 ])) "lib/Core/Include/core_cm4.h":1791:91 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 120 [ _7 ])
        (and:SI (reg:SI 119 [ _6 ])
            (const_int 31 [0x1f]))) "lib/Core/Include/core_cm4.h":1791:91 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 121 [ _8 ])
        (lshiftrt:SI (reg:SI 117 [ _4 ])
            (reg:SI 120 [ _7 ]))) "lib/Core/Include/core_cm4.h":1791:103 -1
     (nil))
(insn 25 24 26 4 (set (reg:SI 122 [ _9 ])
        (and:SI (reg:SI 121 [ _8 ])
            (const_int 1 [0x1]))) "lib/Core/Include/core_cm4.h":1791:12 -1
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (label_ref 31)) "lib/Core/Include/core_cm4.h":1791:12 -1
     (nil)
 -> 31)
(barrier 27 26 28)
(code_label 28 27 29 5 34 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:SI 122 [ _9 ])
        (const_int 0 [0])) "lib/Core/Include/core_cm4.h":1795:11 -1
     (nil))
(code_label 31 30 32 6 35 (nil) [1 uses])
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 37 6 (set (reg:SI 123 [ <retval> ])
        (reg:SI 122 [ _9 ])) "lib/Core/Include/core_cm4.h":1797:1 -1
     (nil))
(insn 37 33 38 6 (set (reg/i:SI 0 r0)
        (reg:SI 123 [ <retval> ])) "lib/Core/Include/core_cm4.h":1797:1 -1
     (nil))
(insn 38 37 0 6 (use (reg/i:SI 0 r0)) "lib/Core/Include/core_cm4.h":1797:1 -1
     (nil))

;; Function __NVIC_SetPriority (__NVIC_SetPriority, funcdef_no=113, decl_uid=5515, cgraph_uid=114, symbol_order=113)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 26 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 5 2 (set (reg:SI 125)
        (reg:SI 0 r0 [ IRQn ])) "lib/Core/Include/core_cm4.h":1810:1 -1
     (nil))
(insn 5 2 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 priority+0 S4 A32])
        (reg:SI 1 r1 [ priority ])) "lib/Core/Include/core_cm4.h":1810:1 -1
     (nil))
(insn 3 5 4 2 (set (reg:QI 126)
        (subreg:QI (reg:SI 125) 0)) "lib/Core/Include/core_cm4.h":1810:1 -1
     (nil))
(insn 4 3 6 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 126)) "lib/Core/Include/core_cm4.h":1810:1 -1
     (nil))
(note 6 4 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 6 14 2 (set (reg:SI 129)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1811:6 -1
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 0 [0]))) "lib/Core/Include/core_cm4.h":1811:6 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "lib/Core/Include/core_cm4.h":1811:6 -1
     (nil)
 -> 28)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:SI 130)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 priority+0 S4 A32])) "lib/Core/Include/core_cm4.h":1813:48 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 114 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) "lib/Core/Include/core_cm4.h":1813:48 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:SI 115 [ _2 ])
        (const_int -536813312 [0xffffffffe000e100])) "lib/Core/Include/core_cm4.h":1813:9 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 116 [ _3 ])
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1813:15 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 131)
        (ashift:SI (reg:SI 114 [ _1 ])
            (const_int 4 [0x4]))) "lib/Core/Include/core_cm4.h":1813:48 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 117 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 131) 0))) "lib/Core/Include/core_cm4.h":1813:48 -1
     (nil))
(insn 23 22 24 4 (set (reg/f:SI 132)
        (plus:SI (reg/f:SI 115 [ _2 ])
            (reg:SI 116 [ _3 ]))) "lib/Core/Include/core_cm4.h":1813:46 -1
     (nil))
(insn 24 23 25 4 (set (reg:QI 133)
        (subreg/s/v:QI (reg:SI 117 [ _4 ]) 0)) "lib/Core/Include/core_cm4.h":1813:46 -1
     (nil))
(insn 25 24 26 4 (set (mem/v:QI (plus:SI (reg/f:SI 132)
                (const_int 768 [0x300])) [0 _2->IP[_3]+0 S1 A8])
        (reg:QI 133)) "lib/Core/Include/core_cm4.h":1813:46 -1
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (label_ref:SI 44)) 288 {*arm_jump}
     (nil)
 -> 44)
(barrier 27 26 28)
(code_label 28 27 29 5 39 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:SI 134)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 priority+0 S4 A32])) "lib/Core/Include/core_cm4.h":1817:48 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 118 [ _5 ])
        (zero_extend:SI (subreg:QI (reg:SI 134) 0))) "lib/Core/Include/core_cm4.h":1817:48 -1
     (nil))
(insn 32 31 33 5 (set (reg/f:SI 119 [ _6 ])
        (const_int -536810240 [0xffffffffe000ed00])) "lib/Core/Include/core_cm4.h":1817:8 -1
     (nil))
(insn 33 32 34 5 (set (reg:SI 120 [ IRQn.1_7 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1817:32 -1
     (nil))
(insn 34 33 35 5 (set (reg:SI 121 [ _8 ])
        (reg:SI 120 [ IRQn.1_7 ])) "lib/Core/Include/core_cm4.h":1817:32 -1
     (nil))
(insn 35 34 36 5 (set (reg:SI 122 [ _9 ])
        (and:SI (reg:SI 121 [ _8 ])
            (const_int 15 [0xf]))) "lib/Core/Include/core_cm4.h":1817:32 -1
     (nil))
(insn 36 35 37 5 (set (reg:SI 123 [ _10 ])
        (plus:SI (reg:SI 122 [ _9 ])
            (const_int -4 [0xfffffffffffffffc]))) "lib/Core/Include/core_cm4.h":1817:40 -1
     (nil))
(insn 37 36 38 5 (set (reg:SI 135)
        (ashift:SI (reg:SI 118 [ _5 ])
            (const_int 4 [0x4]))) "lib/Core/Include/core_cm4.h":1817:48 -1
     (nil))
(insn 38 37 39 5 (set (reg:SI 124 [ _11 ])
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "lib/Core/Include/core_cm4.h":1817:48 -1
     (nil))
(insn 39 38 40 5 (set (reg/f:SI 136)
        (plus:SI (reg/f:SI 119 [ _6 ])
            (reg:SI 123 [ _10 ]))) "lib/Core/Include/core_cm4.h":1817:46 -1
     (nil))
(insn 40 39 41 5 (set (reg:QI 137)
        (subreg/s/v:QI (reg:SI 124 [ _11 ]) 0)) "lib/Core/Include/core_cm4.h":1817:46 -1
     (nil))
(insn 41 40 44 5 (set (mem/v:QI (plus:SI (reg/f:SI 136)
                (const_int 24 [0x18])) [0 _6->SHP[_10]+0 S1 A8])
        (reg:QI 137)) "lib/Core/Include/core_cm4.h":1817:46 -1
     (nil))
(code_label 44 41 45 7 38 (nil) [1 uses])
(note 45 44 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function __NVIC_GetPriority (__NVIC_GetPriority, funcdef_no=114, decl_uid=5518, cgraph_uid=115, symbol_order=114)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 44.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 127)
        (reg:SI 0 r0 [ IRQn ])) "lib/Core/Include/core_cm4.h":1832:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 128)
        (subreg:QI (reg:SI 127) 0)) "lib/Core/Include/core_cm4.h":1832:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 128)) "lib/Core/Include/core_cm4.h":1832:1 -1
     (nil))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg:SI 131)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1834:6 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131)
            (const_int 0 [0]))) "lib/Core/Include/core_cm4.h":1834:6 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "lib/Core/Include/core_cm4.h":1834:6 -1
     (nil)
 -> 27)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:SI 114 [ _1 ])
        (const_int -536813312 [0xffffffffe000e100])) "lib/Core/Include/core_cm4.h":1836:27 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 115 [ _2 ])
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1836:33 -1
     (nil))
(insn 18 17 20 4 (set (reg/f:SI 132)
        (plus:SI (reg/f:SI 114 [ _1 ])
            (reg:SI 115 [ _2 ]))) "lib/Core/Include/core_cm4.h":1836:31 -1
     (nil))
(insn 20 18 21 4 (set (reg:QI 134)
        (mem/v:QI (plus:SI (reg/f:SI 132)
                (const_int 768 [0x300])) [0 _1->IP[_2]+0 S1 A8])) "lib/Core/Include/core_cm4.h":1836:31 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 116 [ _3 ])
        (zero_extend:SI (reg:QI 134))) "lib/Core/Include/core_cm4.h":1836:31 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 135)
        (lshiftrt:SI (reg:SI 116 [ _3 ])
            (const_int 4 [0x4]))) "lib/Core/Include/core_cm4.h":1836:64 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 117 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "lib/Core/Include/core_cm4.h":1836:64 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 125 [ _12 ])
        (reg:SI 117 [ _4 ])) "lib/Core/Include/core_cm4.h":1836:64 -1
     (nil))
(jump_insn 25 24 26 4 (set (pc)
        (label_ref 41)) "lib/Core/Include/core_cm4.h":1836:64 -1
     (nil)
 -> 41)
(barrier 26 25 27)
(code_label 27 26 28 5 45 (nil) [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg/f:SI 118 [ _5 ])
        (const_int -536810240 [0xffffffffe000ed00])) "lib/Core/Include/core_cm4.h":1840:26 -1
     (nil))
(insn 30 29 31 5 (set (reg:SI 119 [ IRQn.4_6 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/Core/Include/core_cm4.h":1840:50 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 120 [ _7 ])
        (reg:SI 119 [ IRQn.4_6 ])) "lib/Core/Include/core_cm4.h":1840:50 -1
     (nil))
(insn 32 31 33 5 (set (reg:SI 121 [ _8 ])
        (and:SI (reg:SI 120 [ _7 ])
            (const_int 15 [0xf]))) "lib/Core/Include/core_cm4.h":1840:50 -1
     (nil))
(insn 33 32 34 5 (set (reg:SI 122 [ _9 ])
        (plus:SI (reg:SI 121 [ _8 ])
            (const_int -4 [0xfffffffffffffffc]))) "lib/Core/Include/core_cm4.h":1840:58 -1
     (nil))
(insn 34 33 36 5 (set (reg/f:SI 136)
        (plus:SI (reg/f:SI 118 [ _5 ])
            (reg:SI 122 [ _9 ]))) "lib/Core/Include/core_cm4.h":1840:31 -1
     (nil))
(insn 36 34 37 5 (set (reg:QI 138)
        (mem/v:QI (plus:SI (reg/f:SI 136)
                (const_int 24 [0x18])) [0 _5->SHP[_9]+0 S1 A8])) "lib/Core/Include/core_cm4.h":1840:31 -1
     (nil))
(insn 37 36 38 5 (set (reg:SI 123 [ _10 ])
        (zero_extend:SI (reg:QI 138))) "lib/Core/Include/core_cm4.h":1840:31 -1
     (nil))
(insn 38 37 39 5 (set (reg:SI 139)
        (lshiftrt:SI (reg:SI 123 [ _10 ])
            (const_int 4 [0x4]))) "lib/Core/Include/core_cm4.h":1840:64 -1
     (nil))
(insn 39 38 40 5 (set (reg:SI 124 [ _11 ])
        (zero_extend:SI (subreg:QI (reg:SI 139) 0))) "lib/Core/Include/core_cm4.h":1840:64 -1
     (nil))
(insn 40 39 41 5 (set (reg:SI 125 [ _12 ])
        (reg:SI 124 [ _11 ])) "lib/Core/Include/core_cm4.h":1840:64 -1
     (nil))
(code_label 41 40 42 6 46 (nil) [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 47 6 (set (reg:SI 126 [ <retval> ])
        (reg:SI 125 [ _12 ])) "lib/Core/Include/core_cm4.h":1842:1 -1
     (nil))
(insn 47 43 48 6 (set (reg/i:SI 0 r0)
        (reg:SI 126 [ <retval> ])) "lib/Core/Include/core_cm4.h":1842:1 -1
     (nil))
(insn 48 47 0 6 (use (reg/i:SI 0 r0)) "lib/Core/Include/core_cm4.h":1842:1 -1
     (nil))

;; Function NVIC_EncodePriority (NVIC_EncodePriority, funcdef_no=115, decl_uid=5523, cgraph_uid=116, symbol_order=115)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Removing jump 50.
Merging block 8 into block 6...
Merged blocks 6 and 8.
Merged 6 and 8 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [1 PriorityGroup+0 S4 A32])
        (reg:SI 0 r0 [ PriorityGroup ])) "lib/Core/Include/core_cm4.h":1857:1 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [1 PreemptPriority+0 S4 A32])
        (reg:SI 1 r1 [ PreemptPriority ])) "lib/Core/Include/core_cm4.h":1857:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [1 SubPriority+0 S4 A32])
        (reg:SI 2 r2 [ SubPriority ])) "lib/Core/Include/core_cm4.h":1857:1 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 127)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [1 PriorityGroup+0 S4 A32])) "lib/Core/Include/core_cm4.h":1858:12 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 126 [ PriorityGroupTmp_12 ])
        (and:SI (reg:SI 127)
            (const_int 7 [0x7]))) "lib/Core/Include/core_cm4.h":1858:12 -1
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])
        (reg:SI 126 [ PriorityGroupTmp_12 ])) "lib/Core/Include/core_cm4.h":1858:12 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 128)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])) "lib/Core/Include/core_cm4.h":1862:31 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _1 ])
        (minus:SI (const_int 7 [0x7])
            (reg:SI 128))) "lib/Core/Include/core_cm4.h":1862:31 -1
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:SI 129 [ PreemptPriorityBits_13 ])
                (umin:SI (reg:SI 114 [ _1 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "lib/Core/Include/core_cm4.h":1862:23 -1
     (nil))
(insn 14 13 15 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 PreemptPriorityBits+0 S4 A64])
        (reg:SI 129 [ PreemptPriorityBits_13 ])) "lib/Core/Include/core_cm4.h":1862:23 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 130)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])) "lib/Core/Include/core_cm4.h":1863:44 -1
     (nil))
(insn 16 15 19 2 (set (reg:SI 115 [ _2 ])
        (plus:SI (reg:SI 130)
            (const_int 4 [0x4]))) "lib/Core/Include/core_cm4.h":1863:44 -1
     (nil))
(insn 19 16 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _2 ])
            (const_int 6 [0x6]))) "lib/Core/Include/core_cm4.h":1863:109 -1
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "lib/Core/Include/core_cm4.h":1863:109 -1
     (nil)
 -> 26)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (set (reg:SI 131)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])) "lib/Core/Include/core_cm4.h":1863:109 discrim 1 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 123 [ iftmp.0_10 ])
        (plus:SI (reg:SI 131)
            (const_int -3 [0xfffffffffffffffd]))) "lib/Core/Include/core_cm4.h":1863:109 discrim 1 -1
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (label_ref 29)) -1
     (nil)
 -> 29)
(barrier 25 24 26)
(code_label 26 25 27 5 50 (nil) [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:SI 123 [ iftmp.0_10 ])
        (const_int 0 [0])) "lib/Core/Include/core_cm4.h":1863:109 discrim 2 -1
     (nil))
(code_label 29 28 30 6 51 (nil) [1 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [1 SubPriorityBits+0 S4 A32])
        (reg:SI 123 [ iftmp.0_10 ])) "lib/Core/Include/core_cm4.h":1863:23 discrim 4 -1
     (nil))
(insn 32 31 33 6 (set (reg:SI 132)
        (const_int -1 [0xffffffffffffffff])) "lib/Core/Include/core_cm4.h":1866:30 -1
     (nil))
(insn 33 32 34 6 (set (reg:SI 133)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 PreemptPriorityBits+0 S4 A64])) "lib/Core/Include/core_cm4.h":1866:30 -1
     (nil))
(insn 34 33 35 6 (set (reg:SI 116 [ _3 ])
        (ashift:SI (reg:SI 132)
            (reg:SI 133))) "lib/Core/Include/core_cm4.h":1866:30 -1
     (nil))
(insn 35 34 36 6 (set (reg:SI 117 [ _4 ])
        (not:SI (reg:SI 116 [ _3 ]))) "lib/Core/Include/core_cm4.h":1866:30 -1
     (nil))
(insn 36 35 37 6 (set (reg:SI 134)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [1 PreemptPriority+0 S4 A32])) "lib/Core/Include/core_cm4.h":1866:30 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 118 [ _5 ])
        (and:SI (reg:SI 117 [ _4 ])
            (reg:SI 134))) "lib/Core/Include/core_cm4.h":1866:30 -1
     (nil))
(insn 38 37 39 6 (set (reg:SI 135)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [1 SubPriorityBits+0 S4 A32])) "lib/Core/Include/core_cm4.h":1866:82 -1
     (nil))
(insn 39 38 40 6 (set (reg:SI 119 [ _6 ])
        (ashift:SI (reg:SI 118 [ _5 ])
            (reg:SI 135))) "lib/Core/Include/core_cm4.h":1866:82 -1
     (nil))
(insn 40 39 41 6 (set (reg:SI 136)
        (const_int -1 [0xffffffffffffffff])) "lib/Core/Include/core_cm4.h":1867:30 -1
     (nil))
(insn 41 40 42 6 (set (reg:SI 137)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [1 SubPriorityBits+0 S4 A32])) "lib/Core/Include/core_cm4.h":1867:30 -1
     (nil))
(insn 42 41 43 6 (set (reg:SI 120 [ _7 ])
        (ashift:SI (reg:SI 136)
            (reg:SI 137))) "lib/Core/Include/core_cm4.h":1867:30 -1
     (nil))
(insn 43 42 44 6 (set (reg:SI 121 [ _8 ])
        (not:SI (reg:SI 120 [ _7 ]))) "lib/Core/Include/core_cm4.h":1867:30 -1
     (nil))
(insn 44 43 45 6 (set (reg:SI 138)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [1 SubPriority+0 S4 A32])) "lib/Core/Include/core_cm4.h":1867:30 -1
     (nil))
(insn 45 44 46 6 (set (reg:SI 122 [ _9 ])
        (and:SI (reg:SI 121 [ _8 ])
            (reg:SI 138))) "lib/Core/Include/core_cm4.h":1867:30 -1
     (nil))
(insn 46 45 49 6 (set (reg:SI 124 [ _19 ])
        (ior:SI (reg:SI 119 [ _6 ])
            (reg:SI 122 [ _9 ]))) "lib/Core/Include/core_cm4.h":1866:102 -1
     (nil))
(insn 49 46 53 6 (set (reg:SI 125 [ <retval> ])
        (reg:SI 124 [ _19 ])) "lib/Core/Include/core_cm4.h":1866:102 discrim 1 -1
     (nil))
(insn 53 49 54 6 (set (reg/i:SI 0 r0)
        (reg:SI 125 [ <retval> ])) "lib/Core/Include/core_cm4.h":1869:1 -1
     (nil))
(insn 54 53 0 6 (use (reg/i:SI 0 r0)) "lib/Core/Include/core_cm4.h":1869:1 -1
     (nil))

;; Function NVIC_DecodePriority (NVIC_DecodePriority, funcdef_no=116, decl_uid=5532, cgraph_uid=117, symbol_order=116)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [1 Priority+0 S4 A32])
        (reg:SI 0 r0 [ Priority ])) "lib/Core/Include/core_cm4.h":1884:1 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [1 PriorityGroup+0 S4 A32])
        (reg:SI 1 r1 [ PriorityGroup ])) "lib/Core/Include/core_cm4.h":1884:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [7 pPreemptPriority+0 S4 A32])
        (reg:SI 2 r2 [ pPreemptPriority ])) "lib/Core/Include/core_cm4.h":1884:1 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [7 pSubPriority+0 S4 A32])
        (reg:SI 3 r3 [ pSubPriority ])) "lib/Core/Include/core_cm4.h":1884:1 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 125)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [1 PriorityGroup+0 S4 A32])) "lib/Core/Include/core_cm4.h":1885:12 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 124 [ PriorityGroupTmp_12 ])
        (and:SI (reg:SI 125)
            (const_int 7 [0x7]))) "lib/Core/Include/core_cm4.h":1885:12 -1
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])
        (reg:SI 124 [ PriorityGroupTmp_12 ])) "lib/Core/Include/core_cm4.h":1885:12 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 126)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])) "lib/Core/Include/core_cm4.h":1889:31 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 114 [ _1 ])
        (minus:SI (const_int 7 [0x7])
            (reg:SI 126))) "lib/Core/Include/core_cm4.h":1889:31 -1
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 127 [ PreemptPriorityBits_13 ])
                (umin:SI (reg:SI 114 [ _1 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "lib/Core/Include/core_cm4.h":1889:23 -1
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 PreemptPriorityBits+0 S4 A64])
        (reg:SI 127 [ PreemptPriorityBits_13 ])) "lib/Core/Include/core_cm4.h":1889:23 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 128)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])) "lib/Core/Include/core_cm4.h":1890:44 -1
     (nil))
(insn 17 16 20 2 (set (reg:SI 115 [ _2 ])
        (plus:SI (reg:SI 128)
            (const_int 4 [0x4]))) "lib/Core/Include/core_cm4.h":1890:44 -1
     (nil))
(insn 20 17 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _2 ])
            (const_int 6 [0x6]))) "lib/Core/Include/core_cm4.h":1890:109 -1
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "lib/Core/Include/core_cm4.h":1890:109 -1
     (nil)
 -> 27)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg:SI 129)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroupTmp+0 S4 A32])) "lib/Core/Include/core_cm4.h":1890:109 discrim 1 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 123 [ iftmp.5_10 ])
        (plus:SI (reg:SI 129)
            (const_int -3 [0xfffffffffffffffd]))) "lib/Core/Include/core_cm4.h":1890:109 discrim 1 -1
     (nil))
(jump_insn 25 24 26 4 (set (pc)
        (label_ref 30)) -1
     (nil)
 -> 30)
(barrier 26 25 27)
(code_label 27 26 28 5 54 (nil) [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:SI 123 [ iftmp.5_10 ])
        (const_int 0 [0])) "lib/Core/Include/core_cm4.h":1890:109 discrim 2 -1
     (nil))
(code_label 30 29 31 6 55 (nil) [1 uses])
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [1 SubPriorityBits+0 S4 A32])
        (reg:SI 123 [ iftmp.5_10 ])) "lib/Core/Include/core_cm4.h":1890:23 discrim 4 -1
     (nil))
(insn 33 32 34 6 (set (reg:SI 130)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [1 Priority+0 S4 A32])) "lib/Core/Include/core_cm4.h":1892:33 -1
     (nil))
(insn 34 33 35 6 (set (reg:SI 131)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [1 SubPriorityBits+0 S4 A32])) "lib/Core/Include/core_cm4.h":1892:33 -1
     (nil))
(insn 35 34 36 6 (set (reg:SI 116 [ _3 ])
        (lshiftrt:SI (reg:SI 130)
            (reg:SI 131))) "lib/Core/Include/core_cm4.h":1892:33 -1
     (nil))
(insn 36 35 37 6 (set (reg:SI 132)
        (const_int -1 [0xffffffffffffffff])) "lib/Core/Include/core_cm4.h":1892:53 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 133)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 PreemptPriorityBits+0 S4 A64])) "lib/Core/Include/core_cm4.h":1892:53 -1
     (nil))
(insn 38 37 39 6 (set (reg:SI 117 [ _4 ])
        (ashift:SI (reg:SI 132)
            (reg:SI 133))) "lib/Core/Include/core_cm4.h":1892:53 -1
     (nil))
(insn 39 38 40 6 (set (reg:SI 118 [ _5 ])
        (not:SI (reg:SI 117 [ _4 ]))) "lib/Core/Include/core_cm4.h":1892:53 -1
     (nil))
(insn 40 39 41 6 (set (reg:SI 119 [ _6 ])
        (and:SI (reg:SI 116 [ _3 ])
            (reg:SI 118 [ _5 ]))) "lib/Core/Include/core_cm4.h":1892:53 -1
     (nil))
(insn 41 40 42 6 (set (reg/f:SI 134)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [7 pPreemptPriority+0 S4 A32])) "lib/Core/Include/core_cm4.h":1892:21 -1
     (nil))
(insn 42 41 43 6 (set (mem:SI (reg/f:SI 134) [1 *pPreemptPriority_19(D)+0 S4 A32])
        (reg:SI 119 [ _6 ])) "lib/Core/Include/core_cm4.h":1892:21 -1
     (nil))
(insn 43 42 44 6 (set (reg:SI 135)
        (const_int -1 [0xffffffffffffffff])) "lib/Core/Include/core_cm4.h":1893:53 -1
     (nil))
(insn 44 43 45 6 (set (reg:SI 136)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [1 SubPriorityBits+0 S4 A32])) "lib/Core/Include/core_cm4.h":1893:53 -1
     (nil))
(insn 45 44 46 6 (set (reg:SI 120 [ _7 ])
        (ashift:SI (reg:SI 135)
            (reg:SI 136))) "lib/Core/Include/core_cm4.h":1893:53 -1
     (nil))
(insn 46 45 47 6 (set (reg:SI 121 [ _8 ])
        (not:SI (reg:SI 120 [ _7 ]))) "lib/Core/Include/core_cm4.h":1893:53 -1
     (nil))
(insn 47 46 48 6 (set (reg:SI 137)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [1 Priority+0 S4 A32])) "lib/Core/Include/core_cm4.h":1893:53 -1
     (nil))
(insn 48 47 49 6 (set (reg:SI 122 [ _9 ])
        (and:SI (reg:SI 121 [ _8 ])
            (reg:SI 137))) "lib/Core/Include/core_cm4.h":1893:53 -1
     (nil))
(insn 49 48 50 6 (set (reg/f:SI 138)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [7 pSubPriority+0 S4 A32])) "lib/Core/Include/core_cm4.h":1893:21 -1
     (nil))
(insn 50 49 0 6 (set (mem:SI (reg/f:SI 138) [1 *pSubPriority_21(D)+0 S4 A32])
        (reg:SI 122 [ _9 ])) "lib/Core/Include/core_cm4.h":1893:21 -1
     (nil))

;; Function __NVIC_SystemReset (__NVIC_SystemReset, funcdef_no=119, decl_uid=5547, cgraph_uid=120, symbol_order=119)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6
deleting block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 24 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] lib/Core/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 24 5 7 2 (const_int 0 [0]) "lib/Core/Include/cmsis_gcc.h":947:1 -1
     (nil))
(insn 7 24 8 2 (set (reg/f:SI 114 [ _1 ])
        (const_int -536810240 [0xffffffffe000ed00])) "lib/Core/Include/core_cm4.h":1938:32 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 115 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _1 ])
                (const_int 12 [0xc])) [1 _1->AIRCR+0 S4 A32])) "lib/Core/Include/core_cm4.h":1938:32 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 116 [ _3 ])
        (and:SI (reg:SI 115 [ _2 ])
            (const_int 1792 [0x700]))) "lib/Core/Include/core_cm4.h":1938:40 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 117 [ _4 ])
        (const_int -536810240 [0xffffffffe000ed00])) "lib/Core/Include/core_cm4.h":1937:6 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 118 [ _5 ])
        (const_int 100270084 [0x5fa0004])) "lib/Core/Include/core_cm4.h":1937:17 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 118 [ _5 ])
        (ior:SI (reg:SI 116 [ _3 ])
            (reg:SI 118 [ _5 ]))) "lib/Core/Include/core_cm4.h":1937:17 -1
     (expr_list:REG_EQUAL (ior:SI (reg:SI 116 [ _3 ])
            (const_int 100270084 [0x5fa0004]))
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _4 ])
                (const_int 12 [0xc])) [1 _4->AIRCR+0 S4 A32])
        (reg:SI 118 [ _5 ])) "lib/Core/Include/core_cm4.h":1937:15 -1
     (nil))
(insn 14 13 25 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] lib/Core/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 25 14 19 2 (const_int 0 [0]) "lib/Core/Include/cmsis_gcc.h":947:1 -1
     (nil))
(code_label 19 25 16 6 57 (nil) [1 uses])
(note 16 19 17 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 6 (parallel [
            (asm_input/v ("nop") lib/Core/Include/core_cm4.h:1944)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/core_cm4.h":1944:5 discrim 1 -1
     (nil))
(note 18 17 20 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 20 18 21 7 (set (pc)
        (label_ref 19)) -1
     (nil)
 -> 19)
(barrier 21 20 0)

;; Function SysTick_Config (SysTick_Config, funcdef_no=128, decl_uid=5597, cgraph_uid=129, symbol_order=128)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 35.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 ticks+0 S4 A32])
        (reg:SI 0 r0 [ ticks ])) "lib/Core/Include/core_cm4.h":2018:1 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 121)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 ticks+0 S4 A32])) "lib/Core/Include/core_cm4.h":2019:14 -1
     (nil))
(insn 7 6 10 2 (set (reg:SI 114 [ _1 ])
        (plus:SI (reg:SI 121)
            (const_int -1 [0xffffffffffffffff]))) "lib/Core/Include/core_cm4.h":2019:14 -1
     (nil))
(insn 10 7 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _1 ])
            (const_int 16777216 [0x1000000]))) "lib/Core/Include/core_cm4.h":2019:6 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "lib/Core/Include/core_cm4.h":2019:6 -1
     (nil)
 -> 16)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:SI 119 [ _6 ])
        (const_int 1 [0x1])) "lib/Core/Include/core_cm4.h":2021:12 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (label_ref 32)) "lib/Core/Include/core_cm4.h":2021:12 -1
     (nil)
 -> 32)
(barrier 15 14 16)
(code_label 16 15 17 5 61 (nil) [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg/f:SI 115 [ _2 ])
        (const_int -536813552 [0xffffffffe000e010])) "lib/Core/Include/core_cm4.h":2024:10 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 122)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 ticks+0 S4 A32])) "lib/Core/Include/core_cm4.h":2024:20 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 116 [ _3 ])
        (plus:SI (reg:SI 122)
            (const_int -1 [0xffffffffffffffff]))) "lib/Core/Include/core_cm4.h":2024:20 -1
     (nil))
(insn 21 20 22 5 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _2 ])
                (const_int 4 [0x4])) [1 _2->LOAD+0 S4 A32])
        (reg:SI 116 [ _3 ])) "lib/Core/Include/core_cm4.h":2024:18 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 1 r1)
        (const_int 15 [0xf])) "lib/Core/Include/core_cm4.h":2025:3 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 0 r0)
        (const_int -1 [0xffffffffffffffff])) "lib/Core/Include/core_cm4.h":2025:3 -1
     (nil))
(call_insn 24 23 25 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("__NVIC_SetPriority") [flags 0x3]  <function_decl 0x7f082f358600 __NVIC_SetPriority>) [0 __NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/Core/Include/core_cm4.h":2025:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 25 24 26 5 (set (reg/f:SI 117 [ _4 ])
        (const_int -536813552 [0xffffffffe000e010])) "lib/Core/Include/core_cm4.h":2026:10 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 123)
        (const_int 0 [0])) "lib/Core/Include/core_cm4.h":2026:18 -1
     (nil))
(insn 27 26 28 5 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _4 ])
                (const_int 8 [0x8])) [1 _4->VAL+0 S4 A32])
        (reg:SI 123)) "lib/Core/Include/core_cm4.h":2026:18 -1
     (nil))
(insn 28 27 29 5 (set (reg/f:SI 118 [ _5 ])
        (const_int -536813552 [0xffffffffe000e010])) "lib/Core/Include/core_cm4.h":2027:10 -1
     (nil))
(insn 29 28 30 5 (set (reg:SI 124)
        (const_int 7 [0x7])) "lib/Core/Include/core_cm4.h":2027:18 -1
     (nil))
(insn 30 29 31 5 (set (mem/v:SI (reg/f:SI 118 [ _5 ]) [1 _5->CTRL+0 S4 A32])
        (reg:SI 124)) "lib/Core/Include/core_cm4.h":2027:18 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 119 [ _6 ])
        (const_int 0 [0])) "lib/Core/Include/core_cm4.h":2030:10 -1
     (nil))
(code_label 32 31 33 6 62 (nil) [1 uses])
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 38 6 (set (reg:SI 120 [ <retval> ])
        (reg:SI 119 [ _6 ])) "lib/Core/Include/core_cm4.h":2031:1 -1
     (nil))
(insn 38 34 39 6 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "lib/Core/Include/core_cm4.h":2031:1 -1
     (nil))
(insn 39 38 0 6 (use (reg/i:SI 0 r0)) "lib/Core/Include/core_cm4.h":2031:1 -1
     (nil))

;; Function HAL_NVIC_SetPriorityGrouping (HAL_NVIC_SetPriorityGrouping, funcdef_no=361, decl_uid=6619, cgraph_uid=365, symbol_order=364)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroup+0 S4 A32])
        (reg:SI 0 r0 [ PriorityGroup ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":165:1 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 PriorityGroup+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":170:3 -1
     (nil))
(call_insn 7 6 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("__NVIC_SetPriorityGrouping") [flags 0x3]  <function_decl 0x7f082f2fe400 __NVIC_SetPriorityGrouping>) [0 __NVIC_SetPriorityGrouping S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":170:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_NVIC_SetPriority (HAL_NVIC_SetPriority, funcdef_no=362, decl_uid=6623, cgraph_uid=366, symbol_order=365)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 5 2 (set (reg:SI 115)
        (reg:SI 0 r0 [ IRQn ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":187:1 -1
     (nil))
(insn 5 2 6 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [1 PreemptPriority+0 S4 A32])
        (reg:SI 1 r1 [ PreemptPriority ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":187:1 -1
     (nil))
(insn 6 5 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [1 SubPriority+0 S4 A32])
        (reg:SI 2 r2 [ SubPriority ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":187:1 -1
     (nil))
(insn 3 6 4 2 (set (reg:QI 116)
        (subreg:QI (reg:SI 115) 0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":187:1 -1
     (nil))
(insn 4 3 7 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -9 [0xfffffffffffffff7])) [0 IRQn+0 S1 A8])
        (reg:QI 116)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":187:1 -1
     (nil))
(note 7 4 10 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 10 7 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__NVIC_GetPriorityGrouping") [flags 0x3]  <function_decl 0x7f082f2fe600 __NVIC_GetPriorityGrouping>) [0 __NVIC_GetPriorityGrouping S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":194:19 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 prioritygroup+0 S4 A32])
        (reg:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":194:19 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [1 SubPriority+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [1 PreemptPriority+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 prioritygroup+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 -1
     (nil))
(call_insn 15 14 16 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("NVIC_EncodePriority") [flags 0x3]  <function_decl 0x7f082f358a00 NVIC_EncodePriority>) [0 NVIC_EncodePriority S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 16 15 17 2 (set (reg:SI 114 [ _1 ])
        (reg:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 117)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -9 [0xfffffffffffffff7])) [0 IRQn+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 discrim 1 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 1 r1)
        (reg:SI 114 [ _1 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 discrim 1 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (reg:SI 117)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 discrim 1 -1
     (nil))
(call_insn 20 19 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("__NVIC_SetPriority") [flags 0x3]  <function_decl 0x7f082f358600 __NVIC_SetPriority>) [0 __NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":196:3 discrim 1 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))

;; Function HAL_NVIC_EnableIRQ (HAL_NVIC_EnableIRQ, funcdef_no=363, decl_uid=6625, cgraph_uid=367, symbol_order=366)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 114)
        (reg:SI 0 r0 [ IRQn ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":209:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 115)
        (subreg:QI (reg:SI 114) 0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":209:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 115)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":209:1 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 116)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":214:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (reg:SI 116)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":214:3 -1
     (nil))
(call_insn 10 9 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("__NVIC_EnableIRQ") [flags 0x3]  <function_decl 0x7f082f2fe800 __NVIC_EnableIRQ>) [0 __NVIC_EnableIRQ S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":214:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_NVIC_DisableIRQ (HAL_NVIC_DisableIRQ, funcdef_no=364, decl_uid=6627, cgraph_uid=368, symbol_order=367)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 114)
        (reg:SI 0 r0 [ IRQn ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":225:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 115)
        (subreg:QI (reg:SI 114) 0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":225:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 115)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":225:1 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 116)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":230:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (reg:SI 116)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":230:3 -1
     (nil))
(call_insn 10 9 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("__NVIC_DisableIRQ") [flags 0x3]  <function_decl 0x7f082f2fec00 __NVIC_DisableIRQ>) [0 __NVIC_DisableIRQ S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":230:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_NVIC_SystemReset (HAL_NVIC_SystemReset, funcdef_no=365, decl_uid=6629, cgraph_uid=369, symbol_order=368)


;; Generating RTL for gimple basic block 2
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("__NVIC_SystemReset") [flags 0x3]  <function_decl 0x7f082f361200 __NVIC_SystemReset>) [0 __NVIC_SystemReset S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":240:3 -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 6 5 0)

;; Function HAL_SYSTICK_Config (HAL_SYSTICK_Config, funcdef_no=366, decl_uid=6631, cgraph_uid=370, symbol_order=369)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 12.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 TicksNumb+0 S4 A32])
        (reg:SI 0 r0 [ TicksNumb ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":251:1 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 TicksNumb+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":252:11 -1
     (nil))
(call_insn 7 6 8 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("SysTick_Config") [flags 0x3]  <function_decl 0x7f082f36f400 SysTick_Config>) [0 SysTick_Config S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":252:11 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 8 7 11 2 (set (reg:SI 114 [ _4 ])
        (reg:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":252:11 -1
     (nil))
(insn 11 8 15 2 (set (reg:SI 115 [ <retval> ])
        (reg:SI 114 [ _4 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":252:11 discrim 1 -1
     (nil))
(insn 15 11 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":253:1 -1
     (nil))
(insn 16 15 0 2 (use (reg/i:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":253:1 -1
     (nil))

;; Function HAL_NVIC_GetPriorityGrouping (HAL_NVIC_GetPriorityGrouping, funcdef_no=367, decl_uid=6633, cgraph_uid=371, symbol_order=370)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 10.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__NVIC_GetPriorityGrouping") [flags 0x3]  <function_decl 0x7f082f2fe600 __NVIC_GetPriorityGrouping>) [0 __NVIC_GetPriorityGrouping S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":281:10 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 6 5 9 2 (set (reg:SI 114 [ _3 ])
        (reg:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":281:10 -1
     (nil))
(insn 9 6 13 2 (set (reg:SI 115 [ <retval> ])
        (reg:SI 114 [ _3 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":281:10 discrim 1 -1
     (nil))
(insn 13 9 14 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":282:1 -1
     (nil))
(insn 14 13 0 2 (use (reg/i:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":282:1 -1
     (nil))

;; Function HAL_NVIC_GetPriority (HAL_NVIC_GetPriority, funcdef_no=368, decl_uid=6638, cgraph_uid=372, symbol_order=371)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 5 2 (set (reg:SI 115)
        (reg:SI 0 r0 [ IRQn ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":306:1 -1
     (nil))
(insn 5 2 6 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 PriorityGroup+0 S4 A32])
        (reg:SI 1 r1 [ PriorityGroup ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":306:1 -1
     (nil))
(insn 6 5 7 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [7 pPreemptPriority+0 S4 A32])
        (reg:SI 2 r2 [ pPreemptPriority ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":306:1 -1
     (nil))
(insn 7 6 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [7 pSubPriority+0 S4 A32])
        (reg:SI 3 r3 [ pSubPriority ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":306:1 -1
     (nil))
(insn 3 7 4 2 (set (reg:QI 116)
        (subreg:QI (reg:SI 115) 0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":306:1 -1
     (nil))
(insn 4 3 8 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 116)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":306:1 -1
     (nil))
(note 8 4 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg:SI 117)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 r0)
        (reg:SI 117)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 -1
     (nil))
(call_insn 13 12 14 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__NVIC_GetPriority") [flags 0x3]  <function_decl 0x7f082f358800 __NVIC_GetPriority>) [0 __NVIC_GetPriority S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 14 13 15 2 (set (reg:SI 114 [ _1 ])
        (reg:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [7 pSubPriority+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 discrim 1 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 r2)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [7 pPreemptPriority+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 discrim 1 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [1 PriorityGroup+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 discrim 1 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 0 r0)
        (reg:SI 114 [ _1 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 discrim 1 -1
     (nil))
(call_insn 19 18 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("NVIC_DecodePriority") [flags 0x3]  <function_decl 0x7f082f358c00 NVIC_DecodePriority>) [0 NVIC_DecodePriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":310:3 discrim 1 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))

;; Function HAL_NVIC_SetPendingIRQ (HAL_NVIC_SetPendingIRQ, funcdef_no=369, decl_uid=6642, cgraph_uid=373, symbol_order=372)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 114)
        (reg:SI 0 r0 [ IRQn ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":321:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 115)
        (subreg:QI (reg:SI 114) 0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":321:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 115)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":321:1 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 116)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":326:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (reg:SI 116)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":326:3 -1
     (nil))
(call_insn 10 9 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("__NVIC_SetPendingIRQ") [flags 0x3]  <function_decl 0x7f082f358000 __NVIC_SetPendingIRQ>) [0 __NVIC_SetPendingIRQ S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":326:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_NVIC_GetPendingIRQ (HAL_NVIC_GetPendingIRQ, funcdef_no=370, decl_uid=6640, cgraph_uid=374, symbol_order=373)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 15.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 116)
        (reg:SI 0 r0 [ IRQn ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":339:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 117)
        (subreg:QI (reg:SI 116) 0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":339:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 117)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":339:1 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 118)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":344:10 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (reg:SI 118)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":344:10 -1
     (nil))
(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__NVIC_GetPendingIRQ") [flags 0x3]  <function_decl 0x7f082f2fee00 __NVIC_GetPendingIRQ>) [0 __NVIC_GetPendingIRQ S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":344:10 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 11 10 14 2 (set (reg:SI 114 [ _4 ])
        (reg:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":344:10 -1
     (nil))
(insn 14 11 18 2 (set (reg:SI 115 [ <retval> ])
        (reg:SI 114 [ _4 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":344:10 discrim 1 -1
     (nil))
(insn 18 14 19 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":345:1 -1
     (nil))
(insn 19 18 0 2 (use (reg/i:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":345:1 -1
     (nil))

;; Function HAL_NVIC_ClearPendingIRQ (HAL_NVIC_ClearPendingIRQ, funcdef_no=371, decl_uid=6644, cgraph_uid=375, symbol_order=374)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 114)
        (reg:SI 0 r0 [ IRQn ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":355:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 115)
        (subreg:QI (reg:SI 114) 0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":355:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 115)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":355:1 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 116)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":360:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (reg:SI 116)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":360:3 -1
     (nil))
(call_insn 10 9 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("__NVIC_ClearPendingIRQ") [flags 0x3]  <function_decl 0x7f082f358200 __NVIC_ClearPendingIRQ>) [0 __NVIC_ClearPendingIRQ S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":360:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_NVIC_GetActive (HAL_NVIC_GetActive, funcdef_no=372, decl_uid=6646, cgraph_uid=376, symbol_order=375)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 15.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 116)
        (reg:SI 0 r0 [ IRQn ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":372:1 -1
     (nil))
(insn 3 2 4 2 (set (reg:QI 117)
        (subreg:QI (reg:SI 116) 0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":372:1 -1
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8])
        (reg:QI 117)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":372:1 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 118)
        (sign_extend:SI (mem/c:QI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])) [0 IRQn+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":374:10 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (reg:SI 118)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":374:10 -1
     (nil))
(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__NVIC_GetActive") [flags 0x3]  <function_decl 0x7f082f358400 __NVIC_GetActive>) [0 __NVIC_GetActive S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":374:10 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 11 10 14 2 (set (reg:SI 114 [ _4 ])
        (reg:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":374:10 -1
     (nil))
(insn 14 11 18 2 (set (reg:SI 115 [ <retval> ])
        (reg:SI 114 [ _4 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":374:10 discrim 1 -1
     (nil))
(insn 18 14 19 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":375:1 -1
     (nil))
(insn 19 18 0 2 (use (reg/i:SI 0 r0)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":375:1 -1
     (nil))

;; Function HAL_SYSTICK_CLKSourceConfig (HAL_SYSTICK_CLKSourceConfig, funcdef_no=373, decl_uid=6648, cgraph_uid=377, symbol_order=376)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 15 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 CLKSource+0 S4 A32])
        (reg:SI 0 r0 [ CLKSource ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":386:1 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 122)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 CLKSource+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":389:6 -1
     (nil))
(insn 7 6 8 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122)
            (const_int 4 [0x4]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":389:6 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":389:6 -1
     (nil)
 -> 17)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (reg/f:SI 114 [ _1 ])
        (const_int -536813552 [0xffffffffe000e010])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":391:12 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 115 [ _2 ])
        (mem/v:SI (reg/f:SI 114 [ _1 ]) [1 _1->CTRL+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":391:12 -1
     (nil))
(insn 12 11 13 4 (set (reg/f:SI 116 [ _3 ])
        (const_int -536813552 [0xffffffffe000e010])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":391:12 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 117 [ _4 ])
        (ior:SI (reg:SI 115 [ _2 ])
            (const_int 4 [0x4]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":391:19 -1
     (nil))
(insn 14 13 15 4 (set (mem/v:SI (reg/f:SI 116 [ _3 ]) [1 _3->CTRL+0 S4 A32])
        (reg:SI 117 [ _4 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":391:19 -1
     (nil))
(jump_insn 15 14 16 4 (set (pc)
        (label_ref:SI 26)) 288 {*arm_jump}
     (nil)
 -> 26)
(barrier 16 15 17)
(code_label 17 16 18 5 82 (nil) [1 uses])
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (reg/f:SI 118 [ _5 ])
        (const_int -536813552 [0xffffffffe000e010])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":395:12 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 119 [ _6 ])
        (mem/v:SI (reg/f:SI 118 [ _5 ]) [1 _5->CTRL+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":395:12 -1
     (nil))
(insn 21 20 22 5 (set (reg/f:SI 120 [ _7 ])
        (const_int -536813552 [0xffffffffe000e010])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":395:12 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 121 [ _8 ])
        (and:SI (reg:SI 119 [ _6 ])
            (const_int -5 [0xfffffffffffffffb]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":395:19 -1
     (nil))
(insn 23 22 26 5 (set (mem/v:SI (reg/f:SI 120 [ _7 ]) [1 _7->CTRL+0 S4 A32])
        (reg:SI 121 [ _8 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":395:19 -1
     (nil))
(code_label 26 23 27 7 81 (nil) [1 uses])
(note 27 26 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_SYSTICK_IRQHandler (HAL_SYSTICK_IRQHandler, funcdef_no=374, decl_uid=6650, cgraph_uid=378, symbol_order=377)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SYSTICK_Callback") [flags 0x3]  <function_decl 0x7f082ea3b700 HAL_SYSTICK_Callback>) [0 HAL_SYSTICK_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "lib/HAL/Src/stm32g4xx_hal_cortex.c":405:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; Function HAL_SYSTICK_Callback (HAL_SYSTICK_Callback, funcdef_no=375, decl_uid=6652, cgraph_uid=379, symbol_order=378)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)

;; Function HAL_MPU_Enable (HAL_MPU_Enable, funcdef_no=376, decl_uid=6654, cgraph_uid=380, symbol_order=379)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.
Merging block 6 into block 2...
Merged blocks 2 and 6.
Merged 2 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 MPU_Control+0 S4 A32])
        (reg:SI 0 r0 [ MPU_Control ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":432:1 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 114 [ _1 ])
        (const_int -536810096 [0xffffffffe000ed90])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":434:6 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 116)
        (mem/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 MPU_Control+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":434:28 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 115 [ _2 ])
        (ior:SI (reg:SI 116)
            (const_int 1 [0x1]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":434:28 -1
     (nil))
(insn 9 8 10 2 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _1 ])
                (const_int 4 [0x4])) [1 _1->CTRL+0 S4 A32])
        (reg:SI 115 [ _2 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":434:13 -1
     (nil))
(insn 10 9 16 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] lib/Core/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 16 10 12 2 (const_int 0 [0]) "lib/Core/Include/cmsis_gcc.h":947:1 -1
     (nil))
(insn 12 16 17 2 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] lib/Core/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 17 12 0 2 (const_int 0 [0]) "lib/Core/Include/cmsis_gcc.h":936:1 -1
     (nil))

;; Function HAL_MPU_Disable (HAL_MPU_Disable, funcdef_no=377, decl_uid=6656, cgraph_uid=381, symbol_order=380)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 12 2 (parallel [
            (asm_operands/v ("dmb 0xF") ("") 0 []
                 []
                 [] lib/Core/Include/cmsis_gcc.h:957)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "lib/Core/Include/cmsis_gcc.h":957:3 -1
     (nil))
(insn 12 5 7 2 (const_int 0 [0]) "lib/Core/Include/cmsis_gcc.h":958:1 -1
     (nil))
(insn 7 12 8 2 (set (reg/f:SI 114 [ _1 ])
        (const_int -536810096 [0xffffffffe000ed90])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":452:6 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 115)
        (const_int 0 [0])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":452:14 -1
     (nil))
(insn 9 8 0 2 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _1 ])
                (const_int 4 [0x4])) [1 _1->CTRL+0 S4 A32])
        (reg:SI 115)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":452:14 -1
     (nil))

;; Function HAL_MPU_ConfigRegion (HAL_MPU_ConfigRegion, funcdef_no=378, decl_uid=6658, cgraph_uid=382, symbol_order=381)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 65 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])
        (reg:SI 0 r0 [ MPU_Init ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":463:1 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 157)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":469:22 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 114 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 157)
                    (const_int 1 [0x1])) [0 MPU_Init_46(D)->Number+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":469:22 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 115 [ _2 ])
        (const_int -536810096 [0xffffffffe000ed90])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":469:6 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 116 [ _3 ])
        (reg:SI 114 [ _1 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":469:22 -1
     (nil))
(insn 10 9 11 2 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _2 ])
                (const_int 8 [0x8])) [1 _2->RNR+0 S4 A32])
        (reg:SI 116 [ _3 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":469:12 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 158)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":471:16 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 117 [ _4 ])
        (zero_extend:SI (mem:QI (reg/f:SI 158) [0 MPU_Init_46(D)->Enable+0 S1 A32]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":471:16 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _4 ])
            (const_int 0 [0]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":471:6 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":471:6 -1
     (nil)
 -> 67)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:SI 118 [ _5 ])
        (const_int -536810096 [0xffffffffe000ed90])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":483:8 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:SI 159)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":483:25 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 119 [ _6 ])
        (mem:SI (plus:SI (reg/f:SI 159)
                (const_int 4 [0x4])) [1 MPU_Init_46(D)->BaseAddress+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":483:25 -1
     (nil))
(insn 19 18 20 4 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _5 ])
                (const_int 12 [0xc])) [1 _5->RBAR+0 S4 A32])
        (reg:SI 119 [ _6 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":483:15 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:SI 160)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":484:36 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 120 [ _7 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 160)
                    (const_int 12 [0xc])) [0 MPU_Init_46(D)->DisableExec+0 S1 A32]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":484:36 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 121 [ _8 ])
        (reg:SI 120 [ _7 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":484:18 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 122 [ _9 ])
        (ashift:SI (reg:SI 121 [ _8 ])
            (const_int 28 [0x1c]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":484:57 -1
     (nil))
(insn 24 23 25 4 (set (reg/f:SI 161)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":485:36 -1
     (nil))
(insn 25 24 26 4 (set (reg:SI 123 [ _10 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 161)
                    (const_int 11 [0xb])) [0 MPU_Init_46(D)->AccessPermission+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":485:36 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 124 [ _11 ])
        (reg:SI 123 [ _10 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":485:18 -1
     (nil))
(insn 27 26 28 4 (set (reg:SI 125 [ _12 ])
        (ashift:SI (reg:SI 124 [ _11 ])
            (const_int 24 [0x18]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":485:57 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 126 [ _13 ])
        (ior:SI (reg:SI 122 [ _9 ])
            (reg:SI 125 [ _12 ]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":484:79 -1
     (nil))
(insn 29 28 30 4 (set (reg/f:SI 162)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":486:36 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 127 [ _14 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 162)
                    (const_int 10 [0xa])) [0 MPU_Init_46(D)->TypeExtField+0 S1 A16]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":486:36 -1
     (nil))
(insn 31 30 32 4 (set (reg:SI 128 [ _15 ])
        (reg:SI 127 [ _14 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":486:18 -1
     (nil))
(insn 32 31 33 4 (set (reg:SI 129 [ _16 ])
        (ashift:SI (reg:SI 128 [ _15 ])
            (const_int 19 [0x13]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":486:57 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 130 [ _17 ])
        (ior:SI (reg:SI 126 [ _13 ])
            (reg:SI 129 [ _16 ]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":485:79 -1
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 163)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":487:36 -1
     (nil))
(insn 35 34 36 4 (set (reg:SI 131 [ _18 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 163)
                    (const_int 13 [0xd])) [0 MPU_Init_46(D)->IsShareable+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":487:36 -1
     (nil))
(insn 36 35 37 4 (set (reg:SI 132 [ _19 ])
        (reg:SI 131 [ _18 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":487:18 -1
     (nil))
(insn 37 36 38 4 (set (reg:SI 133 [ _20 ])
        (ashift:SI (reg:SI 132 [ _19 ])
            (const_int 18 [0x12]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":487:57 -1
     (nil))
(insn 38 37 39 4 (set (reg:SI 134 [ _21 ])
        (ior:SI (reg:SI 130 [ _17 ])
            (reg:SI 133 [ _20 ]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":486:79 -1
     (nil))
(insn 39 38 40 4 (set (reg/f:SI 164)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":488:36 -1
     (nil))
(insn 40 39 41 4 (set (reg:SI 135 [ _22 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 164)
                    (const_int 14 [0xe])) [0 MPU_Init_46(D)->IsCacheable+0 S1 A16]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":488:36 -1
     (nil))
(insn 41 40 42 4 (set (reg:SI 136 [ _23 ])
        (reg:SI 135 [ _22 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":488:18 -1
     (nil))
(insn 42 41 43 4 (set (reg:SI 137 [ _24 ])
        (ashift:SI (reg:SI 136 [ _23 ])
            (const_int 17 [0x11]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":488:57 -1
     (nil))
(insn 43 42 44 4 (set (reg:SI 138 [ _25 ])
        (ior:SI (reg:SI 134 [ _21 ])
            (reg:SI 137 [ _24 ]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":487:79 -1
     (nil))
(insn 44 43 45 4 (set (reg/f:SI 165)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":489:36 -1
     (nil))
(insn 45 44 46 4 (set (reg:SI 139 [ _26 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 165)
                    (const_int 15 [0xf])) [0 MPU_Init_46(D)->IsBufferable+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":489:36 -1
     (nil))
(insn 46 45 47 4 (set (reg:SI 140 [ _27 ])
        (reg:SI 139 [ _26 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":489:18 -1
     (nil))
(insn 47 46 48 4 (set (reg:SI 141 [ _28 ])
        (ashift:SI (reg:SI 140 [ _27 ])
            (const_int 16 [0x10]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":489:57 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 142 [ _29 ])
        (ior:SI (reg:SI 138 [ _25 ])
            (reg:SI 141 [ _28 ]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":488:79 -1
     (nil))
(insn 49 48 50 4 (set (reg/f:SI 166)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":490:36 -1
     (nil))
(insn 50 49 51 4 (set (reg:SI 143 [ _30 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 166)
                    (const_int 9 [0x9])) [0 MPU_Init_46(D)->SubRegionDisable+0 S1 A8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":490:36 -1
     (nil))
(insn 51 50 52 4 (set (reg:SI 144 [ _31 ])
        (reg:SI 143 [ _30 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":490:18 -1
     (nil))
(insn 52 51 53 4 (set (reg:SI 145 [ _32 ])
        (ashift:SI (reg:SI 144 [ _31 ])
            (const_int 8 [0x8]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":490:57 -1
     (nil))
(insn 53 52 54 4 (set (reg:SI 146 [ _33 ])
        (ior:SI (reg:SI 142 [ _29 ])
            (reg:SI 145 [ _32 ]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":489:79 -1
     (nil))
(insn 54 53 55 4 (set (reg/f:SI 167)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":491:36 -1
     (nil))
(insn 55 54 56 4 (set (reg:SI 147 [ _34 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 167)
                    (const_int 8 [0x8])) [0 MPU_Init_46(D)->Size+0 S1 A32]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":491:36 -1
     (nil))
(insn 56 55 57 4 (set (reg:SI 148 [ _35 ])
        (reg:SI 147 [ _34 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":491:18 -1
     (nil))
(insn 57 56 58 4 (set (reg:SI 149 [ _36 ])
        (ashift:SI (reg:SI 148 [ _35 ])
            (const_int 1 [0x1]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":491:57 -1
     (nil))
(insn 58 57 59 4 (set (reg:SI 150 [ _37 ])
        (ior:SI (reg:SI 146 [ _33 ])
            (reg:SI 149 [ _36 ]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":490:79 -1
     (nil))
(insn 59 58 60 4 (set (reg/f:SI 168)
        (mem/f/c:SI (plus:SI (reg/f:SI 109 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [9 MPU_Init+0 S4 A32])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":492:36 -1
     (nil))
(insn 60 59 61 4 (set (reg:SI 151 [ _38 ])
        (zero_extend:SI (mem:QI (reg/f:SI 168) [0 MPU_Init_46(D)->Enable+0 S1 A32]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":492:36 -1
     (nil))
(insn 61 60 62 4 (set (reg:SI 152 [ _39 ])
        (reg:SI 151 [ _38 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":492:57 -1
     (nil))
(insn 62 61 63 4 (set (reg/f:SI 153 [ _40 ])
        (const_int -536810096 [0xffffffffe000ed90])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":484:8 -1
     (nil))
(insn 63 62 64 4 (set (reg:SI 154 [ _41 ])
        (ior:SI (reg:SI 150 [ _37 ])
            (reg:SI 152 [ _39 ]))) "lib/HAL/Src/stm32g4xx_hal_cortex.c":491:79 -1
     (nil))
(insn 64 63 65 4 (set (mem/v:SI (plus:SI (reg/f:SI 153 [ _40 ])
                (const_int 16 [0x10])) [1 _40->RASR+0 S4 A32])
        (reg:SI 154 [ _41 ])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":484:15 -1
     (nil))
(jump_insn 65 64 66 4 (set (pc)
        (label_ref:SI 77)) 288 {*arm_jump}
     (nil)
 -> 77)
(barrier 66 65 67)
(code_label 67 66 68 5 96 (nil) [1 uses])
(note 68 67 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 5 (set (reg/f:SI 155 [ _42 ])
        (const_int -536810096 [0xffffffffe000ed90])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":496:8 -1
     (nil))
(insn 70 69 71 5 (set (reg:SI 169)
        (const_int 0 [0])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":496:15 -1
     (nil))
(insn 71 70 72 5 (set (mem/v:SI (plus:SI (reg/f:SI 155 [ _42 ])
                (const_int 12 [0xc])) [1 _42->RBAR+0 S4 A32])
        (reg:SI 169)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":496:15 -1
     (nil))
(insn 72 71 73 5 (set (reg/f:SI 156 [ _43 ])
        (const_int -536810096 [0xffffffffe000ed90])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":497:8 -1
     (nil))
(insn 73 72 74 5 (set (reg:SI 170)
        (const_int 0 [0])) "lib/HAL/Src/stm32g4xx_hal_cortex.c":497:15 -1
     (nil))
(insn 74 73 77 5 (set (mem/v:SI (plus:SI (reg/f:SI 156 [ _43 ])
                (const_int 16 [0x10])) [1 _43->RASR+0 S4 A32])
        (reg:SI 170)) "lib/HAL/Src/stm32g4xx_hal_cortex.c":497:15 -1
     (nil))
(code_label 77 74 78 7 95 (nil) [1 uses])
(note 78 77 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
