Start time: 16:00:28 on Mar 17,2025
qverilog tb.sv 
-- Compiling module adder
-- Compiling interface inf
** Note: (qverilog-2286) test.sv(2): Using implicit +incdir+/cadtools/mentor/Questa_10.6b/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package tb_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module tb

Top level modules:
	tb
# vsim tb_sv_unit tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.inf(fast)
# Loading /cadtools/mentor/Questa_10.6b/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'hf  
#   b          integral     4     'h5  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'hf  
#   b          integral     4     'h5  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 1: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h1  
#   b          integral     4     'h4  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h1  
#   b          integral     4     'h4  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 2: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h3  
#   b          integral     4     'h3  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h3  
#   b          integral     4     'h3  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 3: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h5  
#   b          integral     4     'hd  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h5  
#   b          integral     4     'hd  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 4: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h6  
#   b          integral     4     'h6  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h6  
#   b          integral     4     'h6  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 5: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'he  
#   b          integral     4     'h0  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'he  
#   b          integral     4     'h0  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 6: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h7  
#   b          integral     4     'h1  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h7  
#   b          integral     4     'h1  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 7: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h0  
#   b          integral     4     'h6  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h0  
#   b          integral     4     'h6  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 8: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h3  
#   b          integral     4     'h2  
# -------------------------------------
# -------------------------------------
# Name         Type         Size  Value
# -------------------------------------
# transaction  transaction  -     @538 
#   a          integral     4     'h3  
#   b          integral     4     'h2  
# -------------------------------------
# UVM_INFO scoreboard.sv(21) @ 9: uvm_test_top.env.scb [SCB] TEST PASSED :) 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 9: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   13
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCB]     9
# [TEST_DONE]     1
# ** Note: $finish    : /cadtools/mentor/Questa_10.6b/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 9 ns  Iteration: 63  Instance: /tb
# End time: 16:00:32 on Mar 17,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
