#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b63190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b63320 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b714d0 .functor NOT 1, L_0x1b9daf0, C4<0>, C4<0>, C4<0>;
L_0x1b9d850 .functor XOR 1, L_0x1b9d6f0, L_0x1b9d7b0, C4<0>, C4<0>;
L_0x1b9d9e0 .functor XOR 1, L_0x1b9d850, L_0x1b9d910, C4<0>, C4<0>;
v0x1b989a0_0 .net *"_ivl_10", 0 0, L_0x1b9d910;  1 drivers
v0x1b98aa0_0 .net *"_ivl_12", 0 0, L_0x1b9d9e0;  1 drivers
v0x1b98b80_0 .net *"_ivl_2", 0 0, L_0x1b9a900;  1 drivers
v0x1b98c40_0 .net *"_ivl_4", 0 0, L_0x1b9d6f0;  1 drivers
v0x1b98d20_0 .net *"_ivl_6", 0 0, L_0x1b9d7b0;  1 drivers
v0x1b98e50_0 .net *"_ivl_8", 0 0, L_0x1b9d850;  1 drivers
v0x1b98f30_0 .net "a", 0 0, v0x1b94de0_0;  1 drivers
v0x1b98fd0_0 .net "b", 0 0, v0x1b94e80_0;  1 drivers
v0x1b99070_0 .net "c", 0 0, v0x1b94f20_0;  1 drivers
v0x1b99110_0 .var "clk", 0 0;
v0x1b991b0_0 .net "d", 0 0, v0x1b95060_0;  1 drivers
v0x1b99250_0 .net "q_dut", 0 0, L_0x1b9d590;  1 drivers
v0x1b992f0_0 .net "q_ref", 0 0, L_0x1b99990;  1 drivers
v0x1b99390_0 .var/2u "stats1", 159 0;
v0x1b99430_0 .var/2u "strobe", 0 0;
v0x1b994d0_0 .net "tb_match", 0 0, L_0x1b9daf0;  1 drivers
v0x1b99590_0 .net "tb_mismatch", 0 0, L_0x1b714d0;  1 drivers
v0x1b99650_0 .net "wavedrom_enable", 0 0, v0x1b95150_0;  1 drivers
v0x1b996f0_0 .net "wavedrom_title", 511 0, v0x1b951f0_0;  1 drivers
L_0x1b9a900 .concat [ 1 0 0 0], L_0x1b99990;
L_0x1b9d6f0 .concat [ 1 0 0 0], L_0x1b99990;
L_0x1b9d7b0 .concat [ 1 0 0 0], L_0x1b9d590;
L_0x1b9d910 .concat [ 1 0 0 0], L_0x1b99990;
L_0x1b9daf0 .cmp/eeq 1, L_0x1b9a900, L_0x1b9d9e0;
S_0x1b634b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b63320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b4eea0 .functor NOT 1, v0x1b94de0_0, C4<0>, C4<0>, C4<0>;
L_0x1b63c10 .functor XOR 1, L_0x1b4eea0, v0x1b94e80_0, C4<0>, C4<0>;
L_0x1b71540 .functor XOR 1, L_0x1b63c10, v0x1b94f20_0, C4<0>, C4<0>;
L_0x1b99990 .functor XOR 1, L_0x1b71540, v0x1b95060_0, C4<0>, C4<0>;
v0x1b71740_0 .net *"_ivl_0", 0 0, L_0x1b4eea0;  1 drivers
v0x1b717e0_0 .net *"_ivl_2", 0 0, L_0x1b63c10;  1 drivers
v0x1b4eff0_0 .net *"_ivl_4", 0 0, L_0x1b71540;  1 drivers
v0x1b4f090_0 .net "a", 0 0, v0x1b94de0_0;  alias, 1 drivers
v0x1b941a0_0 .net "b", 0 0, v0x1b94e80_0;  alias, 1 drivers
v0x1b942b0_0 .net "c", 0 0, v0x1b94f20_0;  alias, 1 drivers
v0x1b94370_0 .net "d", 0 0, v0x1b95060_0;  alias, 1 drivers
v0x1b94430_0 .net "q", 0 0, L_0x1b99990;  alias, 1 drivers
S_0x1b94590 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b63320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b94de0_0 .var "a", 0 0;
v0x1b94e80_0 .var "b", 0 0;
v0x1b94f20_0 .var "c", 0 0;
v0x1b94fc0_0 .net "clk", 0 0, v0x1b99110_0;  1 drivers
v0x1b95060_0 .var "d", 0 0;
v0x1b95150_0 .var "wavedrom_enable", 0 0;
v0x1b951f0_0 .var "wavedrom_title", 511 0;
E_0x1b5e0f0/0 .event negedge, v0x1b94fc0_0;
E_0x1b5e0f0/1 .event posedge, v0x1b94fc0_0;
E_0x1b5e0f0 .event/or E_0x1b5e0f0/0, E_0x1b5e0f0/1;
E_0x1b5e340 .event posedge, v0x1b94fc0_0;
E_0x1b479f0 .event negedge, v0x1b94fc0_0;
S_0x1b948e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b94590;
 .timescale -12 -12;
v0x1b94ae0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b94be0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b94590;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b95350 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b63320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b99ac0 .functor NOT 1, v0x1b94e80_0, C4<0>, C4<0>, C4<0>;
L_0x1b99b30 .functor AND 1, v0x1b94de0_0, L_0x1b99ac0, C4<1>, C4<1>;
L_0x1b99bc0 .functor NOT 1, v0x1b94f20_0, C4<0>, C4<0>, C4<0>;
L_0x1b99c30 .functor AND 1, L_0x1b99b30, L_0x1b99bc0, C4<1>, C4<1>;
L_0x1b99d70 .functor NOT 1, v0x1b95060_0, C4<0>, C4<0>, C4<0>;
L_0x1b99de0 .functor AND 1, L_0x1b99c30, L_0x1b99d70, C4<1>, C4<1>;
L_0x1b99f30 .functor NOT 1, v0x1b94de0_0, C4<0>, C4<0>, C4<0>;
L_0x1b99fa0 .functor NOT 1, v0x1b94e80_0, C4<0>, C4<0>, C4<0>;
L_0x1b9a060 .functor AND 1, L_0x1b99f30, L_0x1b99fa0, C4<1>, C4<1>;
L_0x1b9a170 .functor NOT 1, v0x1b94f20_0, C4<0>, C4<0>, C4<0>;
L_0x1b9a240 .functor AND 1, L_0x1b9a060, L_0x1b9a170, C4<1>, C4<1>;
L_0x1b9a300 .functor AND 1, L_0x1b9a240, v0x1b95060_0, C4<1>, C4<1>;
L_0x1b9a430 .functor OR 1, L_0x1b99de0, L_0x1b9a300, C4<0>, C4<0>;
L_0x1b9a540 .functor NOT 1, v0x1b94de0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9a3c0 .functor NOT 1, v0x1b94e80_0, C4<0>, C4<0>, C4<0>;
L_0x1b9a630 .functor AND 1, L_0x1b9a540, L_0x1b9a3c0, C4<1>, C4<1>;
L_0x1b9a7d0 .functor AND 1, L_0x1b9a630, v0x1b94f20_0, C4<1>, C4<1>;
L_0x1b9a890 .functor NOT 1, v0x1b95060_0, C4<0>, C4<0>, C4<0>;
L_0x1b9a9a0 .functor AND 1, L_0x1b9a7d0, L_0x1b9a890, C4<1>, C4<1>;
L_0x1b9aab0 .functor OR 1, L_0x1b9a430, L_0x1b9a9a0, C4<0>, C4<0>;
L_0x1b9ac70 .functor NOT 1, v0x1b94de0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9adf0 .functor AND 1, L_0x1b9ac70, v0x1b94e80_0, C4<1>, C4<1>;
L_0x1b9b080 .functor NOT 1, v0x1b94f20_0, C4<0>, C4<0>, C4<0>;
L_0x1b9b200 .functor AND 1, L_0x1b9adf0, L_0x1b9b080, C4<1>, C4<1>;
L_0x1b9b3e0 .functor AND 1, L_0x1b9b200, v0x1b95060_0, C4<1>, C4<1>;
L_0x1b9b5b0 .functor OR 1, L_0x1b9aab0, L_0x1b9b3e0, C4<0>, C4<0>;
L_0x1b9b7a0 .functor NOT 1, v0x1b94de0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9b810 .functor AND 1, L_0x1b9b7a0, v0x1b94e80_0, C4<1>, C4<1>;
L_0x1b9b9c0 .functor AND 1, L_0x1b9b810, v0x1b94f20_0, C4<1>, C4<1>;
L_0x1b9ba80 .functor NOT 1, v0x1b95060_0, C4<0>, C4<0>, C4<0>;
L_0x1b9bbf0 .functor AND 1, L_0x1b9b9c0, L_0x1b9ba80, C4<1>, C4<1>;
L_0x1b9bd00 .functor OR 1, L_0x1b9b5b0, L_0x1b9bbf0, C4<0>, C4<0>;
L_0x1b9bf20 .functor NOT 1, v0x1b94e80_0, C4<0>, C4<0>, C4<0>;
L_0x1b9bf90 .functor AND 1, v0x1b94de0_0, L_0x1b9bf20, C4<1>, C4<1>;
L_0x1b9c170 .functor AND 1, L_0x1b9bf90, v0x1b94f20_0, C4<1>, C4<1>;
L_0x1b9c230 .functor NOT 1, v0x1b95060_0, C4<0>, C4<0>, C4<0>;
L_0x1b9c3d0 .functor AND 1, L_0x1b9c170, L_0x1b9c230, C4<1>, C4<1>;
L_0x1b9c4e0 .functor OR 1, L_0x1b9bd00, L_0x1b9c3d0, C4<0>, C4<0>;
L_0x1b9c730 .functor NOT 1, v0x1b94e80_0, C4<0>, C4<0>, C4<0>;
L_0x1b9c7a0 .functor AND 1, v0x1b94de0_0, L_0x1b9c730, C4<1>, C4<1>;
L_0x1b9c9b0 .functor AND 1, L_0x1b9c7a0, v0x1b94f20_0, C4<1>, C4<1>;
L_0x1b9ca70 .functor AND 1, L_0x1b9c9b0, v0x1b95060_0, C4<1>, C4<1>;
L_0x1b9cc90 .functor OR 1, L_0x1b9c4e0, L_0x1b9ca70, C4<0>, C4<0>;
L_0x1b9cda0 .functor AND 1, v0x1b94de0_0, v0x1b94e80_0, C4<1>, C4<1>;
L_0x1b9cf80 .functor NOT 1, v0x1b94f20_0, C4<0>, C4<0>, C4<0>;
L_0x1b9cff0 .functor AND 1, L_0x1b9cda0, L_0x1b9cf80, C4<1>, C4<1>;
L_0x1b9d280 .functor NOT 1, v0x1b95060_0, C4<0>, C4<0>, C4<0>;
L_0x1b9d2f0 .functor AND 1, L_0x1b9cff0, L_0x1b9d280, C4<1>, C4<1>;
L_0x1b9d590 .functor OR 1, L_0x1b9cc90, L_0x1b9d2f0, C4<0>, C4<0>;
v0x1b95640_0 .net *"_ivl_0", 0 0, L_0x1b99ac0;  1 drivers
v0x1b95720_0 .net *"_ivl_10", 0 0, L_0x1b99de0;  1 drivers
v0x1b95800_0 .net *"_ivl_12", 0 0, L_0x1b99f30;  1 drivers
v0x1b958f0_0 .net *"_ivl_14", 0 0, L_0x1b99fa0;  1 drivers
v0x1b959d0_0 .net *"_ivl_16", 0 0, L_0x1b9a060;  1 drivers
v0x1b95b00_0 .net *"_ivl_18", 0 0, L_0x1b9a170;  1 drivers
v0x1b95be0_0 .net *"_ivl_2", 0 0, L_0x1b99b30;  1 drivers
v0x1b95cc0_0 .net *"_ivl_20", 0 0, L_0x1b9a240;  1 drivers
v0x1b95da0_0 .net *"_ivl_22", 0 0, L_0x1b9a300;  1 drivers
v0x1b95e80_0 .net *"_ivl_24", 0 0, L_0x1b9a430;  1 drivers
v0x1b95f60_0 .net *"_ivl_26", 0 0, L_0x1b9a540;  1 drivers
v0x1b96040_0 .net *"_ivl_28", 0 0, L_0x1b9a3c0;  1 drivers
v0x1b96120_0 .net *"_ivl_30", 0 0, L_0x1b9a630;  1 drivers
v0x1b96200_0 .net *"_ivl_32", 0 0, L_0x1b9a7d0;  1 drivers
v0x1b962e0_0 .net *"_ivl_34", 0 0, L_0x1b9a890;  1 drivers
v0x1b963c0_0 .net *"_ivl_36", 0 0, L_0x1b9a9a0;  1 drivers
v0x1b964a0_0 .net *"_ivl_38", 0 0, L_0x1b9aab0;  1 drivers
v0x1b96580_0 .net *"_ivl_4", 0 0, L_0x1b99bc0;  1 drivers
v0x1b96660_0 .net *"_ivl_40", 0 0, L_0x1b9ac70;  1 drivers
v0x1b96740_0 .net *"_ivl_42", 0 0, L_0x1b9adf0;  1 drivers
v0x1b96820_0 .net *"_ivl_44", 0 0, L_0x1b9b080;  1 drivers
v0x1b96900_0 .net *"_ivl_46", 0 0, L_0x1b9b200;  1 drivers
v0x1b969e0_0 .net *"_ivl_48", 0 0, L_0x1b9b3e0;  1 drivers
v0x1b96ac0_0 .net *"_ivl_50", 0 0, L_0x1b9b5b0;  1 drivers
v0x1b96ba0_0 .net *"_ivl_52", 0 0, L_0x1b9b7a0;  1 drivers
v0x1b96c80_0 .net *"_ivl_54", 0 0, L_0x1b9b810;  1 drivers
v0x1b96d60_0 .net *"_ivl_56", 0 0, L_0x1b9b9c0;  1 drivers
v0x1b96e40_0 .net *"_ivl_58", 0 0, L_0x1b9ba80;  1 drivers
v0x1b96f20_0 .net *"_ivl_6", 0 0, L_0x1b99c30;  1 drivers
v0x1b97000_0 .net *"_ivl_60", 0 0, L_0x1b9bbf0;  1 drivers
v0x1b970e0_0 .net *"_ivl_62", 0 0, L_0x1b9bd00;  1 drivers
v0x1b971c0_0 .net *"_ivl_64", 0 0, L_0x1b9bf20;  1 drivers
v0x1b972a0_0 .net *"_ivl_66", 0 0, L_0x1b9bf90;  1 drivers
v0x1b97590_0 .net *"_ivl_68", 0 0, L_0x1b9c170;  1 drivers
v0x1b97670_0 .net *"_ivl_70", 0 0, L_0x1b9c230;  1 drivers
v0x1b97750_0 .net *"_ivl_72", 0 0, L_0x1b9c3d0;  1 drivers
v0x1b97830_0 .net *"_ivl_74", 0 0, L_0x1b9c4e0;  1 drivers
v0x1b97910_0 .net *"_ivl_76", 0 0, L_0x1b9c730;  1 drivers
v0x1b979f0_0 .net *"_ivl_78", 0 0, L_0x1b9c7a0;  1 drivers
v0x1b97ad0_0 .net *"_ivl_8", 0 0, L_0x1b99d70;  1 drivers
v0x1b97bb0_0 .net *"_ivl_80", 0 0, L_0x1b9c9b0;  1 drivers
v0x1b97c90_0 .net *"_ivl_82", 0 0, L_0x1b9ca70;  1 drivers
v0x1b97d70_0 .net *"_ivl_84", 0 0, L_0x1b9cc90;  1 drivers
v0x1b97e50_0 .net *"_ivl_86", 0 0, L_0x1b9cda0;  1 drivers
v0x1b97f30_0 .net *"_ivl_88", 0 0, L_0x1b9cf80;  1 drivers
v0x1b98010_0 .net *"_ivl_90", 0 0, L_0x1b9cff0;  1 drivers
v0x1b980f0_0 .net *"_ivl_92", 0 0, L_0x1b9d280;  1 drivers
v0x1b981d0_0 .net *"_ivl_94", 0 0, L_0x1b9d2f0;  1 drivers
v0x1b982b0_0 .net "a", 0 0, v0x1b94de0_0;  alias, 1 drivers
v0x1b98350_0 .net "b", 0 0, v0x1b94e80_0;  alias, 1 drivers
v0x1b98440_0 .net "c", 0 0, v0x1b94f20_0;  alias, 1 drivers
v0x1b98530_0 .net "d", 0 0, v0x1b95060_0;  alias, 1 drivers
v0x1b98620_0 .net "q", 0 0, L_0x1b9d590;  alias, 1 drivers
S_0x1b98780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b63320;
 .timescale -12 -12;
E_0x1b5de90 .event anyedge, v0x1b99430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b99430_0;
    %nor/r;
    %assign/vec4 v0x1b99430_0, 0;
    %wait E_0x1b5de90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b94590;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b95060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b94f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b94e80_0, 0;
    %assign/vec4 v0x1b94de0_0, 0;
    %wait E_0x1b479f0;
    %wait E_0x1b5e340;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b95060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b94f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b94e80_0, 0;
    %assign/vec4 v0x1b94de0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b5e0f0;
    %load/vec4 v0x1b94de0_0;
    %load/vec4 v0x1b94e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b94f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b95060_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b95060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b94f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b94e80_0, 0;
    %assign/vec4 v0x1b94de0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b94be0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b5e0f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b95060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b94f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b94e80_0, 0;
    %assign/vec4 v0x1b94de0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b63320;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b99110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b99430_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b63320;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b99110_0;
    %inv;
    %store/vec4 v0x1b99110_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b63320;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b94fc0_0, v0x1b99590_0, v0x1b98f30_0, v0x1b98fd0_0, v0x1b99070_0, v0x1b991b0_0, v0x1b992f0_0, v0x1b99250_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b63320;
T_7 ;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b63320;
T_8 ;
    %wait E_0x1b5e0f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b99390_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b99390_0, 4, 32;
    %load/vec4 v0x1b994d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b99390_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b99390_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b99390_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b992f0_0;
    %load/vec4 v0x1b992f0_0;
    %load/vec4 v0x1b99250_0;
    %xor;
    %load/vec4 v0x1b992f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b99390_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b99390_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b99390_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/circuit2/iter0/response1/top_module.sv";
