# Verilog_project
Pipelined version of a microprocessor
![WhatsApp Image 2025-06-22 at 15 49 12_7afa0466](https://github.com/user-attachments/assets/b2effec2-d503-48e7-8c7f-259d2c693e54)

![WhatsApp Image 2025-06-22 at 15 49 11_58601d9b](https://github.com/user-attachments/assets/67f249ff-048b-4a89-95be-b688f13fec38)
