// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=30.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=21.361875,HLS_SYN_LAT=225239,HLS_SYN_TPT=86018,HLS_SYN_MEM=26,HLS_SYN_DSP=0,HLS_SYN_FF=14766,HLS_SYN_LUT=31582,HLS_VERSION=2024_2}" *)

module myproject (
        input_1_TDATA,
        layer13_out_TDATA,
        ap_clk,
        ap_rst_n,
        input_1_TVALID,
        input_1_TREADY,
        ap_start,
        layer13_out_TVALID,
        layer13_out_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [7:0] input_1_TDATA;
output  [7:0] layer13_out_TDATA;
input   ap_clk;
input   ap_rst_n;
input   input_1_TVALID;
output   input_1_TREADY;
input   ap_start;
output   layer13_out_TVALID;
input   layer13_out_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_start;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_done;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_continue;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_idle;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_ready;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_start_out;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_start_write;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_input_1_TREADY;
wire   [39:0] conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_layer2_out_din;
wire    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_layer2_out_write;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_start;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_done;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_continue;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_idle;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_ready;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer2_out_read;
wire   [11:0] relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer4_out_din;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer4_out_write;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_start_out;
wire    relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_start_write;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_start;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_done;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_continue;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_idle;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_ready;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_start_out;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_start_write;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer4_out_read;
wire   [94:0] conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer5_out_din;
wire    conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer5_out_write;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_start;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_done;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_continue;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_idle;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_ready;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer5_out_read;
wire   [29:0] relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer7_out_din;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer7_out_write;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_start_out;
wire    relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_start_write;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_start;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_done;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_continue;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_idle;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_ready;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_start_out;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_start_write;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer7_out_read;
wire   [113:0] conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer8_out_din;
wire    conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer8_out_write;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_start;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_done;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_continue;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_idle;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_ready;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer8_out_read;
wire   [35:0] relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer10_out_din;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer10_out_write;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_start_out;
wire    relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_start_write;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_start;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_done;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_continue;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_idle;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_ready;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_out;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_write;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer10_out_read;
wire   [15:0] dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer12_out_din;
wire    dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer12_out_write;
wire    linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_start;
wire    linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_done;
wire    linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_continue;
wire    linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_idle;
wire    linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_ready;
wire    linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer12_out_read;
wire   [7:0] linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer13_out_TDATA;
wire    linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer13_out_TVALID;
wire    layer2_out_full_n;
wire   [39:0] layer2_out_dout;
wire    layer2_out_empty_n;
wire   [10:0] layer2_out_num_data_valid;
wire   [10:0] layer2_out_fifo_cap;
wire    layer4_out_full_n;
wire   [11:0] layer4_out_dout;
wire    layer4_out_empty_n;
wire   [10:0] layer4_out_num_data_valid;
wire   [10:0] layer4_out_fifo_cap;
wire    layer5_out_full_n;
wire   [94:0] layer5_out_dout;
wire    layer5_out_empty_n;
wire   [8:0] layer5_out_num_data_valid;
wire   [8:0] layer5_out_fifo_cap;
wire    layer7_out_full_n;
wire   [29:0] layer7_out_dout;
wire    layer7_out_empty_n;
wire   [8:0] layer7_out_num_data_valid;
wire   [8:0] layer7_out_fifo_cap;
wire    layer8_out_full_n;
wire   [113:0] layer8_out_dout;
wire    layer8_out_empty_n;
wire   [7:0] layer8_out_num_data_valid;
wire   [7:0] layer8_out_fifo_cap;
wire    layer10_out_full_n;
wire   [35:0] layer10_out_dout;
wire    layer10_out_empty_n;
wire   [7:0] layer10_out_num_data_valid;
wire   [7:0] layer10_out_fifo_cap;
wire    layer12_out_full_n;
wire   [15:0] layer12_out_dout;
wire    layer12_out_empty_n;
wire   [1:0] layer12_out_num_data_valid;
wire   [1:0] layer12_out_fifo_cap;
wire   [0:0] start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_din;
wire    start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_dout;
wire    start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_din;
wire    start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_dout;
wire    start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_din;
wire    start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_dout;
wire    start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_din;
wire    start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_dout;
wire    start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_din;
wire    start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_dout;
wire    start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_din;
wire    start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_full_n;
wire   [0:0] start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_dout;
wire    start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_empty_n;
wire   [0:0] start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_din;
wire    start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_full_n;
wire   [0:0] start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_dout;
wire    start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_empty_n;

myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_start_out),
    .start_write(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_start_write),
    .input_1_TDATA(input_1_TDATA),
    .input_1_TVALID(input_1_TVALID),
    .input_1_TREADY(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_input_1_TREADY),
    .layer2_out_din(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_layer2_out_din),
    .layer2_out_full_n(layer2_out_full_n),
    .layer2_out_write(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_layer2_out_write),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap)
);

myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_full_n),
    .ap_done(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_ready),
    .layer2_out_dout(layer2_out_dout),
    .layer2_out_empty_n(layer2_out_empty_n),
    .layer2_out_read(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer2_out_read),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer4_out_din(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer4_out_din),
    .layer4_out_full_n(layer4_out_full_n),
    .layer4_out_write(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer4_out_write),
    .layer4_out_num_data_valid(layer4_out_num_data_valid),
    .layer4_out_fifo_cap(layer4_out_fifo_cap),
    .start_out(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_start_out),
    .start_write(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_start_write)
);

myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_start_out),
    .start_write(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_start_write),
    .layer4_out_dout(layer4_out_dout),
    .layer4_out_empty_n(layer4_out_empty_n),
    .layer4_out_read(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer4_out_read),
    .layer4_out_num_data_valid(layer4_out_num_data_valid),
    .layer4_out_fifo_cap(layer4_out_fifo_cap),
    .layer5_out_din(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer5_out_din),
    .layer5_out_full_n(layer5_out_full_n),
    .layer5_out_write(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer5_out_write),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap)
);

myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_full_n),
    .ap_done(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_ready),
    .layer5_out_dout(layer5_out_dout),
    .layer5_out_empty_n(layer5_out_empty_n),
    .layer5_out_read(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer5_out_read),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer7_out_din(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer7_out_din),
    .layer7_out_full_n(layer7_out_full_n),
    .layer7_out_write(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer7_out_write),
    .layer7_out_num_data_valid(layer7_out_num_data_valid),
    .layer7_out_fifo_cap(layer7_out_fifo_cap),
    .start_out(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_start_out),
    .start_write(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_start_write)
);

myproject_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_s conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_start_out),
    .start_write(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_start_write),
    .layer7_out_dout(layer7_out_dout),
    .layer7_out_empty_n(layer7_out_empty_n),
    .layer7_out_read(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer7_out_read),
    .layer7_out_num_data_valid(layer7_out_num_data_valid),
    .layer7_out_fifo_cap(layer7_out_fifo_cap),
    .layer8_out_din(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer8_out_din),
    .layer8_out_full_n(layer8_out_full_n),
    .layer8_out_write(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer8_out_write),
    .layer8_out_num_data_valid(layer8_out_num_data_valid),
    .layer8_out_fifo_cap(layer8_out_fifo_cap)
);

myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_full_n),
    .ap_done(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_ready),
    .layer8_out_dout(layer8_out_dout),
    .layer8_out_empty_n(layer8_out_empty_n),
    .layer8_out_read(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer8_out_read),
    .layer8_out_num_data_valid(layer8_out_num_data_valid),
    .layer8_out_fifo_cap(layer8_out_fifo_cap),
    .layer10_out_din(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer10_out_din),
    .layer10_out_full_n(layer10_out_full_n),
    .layer10_out_write(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer10_out_write),
    .layer10_out_num_data_valid(layer10_out_num_data_valid),
    .layer10_out_fifo_cap(layer10_out_fifo_cap),
    .start_out(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_start_out),
    .start_write(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_start_write)
);

myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_s dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_start),
    .start_full_n(start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_full_n),
    .ap_done(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_done),
    .ap_continue(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_continue),
    .ap_idle(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_idle),
    .ap_ready(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_ready),
    .start_out(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_out),
    .start_write(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_write),
    .layer10_out_dout(layer10_out_dout),
    .layer10_out_empty_n(layer10_out_empty_n),
    .layer10_out_read(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer10_out_read),
    .layer10_out_num_data_valid(layer10_out_num_data_valid),
    .layer10_out_fifo_cap(layer10_out_fifo_cap),
    .layer12_out_din(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer12_out_din),
    .layer12_out_full_n(layer12_out_full_n),
    .layer12_out_write(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer12_out_write),
    .layer12_out_num_data_valid(layer12_out_num_data_valid),
    .layer12_out_fifo_cap(layer12_out_fifo_cap)
);

myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_start),
    .ap_done(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_done),
    .ap_continue(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_continue),
    .ap_idle(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_idle),
    .ap_ready(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_ready),
    .layer12_out_dout(layer12_out_dout),
    .layer12_out_empty_n(layer12_out_empty_n),
    .layer12_out_read(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer12_out_read),
    .layer12_out_num_data_valid(layer12_out_num_data_valid),
    .layer12_out_fifo_cap(layer12_out_fifo_cap),
    .layer13_out_TDATA(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer13_out_TDATA),
    .layer13_out_TVALID(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer13_out_TVALID),
    .layer13_out_TREADY(layer13_out_TREADY)
);

myproject_fifo_w40_d900_A layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_layer2_out_din),
    .if_full_n(layer2_out_full_n),
    .if_write(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_layer2_out_write),
    .if_dout(layer2_out_dout),
    .if_empty_n(layer2_out_empty_n),
    .if_read(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer2_out_read),
    .if_num_data_valid(layer2_out_num_data_valid),
    .if_fifo_cap(layer2_out_fifo_cap)
);

myproject_fifo_w12_d900_A layer4_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer4_out_din),
    .if_full_n(layer4_out_full_n),
    .if_write(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_layer4_out_write),
    .if_dout(layer4_out_dout),
    .if_empty_n(layer4_out_empty_n),
    .if_read(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer4_out_read),
    .if_num_data_valid(layer4_out_num_data_valid),
    .if_fifo_cap(layer4_out_fifo_cap)
);

myproject_fifo_w95_d169_A layer5_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer5_out_din),
    .if_full_n(layer5_out_full_n),
    .if_write(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_layer5_out_write),
    .if_dout(layer5_out_dout),
    .if_empty_n(layer5_out_empty_n),
    .if_read(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer5_out_read),
    .if_num_data_valid(layer5_out_num_data_valid),
    .if_fifo_cap(layer5_out_fifo_cap)
);

myproject_fifo_w30_d169_A layer7_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer7_out_din),
    .if_full_n(layer7_out_full_n),
    .if_write(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_layer7_out_write),
    .if_dout(layer7_out_dout),
    .if_empty_n(layer7_out_empty_n),
    .if_read(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer7_out_read),
    .if_num_data_valid(layer7_out_num_data_valid),
    .if_fifo_cap(layer7_out_fifo_cap)
);

myproject_fifo_w114_d121_A layer8_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer8_out_din),
    .if_full_n(layer8_out_full_n),
    .if_write(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_layer8_out_write),
    .if_dout(layer8_out_dout),
    .if_empty_n(layer8_out_empty_n),
    .if_read(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer8_out_read),
    .if_num_data_valid(layer8_out_num_data_valid),
    .if_fifo_cap(layer8_out_fifo_cap)
);

myproject_fifo_w36_d121_A layer10_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer10_out_din),
    .if_full_n(layer10_out_full_n),
    .if_write(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_layer10_out_write),
    .if_dout(layer10_out_dout),
    .if_empty_n(layer10_out_empty_n),
    .if_read(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer10_out_read),
    .if_num_data_valid(layer10_out_num_data_valid),
    .if_fifo_cap(layer10_out_fifo_cap)
);

myproject_fifo_w16_d1_S layer12_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer12_out_din),
    .if_full_n(layer12_out_full_n),
    .if_write(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_layer12_out_write),
    .if_dout(layer12_out_dout),
    .if_empty_n(layer12_out_empty_n),
    .if_read(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer12_out_read),
    .if_num_data_valid(layer12_out_num_data_valid),
    .if_fifo_cap(layer12_out_fifo_cap)
);

myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_full_n),
    .if_write(conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_empty_n),
    .if_read(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_ready)
);

myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0 start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_full_n),
    .if_write(relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0 start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_full_n),
    .if_write(conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_empty_n),
    .if_read(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_ready)
);

myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0 start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_full_n),
    .if_write(relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0 start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_full_n),
    .if_write(conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_empty_n),
    .if_read(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_ready)
);

myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0 start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_din),
    .if_full_n(start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_full_n),
    .if_write(relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_start_write),
    .if_dout(start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_dout),
    .if_empty_n(start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_empty_n),
    .if_read(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_ready)
);

myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1CeG start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1CeG_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_din),
    .if_full_n(start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_full_n),
    .if_write(dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_start_write),
    .if_dout(start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_dout),
    .if_empty_n(start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_empty_n),
    .if_read(linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_ready)
);

assign ap_done = linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_done;

assign ap_idle = (relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_idle & relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_idle & relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_idle & linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_idle & dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_idle & conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_idle & conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_idle & conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_idle);

assign ap_ready = conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_ap_start = start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_empty_n;

assign conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_ap_start = start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_empty_n;

assign conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_ap_start = ap_start;

assign dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_continue = 1'b1;

assign dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_ap_start = start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_empty_n;

assign input_1_TREADY = conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0_input_1_TREADY;

assign layer13_out_TDATA = linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer13_out_TDATA;

assign layer13_out_TVALID = linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_layer13_out_TVALID;

assign linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_continue = 1'b1;

assign linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_ap_start = start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_empty_n;

assign relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_ap_start = start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_empty_n;

assign relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_ap_start = start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_empty_n;

assign relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_ap_start = start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_empty_n;

assign start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0_din = 1'b1;

assign start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_din = 1'b1;

assign start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0_din = 1'b1;

endmodule //myproject
