INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/Non Restoring Division/Non Restoring Division.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NonrestoreDV
INFO: [VRFC 10-2458] undeclared symbol s0, assumed default net type wire [D:/VLSI_ARCHITECTURE/Non Restoring Division/Non Restoring Division.srcs/sources_1/new/main.v:32]
INFO: [VRFC 10-311] analyzing module sb1
INFO: [VRFC 10-2458] undeclared symbol b1, assumed default net type wire [D:/VLSI_ARCHITECTURE/Non Restoring Division/Non Restoring Division.srcs/sources_1/new/main.v:67]
INFO: [VRFC 10-311] analyzing module lsh1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/Non Restoring Division/Non Restoring Division.srcs/sources_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
