
base_ss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bc8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08008d68  08008d68  00018d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f04  08008f04  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008f04  08008f04  00018f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f0c  08008f0c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f0c  08008f0c  00018f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f10  08008f10  00018f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008f14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005034  20000074  08008f88  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200050a8  08008f88  000250a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d935  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000368a  00000000  00000000  0003d9d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001888  00000000  00000000  00041068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001768  00000000  00000000  000428f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a63  00000000  00000000  00044058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6d8  00000000  00000000  0005cabb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d2c7  00000000  00000000  0007a193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011745a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f44  00000000  00000000  001174ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008d50 	.word	0x08008d50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08008d50 	.word	0x08008d50

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_ldivmod>:
 8000280:	b97b      	cbnz	r3, 80002a2 <__aeabi_ldivmod+0x22>
 8000282:	b972      	cbnz	r2, 80002a2 <__aeabi_ldivmod+0x22>
 8000284:	2900      	cmp	r1, #0
 8000286:	bfbe      	ittt	lt
 8000288:	2000      	movlt	r0, #0
 800028a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800028e:	e006      	blt.n	800029e <__aeabi_ldivmod+0x1e>
 8000290:	bf08      	it	eq
 8000292:	2800      	cmpeq	r0, #0
 8000294:	bf1c      	itt	ne
 8000296:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800029a:	f04f 30ff 	movne.w	r0, #4294967295
 800029e:	f000 b9bf 	b.w	8000620 <__aeabi_idiv0>
 80002a2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002aa:	2900      	cmp	r1, #0
 80002ac:	db09      	blt.n	80002c2 <__aeabi_ldivmod+0x42>
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	db1a      	blt.n	80002e8 <__aeabi_ldivmod+0x68>
 80002b2:	f000 f84d 	bl	8000350 <__udivmoddi4>
 80002b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002be:	b004      	add	sp, #16
 80002c0:	4770      	bx	lr
 80002c2:	4240      	negs	r0, r0
 80002c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	db1b      	blt.n	8000304 <__aeabi_ldivmod+0x84>
 80002cc:	f000 f840 	bl	8000350 <__udivmoddi4>
 80002d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d8:	b004      	add	sp, #16
 80002da:	4240      	negs	r0, r0
 80002dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e0:	4252      	negs	r2, r2
 80002e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e6:	4770      	bx	lr
 80002e8:	4252      	negs	r2, r2
 80002ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002ee:	f000 f82f 	bl	8000350 <__udivmoddi4>
 80002f2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fa:	b004      	add	sp, #16
 80002fc:	4240      	negs	r0, r0
 80002fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000302:	4770      	bx	lr
 8000304:	4252      	negs	r2, r2
 8000306:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030a:	f000 f821 	bl	8000350 <__udivmoddi4>
 800030e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000312:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000316:	b004      	add	sp, #16
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	4770      	bx	lr

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295
 8000330:	f04f 30ff 	movne.w	r0, #4294967295
 8000334:	f000 b974 	b.w	8000620 <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	4604      	mov	r4, r0
 8000358:	468e      	mov	lr, r1
 800035a:	2b00      	cmp	r3, #0
 800035c:	d14d      	bne.n	80003fa <__udivmoddi4+0xaa>
 800035e:	428a      	cmp	r2, r1
 8000360:	4694      	mov	ip, r2
 8000362:	d969      	bls.n	8000438 <__udivmoddi4+0xe8>
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	b152      	cbz	r2, 8000380 <__udivmoddi4+0x30>
 800036a:	fa01 f302 	lsl.w	r3, r1, r2
 800036e:	f1c2 0120 	rsb	r1, r2, #32
 8000372:	fa20 f101 	lsr.w	r1, r0, r1
 8000376:	fa0c fc02 	lsl.w	ip, ip, r2
 800037a:	ea41 0e03 	orr.w	lr, r1, r3
 800037e:	4094      	lsls	r4, r2
 8000380:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000384:	0c21      	lsrs	r1, r4, #16
 8000386:	fbbe f6f8 	udiv	r6, lr, r8
 800038a:	fa1f f78c 	uxth.w	r7, ip
 800038e:	fb08 e316 	mls	r3, r8, r6, lr
 8000392:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000396:	fb06 f107 	mul.w	r1, r6, r7
 800039a:	4299      	cmp	r1, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x64>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003a6:	f080 811f 	bcs.w	80005e8 <__udivmoddi4+0x298>
 80003aa:	4299      	cmp	r1, r3
 80003ac:	f240 811c 	bls.w	80005e8 <__udivmoddi4+0x298>
 80003b0:	3e02      	subs	r6, #2
 80003b2:	4463      	add	r3, ip
 80003b4:	1a5b      	subs	r3, r3, r1
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003bc:	fb08 3310 	mls	r3, r8, r0, r3
 80003c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003c4:	fb00 f707 	mul.w	r7, r0, r7
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	d90a      	bls.n	80003e2 <__udivmoddi4+0x92>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d4:	f080 810a 	bcs.w	80005ec <__udivmoddi4+0x29c>
 80003d8:	42a7      	cmp	r7, r4
 80003da:	f240 8107 	bls.w	80005ec <__udivmoddi4+0x29c>
 80003de:	4464      	add	r4, ip
 80003e0:	3802      	subs	r0, #2
 80003e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e6:	1be4      	subs	r4, r4, r7
 80003e8:	2600      	movs	r6, #0
 80003ea:	b11d      	cbz	r5, 80003f4 <__udivmoddi4+0xa4>
 80003ec:	40d4      	lsrs	r4, r2
 80003ee:	2300      	movs	r3, #0
 80003f0:	e9c5 4300 	strd	r4, r3, [r5]
 80003f4:	4631      	mov	r1, r6
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0xc2>
 80003fe:	2d00      	cmp	r5, #0
 8000400:	f000 80ef 	beq.w	80005e2 <__udivmoddi4+0x292>
 8000404:	2600      	movs	r6, #0
 8000406:	e9c5 0100 	strd	r0, r1, [r5]
 800040a:	4630      	mov	r0, r6
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	fab3 f683 	clz	r6, r3
 8000416:	2e00      	cmp	r6, #0
 8000418:	d14a      	bne.n	80004b0 <__udivmoddi4+0x160>
 800041a:	428b      	cmp	r3, r1
 800041c:	d302      	bcc.n	8000424 <__udivmoddi4+0xd4>
 800041e:	4282      	cmp	r2, r0
 8000420:	f200 80f9 	bhi.w	8000616 <__udivmoddi4+0x2c6>
 8000424:	1a84      	subs	r4, r0, r2
 8000426:	eb61 0303 	sbc.w	r3, r1, r3
 800042a:	2001      	movs	r0, #1
 800042c:	469e      	mov	lr, r3
 800042e:	2d00      	cmp	r5, #0
 8000430:	d0e0      	beq.n	80003f4 <__udivmoddi4+0xa4>
 8000432:	e9c5 4e00 	strd	r4, lr, [r5]
 8000436:	e7dd      	b.n	80003f4 <__udivmoddi4+0xa4>
 8000438:	b902      	cbnz	r2, 800043c <__udivmoddi4+0xec>
 800043a:	deff      	udf	#255	; 0xff
 800043c:	fab2 f282 	clz	r2, r2
 8000440:	2a00      	cmp	r2, #0
 8000442:	f040 8092 	bne.w	800056a <__udivmoddi4+0x21a>
 8000446:	eba1 010c 	sub.w	r1, r1, ip
 800044a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044e:	fa1f fe8c 	uxth.w	lr, ip
 8000452:	2601      	movs	r6, #1
 8000454:	0c20      	lsrs	r0, r4, #16
 8000456:	fbb1 f3f7 	udiv	r3, r1, r7
 800045a:	fb07 1113 	mls	r1, r7, r3, r1
 800045e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000462:	fb0e f003 	mul.w	r0, lr, r3
 8000466:	4288      	cmp	r0, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x12c>
 800046a:	eb1c 0101 	adds.w	r1, ip, r1
 800046e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000472:	d202      	bcs.n	800047a <__udivmoddi4+0x12a>
 8000474:	4288      	cmp	r0, r1
 8000476:	f200 80cb 	bhi.w	8000610 <__udivmoddi4+0x2c0>
 800047a:	4643      	mov	r3, r8
 800047c:	1a09      	subs	r1, r1, r0
 800047e:	b2a4      	uxth	r4, r4
 8000480:	fbb1 f0f7 	udiv	r0, r1, r7
 8000484:	fb07 1110 	mls	r1, r7, r0, r1
 8000488:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800048c:	fb0e fe00 	mul.w	lr, lr, r0
 8000490:	45a6      	cmp	lr, r4
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x156>
 8000494:	eb1c 0404 	adds.w	r4, ip, r4
 8000498:	f100 31ff 	add.w	r1, r0, #4294967295
 800049c:	d202      	bcs.n	80004a4 <__udivmoddi4+0x154>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f200 80bb 	bhi.w	800061a <__udivmoddi4+0x2ca>
 80004a4:	4608      	mov	r0, r1
 80004a6:	eba4 040e 	sub.w	r4, r4, lr
 80004aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004ae:	e79c      	b.n	80003ea <__udivmoddi4+0x9a>
 80004b0:	f1c6 0720 	rsb	r7, r6, #32
 80004b4:	40b3      	lsls	r3, r6
 80004b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80004be:	fa20 f407 	lsr.w	r4, r0, r7
 80004c2:	fa01 f306 	lsl.w	r3, r1, r6
 80004c6:	431c      	orrs	r4, r3
 80004c8:	40f9      	lsrs	r1, r7
 80004ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004ce:	fa00 f306 	lsl.w	r3, r0, r6
 80004d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004d6:	0c20      	lsrs	r0, r4, #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fb09 1118 	mls	r1, r9, r8, r1
 80004e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e4:	fb08 f00e 	mul.w	r0, r8, lr
 80004e8:	4288      	cmp	r0, r1
 80004ea:	fa02 f206 	lsl.w	r2, r2, r6
 80004ee:	d90b      	bls.n	8000508 <__udivmoddi4+0x1b8>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004f8:	f080 8088 	bcs.w	800060c <__udivmoddi4+0x2bc>
 80004fc:	4288      	cmp	r0, r1
 80004fe:	f240 8085 	bls.w	800060c <__udivmoddi4+0x2bc>
 8000502:	f1a8 0802 	sub.w	r8, r8, #2
 8000506:	4461      	add	r1, ip
 8000508:	1a09      	subs	r1, r1, r0
 800050a:	b2a4      	uxth	r4, r4
 800050c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000510:	fb09 1110 	mls	r1, r9, r0, r1
 8000514:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000518:	fb00 fe0e 	mul.w	lr, r0, lr
 800051c:	458e      	cmp	lr, r1
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x1e2>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f100 34ff 	add.w	r4, r0, #4294967295
 8000528:	d26c      	bcs.n	8000604 <__udivmoddi4+0x2b4>
 800052a:	458e      	cmp	lr, r1
 800052c:	d96a      	bls.n	8000604 <__udivmoddi4+0x2b4>
 800052e:	3802      	subs	r0, #2
 8000530:	4461      	add	r1, ip
 8000532:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000536:	fba0 9402 	umull	r9, r4, r0, r2
 800053a:	eba1 010e 	sub.w	r1, r1, lr
 800053e:	42a1      	cmp	r1, r4
 8000540:	46c8      	mov	r8, r9
 8000542:	46a6      	mov	lr, r4
 8000544:	d356      	bcc.n	80005f4 <__udivmoddi4+0x2a4>
 8000546:	d053      	beq.n	80005f0 <__udivmoddi4+0x2a0>
 8000548:	b15d      	cbz	r5, 8000562 <__udivmoddi4+0x212>
 800054a:	ebb3 0208 	subs.w	r2, r3, r8
 800054e:	eb61 010e 	sbc.w	r1, r1, lr
 8000552:	fa01 f707 	lsl.w	r7, r1, r7
 8000556:	fa22 f306 	lsr.w	r3, r2, r6
 800055a:	40f1      	lsrs	r1, r6
 800055c:	431f      	orrs	r7, r3
 800055e:	e9c5 7100 	strd	r7, r1, [r5]
 8000562:	2600      	movs	r6, #0
 8000564:	4631      	mov	r1, r6
 8000566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	40d8      	lsrs	r0, r3
 8000570:	fa0c fc02 	lsl.w	ip, ip, r2
 8000574:	fa21 f303 	lsr.w	r3, r1, r3
 8000578:	4091      	lsls	r1, r2
 800057a:	4301      	orrs	r1, r0
 800057c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000580:	fa1f fe8c 	uxth.w	lr, ip
 8000584:	fbb3 f0f7 	udiv	r0, r3, r7
 8000588:	fb07 3610 	mls	r6, r7, r0, r3
 800058c:	0c0b      	lsrs	r3, r1, #16
 800058e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000592:	fb00 f60e 	mul.w	r6, r0, lr
 8000596:	429e      	cmp	r6, r3
 8000598:	fa04 f402 	lsl.w	r4, r4, r2
 800059c:	d908      	bls.n	80005b0 <__udivmoddi4+0x260>
 800059e:	eb1c 0303 	adds.w	r3, ip, r3
 80005a2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005a6:	d22f      	bcs.n	8000608 <__udivmoddi4+0x2b8>
 80005a8:	429e      	cmp	r6, r3
 80005aa:	d92d      	bls.n	8000608 <__udivmoddi4+0x2b8>
 80005ac:	3802      	subs	r0, #2
 80005ae:	4463      	add	r3, ip
 80005b0:	1b9b      	subs	r3, r3, r6
 80005b2:	b289      	uxth	r1, r1
 80005b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005b8:	fb07 3316 	mls	r3, r7, r6, r3
 80005bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005c0:	fb06 f30e 	mul.w	r3, r6, lr
 80005c4:	428b      	cmp	r3, r1
 80005c6:	d908      	bls.n	80005da <__udivmoddi4+0x28a>
 80005c8:	eb1c 0101 	adds.w	r1, ip, r1
 80005cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005d0:	d216      	bcs.n	8000600 <__udivmoddi4+0x2b0>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	d914      	bls.n	8000600 <__udivmoddi4+0x2b0>
 80005d6:	3e02      	subs	r6, #2
 80005d8:	4461      	add	r1, ip
 80005da:	1ac9      	subs	r1, r1, r3
 80005dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005e0:	e738      	b.n	8000454 <__udivmoddi4+0x104>
 80005e2:	462e      	mov	r6, r5
 80005e4:	4628      	mov	r0, r5
 80005e6:	e705      	b.n	80003f4 <__udivmoddi4+0xa4>
 80005e8:	4606      	mov	r6, r0
 80005ea:	e6e3      	b.n	80003b4 <__udivmoddi4+0x64>
 80005ec:	4618      	mov	r0, r3
 80005ee:	e6f8      	b.n	80003e2 <__udivmoddi4+0x92>
 80005f0:	454b      	cmp	r3, r9
 80005f2:	d2a9      	bcs.n	8000548 <__udivmoddi4+0x1f8>
 80005f4:	ebb9 0802 	subs.w	r8, r9, r2
 80005f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005fc:	3801      	subs	r0, #1
 80005fe:	e7a3      	b.n	8000548 <__udivmoddi4+0x1f8>
 8000600:	4646      	mov	r6, r8
 8000602:	e7ea      	b.n	80005da <__udivmoddi4+0x28a>
 8000604:	4620      	mov	r0, r4
 8000606:	e794      	b.n	8000532 <__udivmoddi4+0x1e2>
 8000608:	4640      	mov	r0, r8
 800060a:	e7d1      	b.n	80005b0 <__udivmoddi4+0x260>
 800060c:	46d0      	mov	r8, sl
 800060e:	e77b      	b.n	8000508 <__udivmoddi4+0x1b8>
 8000610:	3b02      	subs	r3, #2
 8000612:	4461      	add	r1, ip
 8000614:	e732      	b.n	800047c <__udivmoddi4+0x12c>
 8000616:	4630      	mov	r0, r6
 8000618:	e709      	b.n	800042e <__udivmoddi4+0xde>
 800061a:	4464      	add	r4, ip
 800061c:	3802      	subs	r0, #2
 800061e:	e742      	b.n	80004a6 <__udivmoddi4+0x156>

08000620 <__aeabi_idiv0>:
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <baro_init>:
static int16_t dig_T2, dig_T3, dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;
static int32_t t_fine;
static _Bool inited = false;
static uint8_t data[25];

baro_stat_t baro_init(void) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef status;

	// Check barometer on I2C bus
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_ID, I2C_MEMADD_SIZE_8BIT, data, 1, 1000);
 800062a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800062e:	9302      	str	r3, [sp, #8]
 8000630:	2301      	movs	r3, #1
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	4b6f      	ldr	r3, [pc, #444]	; (80007f4 <baro_init+0x1d0>)
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2301      	movs	r3, #1
 800063a:	22d0      	movs	r2, #208	; 0xd0
 800063c:	21ec      	movs	r1, #236	; 0xec
 800063e:	486e      	ldr	r0, [pc, #440]	; (80007f8 <baro_init+0x1d4>)
 8000640:	f001 ff26 	bl	8002490 <HAL_I2C_Mem_Read>
 8000644:	4603      	mov	r3, r0
 8000646:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d006      	beq.n	800065c <baro_init+0x38>
		if (status == HAL_TIMEOUT)
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b03      	cmp	r3, #3
 8000652:	d101      	bne.n	8000658 <baro_init+0x34>
			return BARO_ERR_TIMEOUT;
 8000654:	2302      	movs	r3, #2
 8000656:	e0c9      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 8000658:	2301      	movs	r3, #1
 800065a:	e0c7      	b.n	80007ec <baro_init+0x1c8>
	}

	if (data[0] != BARO_ID_VALUE) {
 800065c:	4b65      	ldr	r3, [pc, #404]	; (80007f4 <baro_init+0x1d0>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b58      	cmp	r3, #88	; 0x58
 8000662:	d001      	beq.n	8000668 <baro_init+0x44>
		return BARO_ERR_GENERAL;
 8000664:	2303      	movs	r3, #3
 8000666:	e0c1      	b.n	80007ec <baro_init+0x1c8>
	}

	// Config barometer
	// T and P oversampling - 16, Normal mode
	// SPI 3 wire Off, Filter 2x, Standby duration - 62.5 ms
	data[0] = BARO_MODE_NORMAL | BARO_OSRS_T_1 | BARO_OSRS_P_1;
 8000668:	4b62      	ldr	r3, [pc, #392]	; (80007f4 <baro_init+0x1d0>)
 800066a:	2227      	movs	r2, #39	; 0x27
 800066c:	701a      	strb	r2, [r3, #0]
	data[1] = BARO_SPI3W_OFF | BARO_FILTER_OFF | BARO_T_SB_0_5;
 800066e:	4b61      	ldr	r3, [pc, #388]	; (80007f4 <baro_init+0x1d0>)
 8000670:	2200      	movs	r2, #0
 8000672:	705a      	strb	r2, [r3, #1]

	status = HAL_I2C_Mem_Write(&hi2c1, BARO_I2C_ADDR, BARO_REG_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, data, 2, 1000);
 8000674:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000678:	9302      	str	r3, [sp, #8]
 800067a:	2302      	movs	r3, #2
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	4b5d      	ldr	r3, [pc, #372]	; (80007f4 <baro_init+0x1d0>)
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	2301      	movs	r3, #1
 8000684:	22f4      	movs	r2, #244	; 0xf4
 8000686:	21ec      	movs	r1, #236	; 0xec
 8000688:	485b      	ldr	r0, [pc, #364]	; (80007f8 <baro_init+0x1d4>)
 800068a:	f001 fe07 	bl	800229c <HAL_I2C_Mem_Write>
 800068e:	4603      	mov	r3, r0
 8000690:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d006      	beq.n	80006a6 <baro_init+0x82>
		if (status == HAL_TIMEOUT)
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	2b03      	cmp	r3, #3
 800069c:	d101      	bne.n	80006a2 <baro_init+0x7e>
			return BARO_ERR_TIMEOUT;
 800069e:	2302      	movs	r3, #2
 80006a0:	e0a4      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 80006a2:	2301      	movs	r3, #1
 80006a4:	e0a2      	b.n	80007ec <baro_init+0x1c8>
	}

	// Readout compensation values
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_CALIB00, I2C_MEMADD_SIZE_8BIT, data, 25, 1000);
 80006a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006aa:	9302      	str	r3, [sp, #8]
 80006ac:	2319      	movs	r3, #25
 80006ae:	9301      	str	r3, [sp, #4]
 80006b0:	4b50      	ldr	r3, [pc, #320]	; (80007f4 <baro_init+0x1d0>)
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	2301      	movs	r3, #1
 80006b6:	2288      	movs	r2, #136	; 0x88
 80006b8:	21ec      	movs	r1, #236	; 0xec
 80006ba:	484f      	ldr	r0, [pc, #316]	; (80007f8 <baro_init+0x1d4>)
 80006bc:	f001 fee8 	bl	8002490 <HAL_I2C_Mem_Read>
 80006c0:	4603      	mov	r3, r0
 80006c2:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d006      	beq.n	80006d8 <baro_init+0xb4>
		if (status == HAL_TIMEOUT)
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	2b03      	cmp	r3, #3
 80006ce:	d101      	bne.n	80006d4 <baro_init+0xb0>
			return BARO_ERR_TIMEOUT;
 80006d0:	2302      	movs	r3, #2
 80006d2:	e08b      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 80006d4:	2301      	movs	r3, #1
 80006d6:	e089      	b.n	80007ec <baro_init+0x1c8>
	}
	dig_T1 = (uint16_t)data [1] << 8 | (uint16_t)data [0];
 80006d8:	4b46      	ldr	r3, [pc, #280]	; (80007f4 <baro_init+0x1d0>)
 80006da:	785b      	ldrb	r3, [r3, #1]
 80006dc:	021b      	lsls	r3, r3, #8
 80006de:	b21a      	sxth	r2, r3
 80006e0:	4b44      	ldr	r3, [pc, #272]	; (80007f4 <baro_init+0x1d0>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	b21b      	sxth	r3, r3
 80006e6:	4313      	orrs	r3, r2
 80006e8:	b21b      	sxth	r3, r3
 80006ea:	b29a      	uxth	r2, r3
 80006ec:	4b43      	ldr	r3, [pc, #268]	; (80007fc <baro_init+0x1d8>)
 80006ee:	801a      	strh	r2, [r3, #0]
	dig_T2 =  (int16_t)data [3] << 8 |  (int16_t)data [2];
 80006f0:	4b40      	ldr	r3, [pc, #256]	; (80007f4 <baro_init+0x1d0>)
 80006f2:	78db      	ldrb	r3, [r3, #3]
 80006f4:	021b      	lsls	r3, r3, #8
 80006f6:	b21a      	sxth	r2, r3
 80006f8:	4b3e      	ldr	r3, [pc, #248]	; (80007f4 <baro_init+0x1d0>)
 80006fa:	789b      	ldrb	r3, [r3, #2]
 80006fc:	b21b      	sxth	r3, r3
 80006fe:	4313      	orrs	r3, r2
 8000700:	b21a      	sxth	r2, r3
 8000702:	4b3f      	ldr	r3, [pc, #252]	; (8000800 <baro_init+0x1dc>)
 8000704:	801a      	strh	r2, [r3, #0]
	dig_T3 =  (int16_t)data [5] << 8 |  (int16_t)data [4];
 8000706:	4b3b      	ldr	r3, [pc, #236]	; (80007f4 <baro_init+0x1d0>)
 8000708:	795b      	ldrb	r3, [r3, #5]
 800070a:	021b      	lsls	r3, r3, #8
 800070c:	b21a      	sxth	r2, r3
 800070e:	4b39      	ldr	r3, [pc, #228]	; (80007f4 <baro_init+0x1d0>)
 8000710:	791b      	ldrb	r3, [r3, #4]
 8000712:	b21b      	sxth	r3, r3
 8000714:	4313      	orrs	r3, r2
 8000716:	b21a      	sxth	r2, r3
 8000718:	4b3a      	ldr	r3, [pc, #232]	; (8000804 <baro_init+0x1e0>)
 800071a:	801a      	strh	r2, [r3, #0]
	dig_P1 = (uint16_t)data [7] << 8 | (uint16_t)data [6];
 800071c:	4b35      	ldr	r3, [pc, #212]	; (80007f4 <baro_init+0x1d0>)
 800071e:	79db      	ldrb	r3, [r3, #7]
 8000720:	021b      	lsls	r3, r3, #8
 8000722:	b21a      	sxth	r2, r3
 8000724:	4b33      	ldr	r3, [pc, #204]	; (80007f4 <baro_init+0x1d0>)
 8000726:	799b      	ldrb	r3, [r3, #6]
 8000728:	b21b      	sxth	r3, r3
 800072a:	4313      	orrs	r3, r2
 800072c:	b21b      	sxth	r3, r3
 800072e:	b29a      	uxth	r2, r3
 8000730:	4b35      	ldr	r3, [pc, #212]	; (8000808 <baro_init+0x1e4>)
 8000732:	801a      	strh	r2, [r3, #0]
	dig_P2 =  (int16_t)data [9] << 8 |  (int16_t)data [8];
 8000734:	4b2f      	ldr	r3, [pc, #188]	; (80007f4 <baro_init+0x1d0>)
 8000736:	7a5b      	ldrb	r3, [r3, #9]
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	b21a      	sxth	r2, r3
 800073c:	4b2d      	ldr	r3, [pc, #180]	; (80007f4 <baro_init+0x1d0>)
 800073e:	7a1b      	ldrb	r3, [r3, #8]
 8000740:	b21b      	sxth	r3, r3
 8000742:	4313      	orrs	r3, r2
 8000744:	b21a      	sxth	r2, r3
 8000746:	4b31      	ldr	r3, [pc, #196]	; (800080c <baro_init+0x1e8>)
 8000748:	801a      	strh	r2, [r3, #0]
	dig_P3 =  (int16_t)data[11] << 8 |  (int16_t)data[10];
 800074a:	4b2a      	ldr	r3, [pc, #168]	; (80007f4 <baro_init+0x1d0>)
 800074c:	7adb      	ldrb	r3, [r3, #11]
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	b21a      	sxth	r2, r3
 8000752:	4b28      	ldr	r3, [pc, #160]	; (80007f4 <baro_init+0x1d0>)
 8000754:	7a9b      	ldrb	r3, [r3, #10]
 8000756:	b21b      	sxth	r3, r3
 8000758:	4313      	orrs	r3, r2
 800075a:	b21a      	sxth	r2, r3
 800075c:	4b2c      	ldr	r3, [pc, #176]	; (8000810 <baro_init+0x1ec>)
 800075e:	801a      	strh	r2, [r3, #0]
	dig_P4 =  (int16_t)data[13] << 8 |  (int16_t)data[12];
 8000760:	4b24      	ldr	r3, [pc, #144]	; (80007f4 <baro_init+0x1d0>)
 8000762:	7b5b      	ldrb	r3, [r3, #13]
 8000764:	021b      	lsls	r3, r3, #8
 8000766:	b21a      	sxth	r2, r3
 8000768:	4b22      	ldr	r3, [pc, #136]	; (80007f4 <baro_init+0x1d0>)
 800076a:	7b1b      	ldrb	r3, [r3, #12]
 800076c:	b21b      	sxth	r3, r3
 800076e:	4313      	orrs	r3, r2
 8000770:	b21a      	sxth	r2, r3
 8000772:	4b28      	ldr	r3, [pc, #160]	; (8000814 <baro_init+0x1f0>)
 8000774:	801a      	strh	r2, [r3, #0]
	dig_P5 =  (int16_t)data[15] << 8 |  (int16_t)data[14];
 8000776:	4b1f      	ldr	r3, [pc, #124]	; (80007f4 <baro_init+0x1d0>)
 8000778:	7bdb      	ldrb	r3, [r3, #15]
 800077a:	021b      	lsls	r3, r3, #8
 800077c:	b21a      	sxth	r2, r3
 800077e:	4b1d      	ldr	r3, [pc, #116]	; (80007f4 <baro_init+0x1d0>)
 8000780:	7b9b      	ldrb	r3, [r3, #14]
 8000782:	b21b      	sxth	r3, r3
 8000784:	4313      	orrs	r3, r2
 8000786:	b21a      	sxth	r2, r3
 8000788:	4b23      	ldr	r3, [pc, #140]	; (8000818 <baro_init+0x1f4>)
 800078a:	801a      	strh	r2, [r3, #0]
	dig_P6 =  (int16_t)data[17] << 8 |  (int16_t)data[16];
 800078c:	4b19      	ldr	r3, [pc, #100]	; (80007f4 <baro_init+0x1d0>)
 800078e:	7c5b      	ldrb	r3, [r3, #17]
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	b21a      	sxth	r2, r3
 8000794:	4b17      	ldr	r3, [pc, #92]	; (80007f4 <baro_init+0x1d0>)
 8000796:	7c1b      	ldrb	r3, [r3, #16]
 8000798:	b21b      	sxth	r3, r3
 800079a:	4313      	orrs	r3, r2
 800079c:	b21a      	sxth	r2, r3
 800079e:	4b1f      	ldr	r3, [pc, #124]	; (800081c <baro_init+0x1f8>)
 80007a0:	801a      	strh	r2, [r3, #0]
	dig_P7 =  (int16_t)data[19] << 8 |  (int16_t)data[18];
 80007a2:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <baro_init+0x1d0>)
 80007a4:	7cdb      	ldrb	r3, [r3, #19]
 80007a6:	021b      	lsls	r3, r3, #8
 80007a8:	b21a      	sxth	r2, r3
 80007aa:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <baro_init+0x1d0>)
 80007ac:	7c9b      	ldrb	r3, [r3, #18]
 80007ae:	b21b      	sxth	r3, r3
 80007b0:	4313      	orrs	r3, r2
 80007b2:	b21a      	sxth	r2, r3
 80007b4:	4b1a      	ldr	r3, [pc, #104]	; (8000820 <baro_init+0x1fc>)
 80007b6:	801a      	strh	r2, [r3, #0]
	dig_P8 =  (int16_t)data[21] << 8 |  (int16_t)data[20];
 80007b8:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <baro_init+0x1d0>)
 80007ba:	7d5b      	ldrb	r3, [r3, #21]
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	b21a      	sxth	r2, r3
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <baro_init+0x1d0>)
 80007c2:	7d1b      	ldrb	r3, [r3, #20]
 80007c4:	b21b      	sxth	r3, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b21a      	sxth	r2, r3
 80007ca:	4b16      	ldr	r3, [pc, #88]	; (8000824 <baro_init+0x200>)
 80007cc:	801a      	strh	r2, [r3, #0]
	dig_P9 =  (int16_t)data[23] << 8 |  (int16_t)data[22];
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <baro_init+0x1d0>)
 80007d0:	7ddb      	ldrb	r3, [r3, #23]
 80007d2:	021b      	lsls	r3, r3, #8
 80007d4:	b21a      	sxth	r2, r3
 80007d6:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <baro_init+0x1d0>)
 80007d8:	7d9b      	ldrb	r3, [r3, #22]
 80007da:	b21b      	sxth	r3, r3
 80007dc:	4313      	orrs	r3, r2
 80007de:	b21a      	sxth	r2, r3
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <baro_init+0x204>)
 80007e2:	801a      	strh	r2, [r3, #0]

	inited = true;
 80007e4:	4b11      	ldr	r3, [pc, #68]	; (800082c <baro_init+0x208>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	701a      	strb	r2, [r3, #0]

	return BARO_OK;
 80007ea:	2300      	movs	r3, #0
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	200000b0 	.word	0x200000b0
 80007f8:	200000cc 	.word	0x200000cc
 80007fc:	20000090 	.word	0x20000090
 8000800:	20000094 	.word	0x20000094
 8000804:	20000096 	.word	0x20000096
 8000808:	20000092 	.word	0x20000092
 800080c:	20000098 	.word	0x20000098
 8000810:	2000009a 	.word	0x2000009a
 8000814:	2000009c 	.word	0x2000009c
 8000818:	2000009e 	.word	0x2000009e
 800081c:	200000a0 	.word	0x200000a0
 8000820:	200000a2 	.word	0x200000a2
 8000824:	200000a4 	.word	0x200000a4
 8000828:	200000a6 	.word	0x200000a6
 800082c:	200000ac 	.word	0x200000ac

08000830 <baro_read_temp>:

int32_t baro_read_temp(void) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	; 0x28
 8000834:	af04      	add	r7, sp, #16
	int32_t var1, var2, temp;

	if (!inited)
 8000836:	4b2f      	ldr	r3, [pc, #188]	; (80008f4 <baro_read_temp+0xc4>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	f083 0301 	eor.w	r3, r3, #1
 800083e:	b2db      	uxtb	r3, r3
 8000840:	2b00      	cmp	r3, #0
 8000842:	d002      	beq.n	800084a <baro_read_temp+0x1a>
		return INT32_MAX;
 8000844:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000848:	e050      	b.n	80008ec <baro_read_temp+0xbc>

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_TEMP_MSB, I2C_MEMADD_SIZE_8BIT, data, 3, 1000);
 800084a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800084e:	9302      	str	r3, [sp, #8]
 8000850:	2303      	movs	r3, #3
 8000852:	9301      	str	r3, [sp, #4]
 8000854:	4b28      	ldr	r3, [pc, #160]	; (80008f8 <baro_read_temp+0xc8>)
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	2301      	movs	r3, #1
 800085a:	22fa      	movs	r2, #250	; 0xfa
 800085c:	21ec      	movs	r1, #236	; 0xec
 800085e:	4827      	ldr	r0, [pc, #156]	; (80008fc <baro_read_temp+0xcc>)
 8000860:	f001 fe16 	bl	8002490 <HAL_I2C_Mem_Read>
 8000864:	4603      	mov	r3, r0
 8000866:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8000868:	7dfb      	ldrb	r3, [r7, #23]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d002      	beq.n	8000874 <baro_read_temp+0x44>
		return INT32_MAX;
 800086e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000872:	e03b      	b.n	80008ec <baro_read_temp+0xbc>
	}
	int32_t adc_T = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8000874:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <baro_read_temp+0xc8>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	031a      	lsls	r2, r3, #12
 800087a:	4b1f      	ldr	r3, [pc, #124]	; (80008f8 <baro_read_temp+0xc8>)
 800087c:	785b      	ldrb	r3, [r3, #1]
 800087e:	011b      	lsls	r3, r3, #4
 8000880:	4313      	orrs	r3, r2
 8000882:	4a1d      	ldr	r2, [pc, #116]	; (80008f8 <baro_read_temp+0xc8>)
 8000884:	7892      	ldrb	r2, [r2, #2]
 8000886:	0912      	lsrs	r2, r2, #4
 8000888:	b2d2      	uxtb	r2, r2
 800088a:	4313      	orrs	r3, r2
 800088c:	613b      	str	r3, [r7, #16]

	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) *
 800088e:	693b      	ldr	r3, [r7, #16]
 8000890:	10da      	asrs	r2, r3, #3
 8000892:	4b1b      	ldr	r3, [pc, #108]	; (8000900 <baro_read_temp+0xd0>)
 8000894:	881b      	ldrh	r3, [r3, #0]
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	1ad3      	subs	r3, r2, r3
		   ((int32_t)dig_T2)) >> 11;
 800089a:	4a1a      	ldr	r2, [pc, #104]	; (8000904 <baro_read_temp+0xd4>)
 800089c:	f9b2 2000 	ldrsh.w	r2, [r2]
	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) *
 80008a0:	fb02 f303 	mul.w	r3, r2, r3
 80008a4:	12db      	asrs	r3, r3, #11
 80008a6:	60fb      	str	r3, [r7, #12]

	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	111b      	asrs	r3, r3, #4
 80008ac:	4a14      	ldr	r2, [pc, #80]	; (8000900 <baro_read_temp+0xd0>)
 80008ae:	8812      	ldrh	r2, [r2, #0]
 80008b0:	1a9b      	subs	r3, r3, r2
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	1112      	asrs	r2, r2, #4
 80008b6:	4912      	ldr	r1, [pc, #72]	; (8000900 <baro_read_temp+0xd0>)
 80008b8:	8809      	ldrh	r1, [r1, #0]
 80008ba:	1a52      	subs	r2, r2, r1
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008bc:	fb02 f303 	mul.w	r3, r2, r3
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008c0:	131b      	asrs	r3, r3, #12
		      ((int32_t)dig_T3)) >> 14;
 80008c2:	4a11      	ldr	r2, [pc, #68]	; (8000908 <baro_read_temp+0xd8>)
 80008c4:	f9b2 2000 	ldrsh.w	r2, [r2]
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008c8:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008cc:	139b      	asrs	r3, r3, #14
 80008ce:	60bb      	str	r3, [r7, #8]

	t_fine = var1 + var2;
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	4413      	add	r3, r2
 80008d6:	4a0d      	ldr	r2, [pc, #52]	; (800090c <baro_read_temp+0xdc>)
 80008d8:	6013      	str	r3, [r2, #0]

	temp = (t_fine * 5 + 128) >> 8;
 80008da:	4b0c      	ldr	r3, [pc, #48]	; (800090c <baro_read_temp+0xdc>)
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	4613      	mov	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	4413      	add	r3, r2
 80008e4:	3380      	adds	r3, #128	; 0x80
 80008e6:	121b      	asrs	r3, r3, #8
 80008e8:	607b      	str	r3, [r7, #4]

	return temp;
 80008ea:	687b      	ldr	r3, [r7, #4]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	3718      	adds	r7, #24
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200000ac 	.word	0x200000ac
 80008f8:	200000b0 	.word	0x200000b0
 80008fc:	200000cc 	.word	0x200000cc
 8000900:	20000090 	.word	0x20000090
 8000904:	20000094 	.word	0x20000094
 8000908:	20000096 	.word	0x20000096
 800090c:	200000a8 	.word	0x200000a8

08000910 <baro_read_press>:

uint32_t baro_read_press(void) {
 8000910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000914:	b0d0      	sub	sp, #320	; 0x140
 8000916:	af04      	add	r7, sp, #16
	int64_t var1, var2, p;

	if (!inited)
 8000918:	4bc6      	ldr	r3, [pc, #792]	; (8000c34 <baro_read_press+0x324>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	f083 0301 	eor.w	r3, r3, #1
 8000920:	b2db      	uxtb	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d002      	beq.n	800092c <baro_read_press+0x1c>
		return INT32_MAX;
 8000926:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800092a:	e2f6      	b.n	8000f1a <baro_read_press+0x60a>

	if (baro_read_temp() == INT32_MAX)
 800092c:	f7ff ff80 	bl	8000830 <baro_read_temp>
 8000930:	4602      	mov	r2, r0
 8000932:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000936:	429a      	cmp	r2, r3
 8000938:	d102      	bne.n	8000940 <baro_read_press+0x30>
		return UINT32_MAX;
 800093a:	f04f 33ff 	mov.w	r3, #4294967295
 800093e:	e2ec      	b.n	8000f1a <baro_read_press+0x60a>

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_PRESS_MSB, I2C_MEMADD_SIZE_8BIT, data, 3, 1000);
 8000940:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000944:	9302      	str	r3, [sp, #8]
 8000946:	2303      	movs	r3, #3
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	4bbb      	ldr	r3, [pc, #748]	; (8000c38 <baro_read_press+0x328>)
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	2301      	movs	r3, #1
 8000950:	22f7      	movs	r2, #247	; 0xf7
 8000952:	21ec      	movs	r1, #236	; 0xec
 8000954:	48b9      	ldr	r0, [pc, #740]	; (8000c3c <baro_read_press+0x32c>)
 8000956:	f001 fd9b 	bl	8002490 <HAL_I2C_Mem_Read>
 800095a:	4603      	mov	r3, r0
 800095c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	if (status != HAL_OK) {
 8000960:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8000964:	2b00      	cmp	r3, #0
 8000966:	d002      	beq.n	800096e <baro_read_press+0x5e>
		return INT32_MAX;
 8000968:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800096c:	e2d5      	b.n	8000f1a <baro_read_press+0x60a>
	}
	int32_t adc_P = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800096e:	4bb2      	ldr	r3, [pc, #712]	; (8000c38 <baro_read_press+0x328>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	031a      	lsls	r2, r3, #12
 8000974:	4bb0      	ldr	r3, [pc, #704]	; (8000c38 <baro_read_press+0x328>)
 8000976:	785b      	ldrb	r3, [r3, #1]
 8000978:	011b      	lsls	r3, r3, #4
 800097a:	431a      	orrs	r2, r3
 800097c:	4bae      	ldr	r3, [pc, #696]	; (8000c38 <baro_read_press+0x328>)
 800097e:	789b      	ldrb	r3, [r3, #2]
 8000980:	091b      	lsrs	r3, r3, #4
 8000982:	b2db      	uxtb	r3, r3
 8000984:	4313      	orrs	r3, r2
 8000986:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	var1 = ((int64_t)t_fine) - 128000;
 800098a:	4bad      	ldr	r3, [pc, #692]	; (8000c40 <baro_read_press+0x330>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	17da      	asrs	r2, r3, #31
 8000990:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000994:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8000998:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800099c:	460b      	mov	r3, r1
 800099e:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80009a2:	653b      	str	r3, [r7, #80]	; 0x50
 80009a4:	4613      	mov	r3, r2
 80009a6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80009aa:	657b      	str	r3, [r7, #84]	; 0x54
 80009ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80009b0:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 80009b4:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009b8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009bc:	fb03 f102 	mul.w	r1, r3, r2
 80009c0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009c8:	fb02 f303 	mul.w	r3, r2, r3
 80009cc:	18ca      	adds	r2, r1, r3
 80009ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009d2:	fba3 4503 	umull	r4, r5, r3, r3
 80009d6:	1953      	adds	r3, r2, r5
 80009d8:	461d      	mov	r5, r3
 80009da:	4b9a      	ldr	r3, [pc, #616]	; (8000c44 <baro_read_press+0x334>)
 80009dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009e0:	b21b      	sxth	r3, r3
 80009e2:	17da      	asrs	r2, r3, #31
 80009e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80009e8:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80009ec:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80009f0:	4603      	mov	r3, r0
 80009f2:	fb03 f205 	mul.w	r2, r3, r5
 80009f6:	460b      	mov	r3, r1
 80009f8:	fb04 f303 	mul.w	r3, r4, r3
 80009fc:	4413      	add	r3, r2
 80009fe:	4602      	mov	r2, r0
 8000a00:	fba4 8902 	umull	r8, r9, r4, r2
 8000a04:	444b      	add	r3, r9
 8000a06:	4699      	mov	r9, r3
 8000a08:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
 8000a0c:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
	var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 8000a10:	4b8d      	ldr	r3, [pc, #564]	; (8000c48 <baro_read_press+0x338>)
 8000a12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a16:	b21b      	sxth	r3, r3
 8000a18:	17da      	asrs	r2, r3, #31
 8000a1a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000a1e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8000a22:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a26:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8000a2a:	462a      	mov	r2, r5
 8000a2c:	fb02 f203 	mul.w	r2, r2, r3
 8000a30:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000a34:	4621      	mov	r1, r4
 8000a36:	fb01 f303 	mul.w	r3, r1, r3
 8000a3a:	441a      	add	r2, r3
 8000a3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a40:	4621      	mov	r1, r4
 8000a42:	fba3 ab01 	umull	sl, fp, r3, r1
 8000a46:	eb02 030b 	add.w	r3, r2, fp
 8000a4a:	469b      	mov	fp, r3
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	f04f 0100 	mov.w	r1, #0
 8000a54:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8000a58:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8000a5c:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8000a60:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000a64:	1814      	adds	r4, r2, r0
 8000a66:	64bc      	str	r4, [r7, #72]	; 0x48
 8000a68:	414b      	adcs	r3, r1
 8000a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a6c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8000a70:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dig_P4) << 35);
 8000a74:	4b75      	ldr	r3, [pc, #468]	; (8000c4c <baro_read_press+0x33c>)
 8000a76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a7a:	b21b      	sxth	r3, r3
 8000a7c:	17da      	asrs	r2, r3, #31
 8000a7e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000a82:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	f04f 0100 	mov.w	r1, #0
 8000a8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000a92:	00d9      	lsls	r1, r3, #3
 8000a94:	2000      	movs	r0, #0
 8000a96:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000a9a:	1814      	adds	r4, r2, r0
 8000a9c:	643c      	str	r4, [r7, #64]	; 0x40
 8000a9e:	414b      	adcs	r3, r1
 8000aa0:	647b      	str	r3, [r7, #68]	; 0x44
 8000aa2:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8000aa6:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8000aaa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000aae:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ab2:	fb03 f102 	mul.w	r1, r3, r2
 8000ab6:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000aba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000abe:	fb02 f303 	mul.w	r3, r2, r3
 8000ac2:	18ca      	adds	r2, r1, r3
 8000ac4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ac8:	fba3 1303 	umull	r1, r3, r3, r3
 8000acc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000ad6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000ada:	18d3      	adds	r3, r2, r3
 8000adc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000ae0:	4b5b      	ldr	r3, [pc, #364]	; (8000c50 <baro_read_press+0x340>)
 8000ae2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	17da      	asrs	r2, r3, #31
 8000aea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000aee:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000af2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8000af6:	462b      	mov	r3, r5
 8000af8:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	; 0xb0
 8000afc:	4642      	mov	r2, r8
 8000afe:	fb02 f203 	mul.w	r2, r2, r3
 8000b02:	464b      	mov	r3, r9
 8000b04:	4621      	mov	r1, r4
 8000b06:	fb01 f303 	mul.w	r3, r1, r3
 8000b0a:	4413      	add	r3, r2
 8000b0c:	4622      	mov	r2, r4
 8000b0e:	4641      	mov	r1, r8
 8000b10:	fba2 1201 	umull	r1, r2, r2, r1
 8000b14:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8000b18:	460a      	mov	r2, r1
 8000b1a:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 8000b1e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8000b22:	4413      	add	r3, r2
 8000b24:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	f04f 0100 	mov.w	r1, #0
 8000b30:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8000b34:	4623      	mov	r3, r4
 8000b36:	0a18      	lsrs	r0, r3, #8
 8000b38:	462b      	mov	r3, r5
 8000b3a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000b3e:	462b      	mov	r3, r5
 8000b40:	1219      	asrs	r1, r3, #8
		   ((var1 * (int64_t)dig_P2) << 12);
 8000b42:	4b44      	ldr	r3, [pc, #272]	; (8000c54 <baro_read_press+0x344>)
 8000b44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b48:	b21b      	sxth	r3, r3
 8000b4a:	17da      	asrs	r2, r3, #31
 8000b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000b50:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8000b54:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b58:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8000b5c:	464a      	mov	r2, r9
 8000b5e:	fb02 f203 	mul.w	r2, r2, r3
 8000b62:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000b66:	4644      	mov	r4, r8
 8000b68:	fb04 f303 	mul.w	r3, r4, r3
 8000b6c:	441a      	add	r2, r3
 8000b6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b72:	4644      	mov	r4, r8
 8000b74:	fba3 4304 	umull	r4, r3, r3, r4
 8000b78:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000b7c:	4623      	mov	r3, r4
 8000b7e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000b82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000b86:	18d3      	adds	r3, r2, r3
 8000b88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000b8c:	f04f 0200 	mov.w	r2, #0
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8000b98:	464c      	mov	r4, r9
 8000b9a:	0323      	lsls	r3, r4, #12
 8000b9c:	4644      	mov	r4, r8
 8000b9e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000ba2:	4644      	mov	r4, r8
 8000ba4:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8000ba6:	1884      	adds	r4, r0, r2
 8000ba8:	63bc      	str	r4, [r7, #56]	; 0x38
 8000baa:	eb41 0303 	adc.w	r3, r1, r3
 8000bae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000bb0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8000bb4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dig_P1) >> 33;
 8000bb8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000bbc:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8000bc0:	f8c7 10a4 	str.w	r1, [r7, #164]	; 0xa4
 8000bc4:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8000bc8:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <baro_read_press+0x348>)
 8000bca:	881b      	ldrh	r3, [r3, #0]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000bd4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000bd8:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 8000bdc:	462b      	mov	r3, r5
 8000bde:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8000be2:	4642      	mov	r2, r8
 8000be4:	fb02 f203 	mul.w	r2, r2, r3
 8000be8:	464b      	mov	r3, r9
 8000bea:	4621      	mov	r1, r4
 8000bec:	fb01 f303 	mul.w	r3, r1, r3
 8000bf0:	4413      	add	r3, r2
 8000bf2:	4622      	mov	r2, r4
 8000bf4:	4641      	mov	r1, r8
 8000bf6:	fba2 1201 	umull	r1, r2, r2, r1
 8000bfa:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8000bfe:	460a      	mov	r2, r1
 8000c00:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8000c04:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8000c08:	4413      	add	r3, r2
 8000c0a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8000c0e:	f04f 0200 	mov.w	r2, #0
 8000c12:	f04f 0300 	mov.w	r3, #0
 8000c16:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8000c1a:	4629      	mov	r1, r5
 8000c1c:	104a      	asrs	r2, r1, #1
 8000c1e:	4629      	mov	r1, r5
 8000c20:	17cb      	asrs	r3, r1, #31
 8000c22:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	if (var1 == 0) {
 8000c26:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	d116      	bne.n	8000c5c <baro_read_press+0x34c>
		return 0; // avoid exception caused by division by zero
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e173      	b.n	8000f1a <baro_read_press+0x60a>
 8000c32:	bf00      	nop
 8000c34:	200000ac 	.word	0x200000ac
 8000c38:	200000b0 	.word	0x200000b0
 8000c3c:	200000cc 	.word	0x200000cc
 8000c40:	200000a8 	.word	0x200000a8
 8000c44:	200000a0 	.word	0x200000a0
 8000c48:	2000009e 	.word	0x2000009e
 8000c4c:	2000009c 	.word	0x2000009c
 8000c50:	2000009a 	.word	0x2000009a
 8000c54:	20000098 	.word	0x20000098
 8000c58:	20000092 	.word	0x20000092
	}
	p = 1048576 - adc_P;
 8000c5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000c60:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000c64:	17da      	asrs	r2, r3, #31
 8000c66:	633b      	str	r3, [r7, #48]	; 0x30
 8000c68:	637a      	str	r2, [r7, #52]	; 0x34
 8000c6a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8000c6e:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p << 31) - var2) * 3125) / var1;
 8000c72:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c76:	105b      	asrs	r3, r3, #1
 8000c78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000c7c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c80:	07db      	lsls	r3, r3, #31
 8000c82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000c86:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000c8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8000c8e:	4621      	mov	r1, r4
 8000c90:	1a89      	subs	r1, r1, r2
 8000c92:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8000c96:	4629      	mov	r1, r5
 8000c98:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000ca0:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 8000ca4:	4622      	mov	r2, r4
 8000ca6:	462b      	mov	r3, r5
 8000ca8:	1891      	adds	r1, r2, r2
 8000caa:	62b9      	str	r1, [r7, #40]	; 0x28
 8000cac:	415b      	adcs	r3, r3
 8000cae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000cb4:	4621      	mov	r1, r4
 8000cb6:	1851      	adds	r1, r2, r1
 8000cb8:	6239      	str	r1, [r7, #32]
 8000cba:	4629      	mov	r1, r5
 8000cbc:	414b      	adcs	r3, r1
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8000cc0:	f04f 0200 	mov.w	r2, #0
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000ccc:	4649      	mov	r1, r9
 8000cce:	018b      	lsls	r3, r1, #6
 8000cd0:	4641      	mov	r1, r8
 8000cd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000cd6:	4641      	mov	r1, r8
 8000cd8:	018a      	lsls	r2, r1, #6
 8000cda:	4641      	mov	r1, r8
 8000cdc:	1889      	adds	r1, r1, r2
 8000cde:	61b9      	str	r1, [r7, #24]
 8000ce0:	4649      	mov	r1, r9
 8000ce2:	eb43 0101 	adc.w	r1, r3, r1
 8000ce6:	61f9      	str	r1, [r7, #28]
 8000ce8:	f04f 0200 	mov.w	r2, #0
 8000cec:	f04f 0300 	mov.w	r3, #0
 8000cf0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000cf4:	4649      	mov	r1, r9
 8000cf6:	008b      	lsls	r3, r1, #2
 8000cf8:	4641      	mov	r1, r8
 8000cfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000cfe:	4641      	mov	r1, r8
 8000d00:	008a      	lsls	r2, r1, #2
 8000d02:	4610      	mov	r0, r2
 8000d04:	4619      	mov	r1, r3
 8000d06:	4603      	mov	r3, r0
 8000d08:	4622      	mov	r2, r4
 8000d0a:	189b      	adds	r3, r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	462a      	mov	r2, r5
 8000d12:	eb42 0303 	adc.w	r3, r2, r3
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	f04f 0200 	mov.w	r2, #0
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000d24:	4649      	mov	r1, r9
 8000d26:	008b      	lsls	r3, r1, #2
 8000d28:	4641      	mov	r1, r8
 8000d2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000d2e:	4641      	mov	r1, r8
 8000d30:	008a      	lsls	r2, r1, #2
 8000d32:	4610      	mov	r0, r2
 8000d34:	4619      	mov	r1, r3
 8000d36:	4603      	mov	r3, r0
 8000d38:	4622      	mov	r2, r4
 8000d3a:	189b      	adds	r3, r3, r2
 8000d3c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000d40:	462b      	mov	r3, r5
 8000d42:	460a      	mov	r2, r1
 8000d44:	eb42 0303 	adc.w	r3, r2, r3
 8000d48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000d4c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000d50:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8000d54:	f7ff fa94 	bl	8000280 <__aeabi_ldivmod>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000d60:	4b71      	ldr	r3, [pc, #452]	; (8000f28 <baro_read_press+0x618>)
 8000d62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	17da      	asrs	r2, r3, #31
 8000d6a:	67bb      	str	r3, [r7, #120]	; 0x78
 8000d6c:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000d6e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	f04f 0100 	mov.w	r1, #0
 8000d7a:	0b50      	lsrs	r0, r2, #13
 8000d7c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000d80:	1359      	asrs	r1, r3, #13
 8000d82:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8000d86:	462b      	mov	r3, r5
 8000d88:	fb00 f203 	mul.w	r2, r0, r3
 8000d8c:	4623      	mov	r3, r4
 8000d8e:	fb03 f301 	mul.w	r3, r3, r1
 8000d92:	4413      	add	r3, r2
 8000d94:	4622      	mov	r2, r4
 8000d96:	fba2 1200 	umull	r1, r2, r2, r0
 8000d9a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8000d9e:	460a      	mov	r2, r1
 8000da0:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 8000da4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8000da8:	4413      	add	r3, r2
 8000daa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000dae:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 0100 	mov.w	r1, #0
 8000dba:	0b50      	lsrs	r0, r2, #13
 8000dbc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000dc0:	1359      	asrs	r1, r3, #13
 8000dc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8000dc6:	462b      	mov	r3, r5
 8000dc8:	fb00 f203 	mul.w	r2, r0, r3
 8000dcc:	4623      	mov	r3, r4
 8000dce:	fb03 f301 	mul.w	r3, r3, r1
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4622      	mov	r2, r4
 8000dd6:	fba2 1200 	umull	r1, r2, r2, r0
 8000dda:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8000dde:	460a      	mov	r2, r1
 8000de0:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8000de4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000de8:	4413      	add	r3, r2
 8000dea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000dee:	f04f 0200 	mov.w	r2, #0
 8000df2:	f04f 0300 	mov.w	r3, #0
 8000df6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8000dfa:	4621      	mov	r1, r4
 8000dfc:	0e4a      	lsrs	r2, r1, #25
 8000dfe:	4629      	mov	r1, r5
 8000e00:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000e04:	4629      	mov	r1, r5
 8000e06:	164b      	asrs	r3, r1, #25
 8000e08:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8000e0c:	4b47      	ldr	r3, [pc, #284]	; (8000f2c <baro_read_press+0x61c>)
 8000e0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e12:	b21b      	sxth	r3, r3
 8000e14:	17da      	asrs	r2, r3, #31
 8000e16:	673b      	str	r3, [r7, #112]	; 0x70
 8000e18:	677a      	str	r2, [r7, #116]	; 0x74
 8000e1a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e1e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8000e22:	462a      	mov	r2, r5
 8000e24:	fb02 f203 	mul.w	r2, r2, r3
 8000e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e2c:	4621      	mov	r1, r4
 8000e2e:	fb01 f303 	mul.w	r3, r1, r3
 8000e32:	441a      	add	r2, r3
 8000e34:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e38:	4621      	mov	r1, r4
 8000e3a:	fba3 1301 	umull	r1, r3, r3, r1
 8000e3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e42:	460b      	mov	r3, r1
 8000e44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000e48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000e4c:	18d3      	adds	r3, r2, r3
 8000e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8000e5e:	4621      	mov	r1, r4
 8000e60:	0cca      	lsrs	r2, r1, #19
 8000e62:	4629      	mov	r1, r5
 8000e64:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000e68:	4629      	mov	r1, r5
 8000e6a:	14cb      	asrs	r3, r1, #19
 8000e6c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118

	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 8000e70:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8000e74:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000e78:	1884      	adds	r4, r0, r2
 8000e7a:	66bc      	str	r4, [r7, #104]	; 0x68
 8000e7c:	eb41 0303 	adc.w	r3, r1, r3
 8000e80:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000e82:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000e86:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8000e8a:	4621      	mov	r1, r4
 8000e8c:	1889      	adds	r1, r1, r2
 8000e8e:	6639      	str	r1, [r7, #96]	; 0x60
 8000e90:	4629      	mov	r1, r5
 8000e92:	eb43 0101 	adc.w	r1, r3, r1
 8000e96:	6679      	str	r1, [r7, #100]	; 0x64
 8000e98:	f04f 0000 	mov.w	r0, #0
 8000e9c:	f04f 0100 	mov.w	r1, #0
 8000ea0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8000ea4:	4623      	mov	r3, r4
 8000ea6:	0a18      	lsrs	r0, r3, #8
 8000ea8:	462b      	mov	r3, r5
 8000eaa:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000eae:	462b      	mov	r3, r5
 8000eb0:	1219      	asrs	r1, r3, #8
 8000eb2:	4b1f      	ldr	r3, [pc, #124]	; (8000f30 <baro_read_press+0x620>)
 8000eb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eb8:	b21b      	sxth	r3, r3
 8000eba:	17da      	asrs	r2, r3, #31
 8000ebc:	65bb      	str	r3, [r7, #88]	; 0x58
 8000ebe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8000ec0:	f04f 0200 	mov.w	r2, #0
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
 8000ecc:	464c      	mov	r4, r9
 8000ece:	0123      	lsls	r3, r4, #4
 8000ed0:	4644      	mov	r4, r8
 8000ed2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000ed6:	4644      	mov	r4, r8
 8000ed8:	0122      	lsls	r2, r4, #4
 8000eda:	1884      	adds	r4, r0, r2
 8000edc:	60bc      	str	r4, [r7, #8]
 8000ede:	eb41 0303 	adc.w	r3, r1, r3
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000ee8:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return p / 256;
 8000eec:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	da07      	bge.n	8000f04 <baro_read_press+0x5f4>
 8000ef4:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 8000ef8:	6039      	str	r1, [r7, #0]
 8000efa:	f143 0300 	adc.w	r3, r3, #0
 8000efe:	607b      	str	r3, [r7, #4]
 8000f00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f04:	f04f 0000 	mov.w	r0, #0
 8000f08:	f04f 0100 	mov.w	r1, #0
 8000f0c:	0a10      	lsrs	r0, r2, #8
 8000f0e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000f12:	1219      	asrs	r1, r3, #8
 8000f14:	4602      	mov	r2, r0
 8000f16:	460b      	mov	r3, r1
 8000f18:	4613      	mov	r3, r2

}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000f20:	46bd      	mov	sp, r7
 8000f22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000f26:	bf00      	nop
 8000f28:	200000a6 	.word	0x200000a6
 8000f2c:	200000a4 	.word	0x200000a4
 8000f30:	200000a2 	.word	0x200000a2

08000f34 <create_new_elem>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char text[100];

struct list* create_new_elem()
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
	struct list* new_elem = (struct list*)malloc(sizeof(struct list));
 8000f3a:	2010      	movs	r0, #16
 8000f3c:	f007 f9fa 	bl	8008334 <malloc>
 8000f40:	4603      	mov	r3, r0
 8000f42:	607b      	str	r3, [r7, #4]
	if(begin == NULL)
 8000f44:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <create_new_elem+0x5c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d10d      	bne.n	8000f68 <create_new_elem+0x34>
	{
		begin = new_elem;
 8000f4c:	4a10      	ldr	r2, [pc, #64]	; (8000f90 <create_new_elem+0x5c>)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6013      	str	r3, [r2, #0]
		end = new_elem;
 8000f52:	4a10      	ldr	r2, [pc, #64]	; (8000f94 <create_new_elem+0x60>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6013      	str	r3, [r2, #0]
		new_elem->prev = NULL;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
		new_elem->next = NULL;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2200      	movs	r2, #0
 8000f62:	605a      	str	r2, [r3, #4]
		return new_elem;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	e00f      	b.n	8000f88 <create_new_elem+0x54>
	}
	begin->next = new_elem;
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <create_new_elem+0x5c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	605a      	str	r2, [r3, #4]
	new_elem->prev = begin;
 8000f70:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <create_new_elem+0x5c>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	601a      	str	r2, [r3, #0]
	new_elem->next = NULL;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]
	begin = new_elem;
 8000f7e:	4a04      	ldr	r2, [pc, #16]	; (8000f90 <create_new_elem+0x5c>)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6013      	str	r3, [r2, #0]
	return begin;
 8000f84:	4b02      	ldr	r3, [pc, #8]	; (8000f90 <create_new_elem+0x5c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000214 	.word	0x20000214
 8000f94:	20000218 	.word	0x20000218

08000f98 <delete_elem>:

struct list* delete_elem()
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
	if(begin == end)
 8000f9e:	4b14      	ldr	r3, [pc, #80]	; (8000ff0 <delete_elem+0x58>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <delete_elem+0x5c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d10c      	bne.n	8000fc4 <delete_elem+0x2c>
	{
		free(end);
 8000faa:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <delete_elem+0x5c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f007 f9c8 	bl	8008344 <free>
		begin = NULL;
 8000fb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <delete_elem+0x58>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
		end = NULL;
 8000fba:	4b0e      	ldr	r3, [pc, #56]	; (8000ff4 <delete_elem+0x5c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
		return NULL;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	e010      	b.n	8000fe6 <delete_elem+0x4e>
	}
	struct list* new_end = end->next;
 8000fc4:	4b0b      	ldr	r3, [pc, #44]	; (8000ff4 <delete_elem+0x5c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	607b      	str	r3, [r7, #4]
	new_end->prev = NULL;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
	free(end);
 8000fd2:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <delete_elem+0x5c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f007 f9b4 	bl	8008344 <free>
	end = new_end;
 8000fdc:	4a05      	ldr	r2, [pc, #20]	; (8000ff4 <delete_elem+0x5c>)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6013      	str	r3, [r2, #0]
	return end;
 8000fe2:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <delete_elem+0x5c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000214 	.word	0x20000214
 8000ff4:	20000218 	.word	0x20000218

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffc:	f000 fcd0 	bl	80019a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001000:	f000 f842 	bl	8001088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001004:	f000 f986 	bl	8001314 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001008:	f000 f90c 	bl	8001224 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800100c:	f000 f958 	bl	80012c0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001010:	f000 f8a4 	bl	800115c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001014:	f000 f8d0 	bl	80011b8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001018:	f003 fc76 	bl	8004908 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of mutex */
  mutexHandle = osMutexNew(&mutex_attributes);
 800101c:	4810      	ldr	r0, [pc, #64]	; (8001060 <main+0x68>)
 800101e:	f003 fd6a 	bl	8004af6 <osMutexNew>
 8001022:	4603      	mov	r3, r0
 8001024:	4a0f      	ldr	r2, [pc, #60]	; (8001064 <main+0x6c>)
 8001026:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of MEANING_SEM */
  MEANING_SEMHandle = osSemaphoreNew(5, 5, &MEANING_SEM_attributes);
 8001028:	4a0f      	ldr	r2, [pc, #60]	; (8001068 <main+0x70>)
 800102a:	2105      	movs	r1, #5
 800102c:	2005      	movs	r0, #5
 800102e:	f003 fe70 	bl	8004d12 <osSemaphoreNew>
 8001032:	4603      	mov	r3, r0
 8001034:	4a0d      	ldr	r2, [pc, #52]	; (800106c <main+0x74>)
 8001036:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_take_raw_s */
  task_take_raw_sHandle = osThreadNew(start_task_take_raw_s, NULL, &task_take_raw_s_attributes);
 8001038:	4a0d      	ldr	r2, [pc, #52]	; (8001070 <main+0x78>)
 800103a:	2100      	movs	r1, #0
 800103c:	480d      	ldr	r0, [pc, #52]	; (8001074 <main+0x7c>)
 800103e:	f003 fcad 	bl	800499c <osThreadNew>
 8001042:	4603      	mov	r3, r0
 8001044:	4a0c      	ldr	r2, [pc, #48]	; (8001078 <main+0x80>)
 8001046:	6013      	str	r3, [r2, #0]

  /* creation of task_showing */
  task_showingHandle = osThreadNew(start_task_showing, NULL, &task_showing_attributes);
 8001048:	4a0c      	ldr	r2, [pc, #48]	; (800107c <main+0x84>)
 800104a:	2100      	movs	r1, #0
 800104c:	480c      	ldr	r0, [pc, #48]	; (8001080 <main+0x88>)
 800104e:	f003 fca5 	bl	800499c <osThreadNew>
 8001052:	4603      	mov	r3, r0
 8001054:	4a0b      	ldr	r2, [pc, #44]	; (8001084 <main+0x8c>)
 8001056:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001058:	f003 fc7a 	bl	8004950 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800105c:	e7fe      	b.n	800105c <main+0x64>
 800105e:	bf00      	nop
 8001060:	08008e38 	.word	0x08008e38
 8001064:	2000020c 	.word	0x2000020c
 8001068:	08008e48 	.word	0x08008e48
 800106c:	20000210 	.word	0x20000210
 8001070:	08008df0 	.word	0x08008df0
 8001074:	08001455 	.word	0x08001455
 8001078:	20000204 	.word	0x20000204
 800107c:	08008e14 	.word	0x08008e14
 8001080:	08001509 	.word	0x08001509
 8001084:	20000208 	.word	0x20000208

08001088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b094      	sub	sp, #80	; 0x50
 800108c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108e:	f107 0320 	add.w	r3, r7, #32
 8001092:	2230      	movs	r2, #48	; 0x30
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f007 f96a 	bl	8008370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ac:	2300      	movs	r3, #0
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <SystemClock_Config+0xcc>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	4a27      	ldr	r2, [pc, #156]	; (8001154 <SystemClock_Config+0xcc>)
 80010b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ba:	6413      	str	r3, [r2, #64]	; 0x40
 80010bc:	4b25      	ldr	r3, [pc, #148]	; (8001154 <SystemClock_Config+0xcc>)
 80010be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	4b22      	ldr	r3, [pc, #136]	; (8001158 <SystemClock_Config+0xd0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80010d4:	4a20      	ldr	r2, [pc, #128]	; (8001158 <SystemClock_Config+0xd0>)
 80010d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010da:	6013      	str	r3, [r2, #0]
 80010dc:	4b1e      	ldr	r3, [pc, #120]	; (8001158 <SystemClock_Config+0xd0>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010e8:	2302      	movs	r3, #2
 80010ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ec:	2301      	movs	r3, #1
 80010ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010f0:	2310      	movs	r3, #16
 80010f2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f4:	2302      	movs	r3, #2
 80010f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f8:	2300      	movs	r3, #0
 80010fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010fc:	2308      	movs	r3, #8
 80010fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001100:	2354      	movs	r3, #84	; 0x54
 8001102:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001104:	2302      	movs	r3, #2
 8001106:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001108:	2304      	movs	r3, #4
 800110a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110c:	f107 0320 	add.w	r3, r7, #32
 8001110:	4618      	mov	r0, r3
 8001112:	f001 ff3f 	bl	8002f94 <HAL_RCC_OscConfig>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800111c:	f000 fa68 	bl	80015f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001120:	230f      	movs	r3, #15
 8001122:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001124:	2302      	movs	r3, #2
 8001126:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800112c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001130:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001136:	f107 030c 	add.w	r3, r7, #12
 800113a:	2102      	movs	r1, #2
 800113c:	4618      	mov	r0, r3
 800113e:	f002 f9a1 	bl	8003484 <HAL_RCC_ClockConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001148:	f000 fa52 	bl	80015f0 <Error_Handler>
  }
}
 800114c:	bf00      	nop
 800114e:	3750      	adds	r7, #80	; 0x50
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40023800 	.word	0x40023800
 8001158:	40007000 	.word	0x40007000

0800115c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001160:	4b12      	ldr	r3, [pc, #72]	; (80011ac <MX_I2C1_Init+0x50>)
 8001162:	4a13      	ldr	r2, [pc, #76]	; (80011b0 <MX_I2C1_Init+0x54>)
 8001164:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001166:	4b11      	ldr	r3, [pc, #68]	; (80011ac <MX_I2C1_Init+0x50>)
 8001168:	4a12      	ldr	r2, [pc, #72]	; (80011b4 <MX_I2C1_Init+0x58>)
 800116a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800116c:	4b0f      	ldr	r3, [pc, #60]	; (80011ac <MX_I2C1_Init+0x50>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001172:	4b0e      	ldr	r3, [pc, #56]	; (80011ac <MX_I2C1_Init+0x50>)
 8001174:	2200      	movs	r2, #0
 8001176:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001178:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <MX_I2C1_Init+0x50>)
 800117a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800117e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001180:	4b0a      	ldr	r3, [pc, #40]	; (80011ac <MX_I2C1_Init+0x50>)
 8001182:	2200      	movs	r2, #0
 8001184:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001186:	4b09      	ldr	r3, [pc, #36]	; (80011ac <MX_I2C1_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800118c:	4b07      	ldr	r3, [pc, #28]	; (80011ac <MX_I2C1_Init+0x50>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001192:	4b06      	ldr	r3, [pc, #24]	; (80011ac <MX_I2C1_Init+0x50>)
 8001194:	2200      	movs	r2, #0
 8001196:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001198:	4804      	ldr	r0, [pc, #16]	; (80011ac <MX_I2C1_Init+0x50>)
 800119a:	f000 ff3b 	bl	8002014 <HAL_I2C_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011a4:	f000 fa24 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	200000cc 	.word	0x200000cc
 80011b0:	40005400 	.word	0x40005400
 80011b4:	000186a0 	.word	0x000186a0

080011b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011bc:	4b17      	ldr	r3, [pc, #92]	; (800121c <MX_SPI1_Init+0x64>)
 80011be:	4a18      	ldr	r2, [pc, #96]	; (8001220 <MX_SPI1_Init+0x68>)
 80011c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <MX_SPI1_Init+0x64>)
 80011c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ca:	4b14      	ldr	r3, [pc, #80]	; (800121c <MX_SPI1_Init+0x64>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_SPI1_Init+0x64>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011d6:	4b11      	ldr	r3, [pc, #68]	; (800121c <MX_SPI1_Init+0x64>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_SPI1_Init+0x64>)
 80011de:	2200      	movs	r2, #0
 80011e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <MX_SPI1_Init+0x64>)
 80011e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_SPI1_Init+0x64>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <MX_SPI1_Init+0x64>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_SPI1_Init+0x64>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <MX_SPI1_Init+0x64>)
 80011fe:	2200      	movs	r2, #0
 8001200:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_SPI1_Init+0x64>)
 8001204:	220a      	movs	r2, #10
 8001206:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	; (800121c <MX_SPI1_Init+0x64>)
 800120a:	f002 fb1b 	bl	8003844 <HAL_SPI_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001214:	f000 f9ec 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000120 	.word	0x20000120
 8001220:	40013000 	.word	0x40013000

08001224 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001238:	463b      	mov	r3, r7
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001240:	4b1d      	ldr	r3, [pc, #116]	; (80012b8 <MX_TIM3_Init+0x94>)
 8001242:	4a1e      	ldr	r2, [pc, #120]	; (80012bc <MX_TIM3_Init+0x98>)
 8001244:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8001246:	4b1c      	ldr	r3, [pc, #112]	; (80012b8 <MX_TIM3_Init+0x94>)
 8001248:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800124c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124e:	4b1a      	ldr	r3, [pc, #104]	; (80012b8 <MX_TIM3_Init+0x94>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001254:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <MX_TIM3_Init+0x94>)
 8001256:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800125a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125c:	4b16      	ldr	r3, [pc, #88]	; (80012b8 <MX_TIM3_Init+0x94>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001262:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <MX_TIM3_Init+0x94>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001268:	4813      	ldr	r0, [pc, #76]	; (80012b8 <MX_TIM3_Init+0x94>)
 800126a:	f002 fb74 	bl	8003956 <HAL_TIM_Base_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001274:	f000 f9bc 	bl	80015f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001278:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800127e:	f107 0308 	add.w	r3, r7, #8
 8001282:	4619      	mov	r1, r3
 8001284:	480c      	ldr	r0, [pc, #48]	; (80012b8 <MX_TIM3_Init+0x94>)
 8001286:	f002 fcbd 	bl	8003c04 <HAL_TIM_ConfigClockSource>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001290:	f000 f9ae 	bl	80015f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001294:	2300      	movs	r3, #0
 8001296:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001298:	2300      	movs	r3, #0
 800129a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800129c:	463b      	mov	r3, r7
 800129e:	4619      	mov	r1, r3
 80012a0:	4805      	ldr	r0, [pc, #20]	; (80012b8 <MX_TIM3_Init+0x94>)
 80012a2:	f002 feb9 	bl	8004018 <HAL_TIMEx_MasterConfigSynchronization>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80012ac:	f000 f9a0 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	3718      	adds	r7, #24
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000178 	.word	0x20000178
 80012bc:	40000400 	.word	0x40000400

080012c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012c4:	4b11      	ldr	r3, [pc, #68]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012c6:	4a12      	ldr	r2, [pc, #72]	; (8001310 <MX_USART1_UART_Init+0x50>)
 80012c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012ca:	4b10      	ldr	r3, [pc, #64]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012e4:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012e6:	220c      	movs	r2, #12
 80012e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ea:	4b08      	ldr	r3, [pc, #32]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f0:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <MX_USART1_UART_Init+0x4c>)
 80012f8:	f002 ff10 	bl	800411c <HAL_UART_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001302:	f000 f975 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	200001c0 	.word	0x200001c0
 8001310:	40011000 	.word	0x40011000

08001314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	; 0x28
 8001318:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
 800132e:	4b3b      	ldr	r3, [pc, #236]	; (800141c <MX_GPIO_Init+0x108>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a3a      	ldr	r2, [pc, #232]	; (800141c <MX_GPIO_Init+0x108>)
 8001334:	f043 0304 	orr.w	r3, r3, #4
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b38      	ldr	r3, [pc, #224]	; (800141c <MX_GPIO_Init+0x108>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f003 0304 	and.w	r3, r3, #4
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	4b34      	ldr	r3, [pc, #208]	; (800141c <MX_GPIO_Init+0x108>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a33      	ldr	r2, [pc, #204]	; (800141c <MX_GPIO_Init+0x108>)
 8001350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b31      	ldr	r3, [pc, #196]	; (800141c <MX_GPIO_Init+0x108>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	4b2d      	ldr	r3, [pc, #180]	; (800141c <MX_GPIO_Init+0x108>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	4a2c      	ldr	r2, [pc, #176]	; (800141c <MX_GPIO_Init+0x108>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6313      	str	r3, [r2, #48]	; 0x30
 8001372:	4b2a      	ldr	r3, [pc, #168]	; (800141c <MX_GPIO_Init+0x108>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	4b26      	ldr	r3, [pc, #152]	; (800141c <MX_GPIO_Init+0x108>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	4a25      	ldr	r2, [pc, #148]	; (800141c <MX_GPIO_Init+0x108>)
 8001388:	f043 0302 	orr.w	r3, r3, #2
 800138c:	6313      	str	r3, [r2, #48]	; 0x30
 800138e:	4b23      	ldr	r3, [pc, #140]	; (800141c <MX_GPIO_Init+0x108>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800139a:	2201      	movs	r2, #1
 800139c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013a0:	481f      	ldr	r0, [pc, #124]	; (8001420 <MX_GPIO_Init+0x10c>)
 80013a2:	f000 fe05 	bl	8001fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_A0_Pin|LCD_RESET_Pin|LCD_CS_Pin, GPIO_PIN_SET);
 80013a6:	2201      	movs	r2, #1
 80013a8:	211a      	movs	r1, #26
 80013aa:	481e      	ldr	r0, [pc, #120]	; (8001424 <MX_GPIO_Init+0x110>)
 80013ac:	f000 fe00 	bl	8001fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80013b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013be:	2300      	movs	r3, #0
 80013c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4619      	mov	r1, r3
 80013c8:	4815      	ldr	r0, [pc, #84]	; (8001420 <MX_GPIO_Init+0x10c>)
 80013ca:	f000 fc6d 	bl	8001ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RESET_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RESET_Pin|LCD_CS_Pin;
 80013ce:	231a      	movs	r3, #26
 80013d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d2:	2301      	movs	r3, #1
 80013d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d6:	2300      	movs	r3, #0
 80013d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013da:	2300      	movs	r3, #0
 80013dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	4619      	mov	r1, r3
 80013e4:	480f      	ldr	r0, [pc, #60]	; (8001424 <MX_GPIO_Init+0x110>)
 80013e6:	f000 fc5f 	bl	8001ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80013ea:	2340      	movs	r3, #64	; 0x40
 80013ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013ee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	4619      	mov	r1, r3
 80013fe:	4809      	ldr	r0, [pc, #36]	; (8001424 <MX_GPIO_Init+0x110>)
 8001400:	f000 fc52 	bl	8001ca8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001404:	2200      	movs	r2, #0
 8001406:	2105      	movs	r1, #5
 8001408:	2017      	movs	r0, #23
 800140a:	f000 fc16 	bl	8001c3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800140e:	2017      	movs	r0, #23
 8001410:	f000 fc2f 	bl	8001c72 <HAL_NVIC_EnableIRQ>

}
 8001414:	bf00      	nop
 8001416:	3728      	adds	r7, #40	; 0x28
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40023800 	.word	0x40023800
 8001420:	40020800 	.word	0x40020800
 8001424:	40020000 	.word	0x40020000

08001428 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	80fb      	strh	r3, [r7, #6]
  //osSemaphoreRelease(semButtonPressedHandle);
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <start_task_take_raw_s>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_start_task_take_raw_s */
void start_task_take_raw_s(void *argument)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	if(baro_init() != BARO_OK)
 800145c:	f7ff f8e2 	bl	8000624 <baro_init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d011      	beq.n	800148a <start_task_take_raw_s+0x36>
	{
		snprintf(text,countof(text),"Error initialization barometr\n");
 8001466:	4a23      	ldr	r2, [pc, #140]	; (80014f4 <start_task_take_raw_s+0xa0>)
 8001468:	2164      	movs	r1, #100	; 0x64
 800146a:	4823      	ldr	r0, [pc, #140]	; (80014f8 <start_task_take_raw_s+0xa4>)
 800146c:	f007 f8e2 	bl	8008634 <sniprintf>
		HAL_UART_Transmit(&huart1,(uint8_t*)text, strnlen(text,countof(text)),1000);
 8001470:	2164      	movs	r1, #100	; 0x64
 8001472:	4821      	ldr	r0, [pc, #132]	; (80014f8 <start_task_take_raw_s+0xa4>)
 8001474:	f007 f912 	bl	800869c <strnlen>
 8001478:	4603      	mov	r3, r0
 800147a:	b29a      	uxth	r2, r3
 800147c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001480:	491d      	ldr	r1, [pc, #116]	; (80014f8 <start_task_take_raw_s+0xa4>)
 8001482:	481e      	ldr	r0, [pc, #120]	; (80014fc <start_task_take_raw_s+0xa8>)
 8001484:	f002 fe97 	bl	80041b6 <HAL_UART_Transmit>
		while(1){}
 8001488:	e7fe      	b.n	8001488 <start_task_take_raw_s+0x34>
	}
   /* Infinite loop */
   for(;;)
   {
	   osMutexAcquire(mutexHandle,osWaitForever);
 800148a:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <start_task_take_raw_s+0xac>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f04f 31ff 	mov.w	r1, #4294967295
 8001492:	4618      	mov	r0, r3
 8001494:	f003 fbb5 	bl	8004c02 <osMutexAcquire>
	   uint32_t size = osSemaphoreGetCount(MEANING_SEMHandle);
 8001498:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <start_task_take_raw_s+0xb0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f003 fd57 	bl	8004f50 <osSemaphoreGetCount>
 80014a2:	60f8      	str	r0, [r7, #12]
	   if(size == 0)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d108      	bne.n	80014bc <start_task_take_raw_s+0x68>
	   {
		   osMutexRelease(mutexHandle);
 80014aa:	4b15      	ldr	r3, [pc, #84]	; (8001500 <start_task_take_raw_s+0xac>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f003 fbf2 	bl	8004c98 <osMutexRelease>
		   osDelay(pdMS_TO_TICKS(150));
 80014b4:	204b      	movs	r0, #75	; 0x4b
 80014b6:	f003 fb03 	bl	8004ac0 <osDelay>
		   continue;
 80014ba:	e019      	b.n	80014f0 <start_task_take_raw_s+0x9c>
	   }
	   osSemaphoreAcquire(MEANING_SEMHandle,osWaitForever);
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <start_task_take_raw_s+0xb0>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f04f 31ff 	mov.w	r1, #4294967295
 80014c4:	4618      	mov	r0, r3
 80014c6:	f003 fcad 	bl	8004e24 <osSemaphoreAcquire>
	   struct list* lst = create_new_elem();
 80014ca:	f7ff fd33 	bl	8000f34 <create_new_elem>
 80014ce:	60b8      	str	r0, [r7, #8]
	   lst->temp = baro_read_temp();
 80014d0:	f7ff f9ae 	bl	8000830 <baro_read_temp>
 80014d4:	4602      	mov	r2, r0
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	609a      	str	r2, [r3, #8]
	   lst->pres = baro_read_press();
 80014da:	f7ff fa19 	bl	8000910 <baro_read_press>
 80014de:	4603      	mov	r3, r0
 80014e0:	461a      	mov	r2, r3
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	60da      	str	r2, [r3, #12]
	   osMutexRelease(mutexHandle);
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <start_task_take_raw_s+0xac>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f003 fbd4 	bl	8004c98 <osMutexRelease>
   {
 80014f0:	e7cb      	b.n	800148a <start_task_take_raw_s+0x36>
 80014f2:	bf00      	nop
 80014f4:	08008d9c 	.word	0x08008d9c
 80014f8:	2000021c 	.word	0x2000021c
 80014fc:	200001c0 	.word	0x200001c0
 8001500:	2000020c 	.word	0x2000020c
 8001504:	20000210 	.word	0x20000210

08001508 <start_task_showing>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_task_showing */
void start_task_showing(void *argument)
{
 8001508:	b5b0      	push	{r4, r5, r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af04      	add	r7, sp, #16
 800150e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_task_showing */
  /* Infinite loop */
  for(;;)
  {
	 osMutexAcquire(mutexHandle,osWaitForever);
 8001510:	4b30      	ldr	r3, [pc, #192]	; (80015d4 <start_task_showing+0xcc>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f04f 31ff 	mov.w	r1, #4294967295
 8001518:	4618      	mov	r0, r3
 800151a:	f003 fb72 	bl	8004c02 <osMutexAcquire>
	 if(osSemaphoreRelease(MEANING_SEMHandle) != osErrorResource)
 800151e:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <start_task_showing+0xd0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f003 fcd0 	bl	8004ec8 <osSemaphoreRelease>
 8001528:	4603      	mov	r3, r0
 800152a:	f113 0f03 	cmn.w	r3, #3
 800152e:	d048      	beq.n	80015c2 <start_task_showing+0xba>
	 	 {
		 	 snprintf(text,countof(text),"/*%ld.%02ld,%ld.%02ld*/\n",end->temp/100,end->temp%100,end->pres/100,end->pres%100);
 8001530:	4b2a      	ldr	r3, [pc, #168]	; (80015dc <start_task_showing+0xd4>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	4a2a      	ldr	r2, [pc, #168]	; (80015e0 <start_task_showing+0xd8>)
 8001538:	fb82 1203 	smull	r1, r2, r2, r3
 800153c:	1152      	asrs	r2, r2, #5
 800153e:	17db      	asrs	r3, r3, #31
 8001540:	1ad5      	subs	r5, r2, r3
 8001542:	4b26      	ldr	r3, [pc, #152]	; (80015dc <start_task_showing+0xd4>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	4b25      	ldr	r3, [pc, #148]	; (80015e0 <start_task_showing+0xd8>)
 800154a:	fb83 1302 	smull	r1, r3, r3, r2
 800154e:	1159      	asrs	r1, r3, #5
 8001550:	17d3      	asrs	r3, r2, #31
 8001552:	1acb      	subs	r3, r1, r3
 8001554:	2164      	movs	r1, #100	; 0x64
 8001556:	fb01 f303 	mul.w	r3, r1, r3
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	4a1f      	ldr	r2, [pc, #124]	; (80015dc <start_task_showing+0xd4>)
 800155e:	6812      	ldr	r2, [r2, #0]
 8001560:	68d2      	ldr	r2, [r2, #12]
 8001562:	491f      	ldr	r1, [pc, #124]	; (80015e0 <start_task_showing+0xd8>)
 8001564:	fb81 0102 	smull	r0, r1, r1, r2
 8001568:	1149      	asrs	r1, r1, #5
 800156a:	17d2      	asrs	r2, r2, #31
 800156c:	1a88      	subs	r0, r1, r2
 800156e:	4a1b      	ldr	r2, [pc, #108]	; (80015dc <start_task_showing+0xd4>)
 8001570:	6812      	ldr	r2, [r2, #0]
 8001572:	68d1      	ldr	r1, [r2, #12]
 8001574:	4a1a      	ldr	r2, [pc, #104]	; (80015e0 <start_task_showing+0xd8>)
 8001576:	fb82 4201 	smull	r4, r2, r2, r1
 800157a:	1154      	asrs	r4, r2, #5
 800157c:	17ca      	asrs	r2, r1, #31
 800157e:	1aa2      	subs	r2, r4, r2
 8001580:	2464      	movs	r4, #100	; 0x64
 8001582:	fb04 f202 	mul.w	r2, r4, r2
 8001586:	1a8a      	subs	r2, r1, r2
 8001588:	9202      	str	r2, [sp, #8]
 800158a:	9001      	str	r0, [sp, #4]
 800158c:	9300      	str	r3, [sp, #0]
 800158e:	462b      	mov	r3, r5
 8001590:	4a14      	ldr	r2, [pc, #80]	; (80015e4 <start_task_showing+0xdc>)
 8001592:	2164      	movs	r1, #100	; 0x64
 8001594:	4814      	ldr	r0, [pc, #80]	; (80015e8 <start_task_showing+0xe0>)
 8001596:	f007 f84d 	bl	8008634 <sniprintf>
		 	 HAL_UART_Transmit(&huart1, (uint8_t*)text, strnlen(text,countof(text)),1000);
 800159a:	2164      	movs	r1, #100	; 0x64
 800159c:	4812      	ldr	r0, [pc, #72]	; (80015e8 <start_task_showing+0xe0>)
 800159e:	f007 f87d 	bl	800869c <strnlen>
 80015a2:	4603      	mov	r3, r0
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015aa:	490f      	ldr	r1, [pc, #60]	; (80015e8 <start_task_showing+0xe0>)
 80015ac:	480f      	ldr	r0, [pc, #60]	; (80015ec <start_task_showing+0xe4>)
 80015ae:	f002 fe02 	bl	80041b6 <HAL_UART_Transmit>
		 	 delete_elem();
 80015b2:	f7ff fcf1 	bl	8000f98 <delete_elem>
		 	 osMutexRelease(mutexHandle);
 80015b6:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <start_task_showing+0xcc>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f003 fb6c 	bl	8004c98 <osMutexRelease>
 80015c0:	e7a6      	b.n	8001510 <start_task_showing+0x8>
	 	 }
		 else
		 {
			 osMutexRelease(mutexHandle);
 80015c2:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <start_task_showing+0xcc>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f003 fb66 	bl	8004c98 <osMutexRelease>
			 osDelay(pdMS_TO_TICKS(150));
 80015cc:	204b      	movs	r0, #75	; 0x4b
 80015ce:	f003 fa77 	bl	8004ac0 <osDelay>
	 osMutexAcquire(mutexHandle,osWaitForever);
 80015d2:	e79d      	b.n	8001510 <start_task_showing+0x8>
 80015d4:	2000020c 	.word	0x2000020c
 80015d8:	20000210 	.word	0x20000210
 80015dc:	20000218 	.word	0x20000218
 80015e0:	51eb851f 	.word	0x51eb851f
 80015e4:	08008dbc 	.word	0x08008dbc
 80015e8:	2000021c 	.word	0x2000021c
 80015ec:	200001c0 	.word	0x200001c0

080015f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015f4:	b672      	cpsid	i
}
 80015f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f8:	e7fe      	b.n	80015f8 <Error_Handler+0x8>
	...

080015fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	4b12      	ldr	r3, [pc, #72]	; (8001650 <HAL_MspInit+0x54>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160a:	4a11      	ldr	r2, [pc, #68]	; (8001650 <HAL_MspInit+0x54>)
 800160c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001610:	6453      	str	r3, [r2, #68]	; 0x44
 8001612:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <HAL_MspInit+0x54>)
 8001614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001616:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	603b      	str	r3, [r7, #0]
 8001622:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <HAL_MspInit+0x54>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001626:	4a0a      	ldr	r2, [pc, #40]	; (8001650 <HAL_MspInit+0x54>)
 8001628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800162c:	6413      	str	r3, [r2, #64]	; 0x40
 800162e:	4b08      	ldr	r3, [pc, #32]	; (8001650 <HAL_MspInit+0x54>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001636:	603b      	str	r3, [r7, #0]
 8001638:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	210f      	movs	r1, #15
 800163e:	f06f 0001 	mvn.w	r0, #1
 8001642:	f000 fafa 	bl	8001c3a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40023800 	.word	0x40023800

08001654 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	; 0x28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a19      	ldr	r2, [pc, #100]	; (80016d8 <HAL_I2C_MspInit+0x84>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d12c      	bne.n	80016d0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
 800167a:	4b18      	ldr	r3, [pc, #96]	; (80016dc <HAL_I2C_MspInit+0x88>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	4a17      	ldr	r2, [pc, #92]	; (80016dc <HAL_I2C_MspInit+0x88>)
 8001680:	f043 0302 	orr.w	r3, r3, #2
 8001684:	6313      	str	r3, [r2, #48]	; 0x30
 8001686:	4b15      	ldr	r3, [pc, #84]	; (80016dc <HAL_I2C_MspInit+0x88>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001692:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001698:	2312      	movs	r3, #18
 800169a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a0:	2303      	movs	r3, #3
 80016a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016a4:	2304      	movs	r3, #4
 80016a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a8:	f107 0314 	add.w	r3, r7, #20
 80016ac:	4619      	mov	r1, r3
 80016ae:	480c      	ldr	r0, [pc, #48]	; (80016e0 <HAL_I2C_MspInit+0x8c>)
 80016b0:	f000 fafa 	bl	8001ca8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	4b08      	ldr	r3, [pc, #32]	; (80016dc <HAL_I2C_MspInit+0x88>)
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	4a07      	ldr	r2, [pc, #28]	; (80016dc <HAL_I2C_MspInit+0x88>)
 80016be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016c2:	6413      	str	r3, [r2, #64]	; 0x40
 80016c4:	4b05      	ldr	r3, [pc, #20]	; (80016dc <HAL_I2C_MspInit+0x88>)
 80016c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016d0:	bf00      	nop
 80016d2:	3728      	adds	r7, #40	; 0x28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40005400 	.word	0x40005400
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40020400 	.word	0x40020400

080016e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08a      	sub	sp, #40	; 0x28
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a19      	ldr	r2, [pc, #100]	; (8001768 <HAL_SPI_MspInit+0x84>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d12b      	bne.n	800175e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	613b      	str	r3, [r7, #16]
 800170a:	4b18      	ldr	r3, [pc, #96]	; (800176c <HAL_SPI_MspInit+0x88>)
 800170c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170e:	4a17      	ldr	r2, [pc, #92]	; (800176c <HAL_SPI_MspInit+0x88>)
 8001710:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001714:	6453      	str	r3, [r2, #68]	; 0x44
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <HAL_SPI_MspInit+0x88>)
 8001718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800171e:	613b      	str	r3, [r7, #16]
 8001720:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	4b11      	ldr	r3, [pc, #68]	; (800176c <HAL_SPI_MspInit+0x88>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a10      	ldr	r2, [pc, #64]	; (800176c <HAL_SPI_MspInit+0x88>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b0e      	ldr	r3, [pc, #56]	; (800176c <HAL_SPI_MspInit+0x88>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_SDA_Pin;
 800173e:	23a0      	movs	r3, #160	; 0xa0
 8001740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001742:	2302      	movs	r3, #2
 8001744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174a:	2303      	movs	r3, #3
 800174c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800174e:	2305      	movs	r3, #5
 8001750:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	4619      	mov	r1, r3
 8001758:	4805      	ldr	r0, [pc, #20]	; (8001770 <HAL_SPI_MspInit+0x8c>)
 800175a:	f000 faa5 	bl	8001ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800175e:	bf00      	nop
 8001760:	3728      	adds	r7, #40	; 0x28
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40013000 	.word	0x40013000
 800176c:	40023800 	.word	0x40023800
 8001770:	40020000 	.word	0x40020000

08001774 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a0e      	ldr	r2, [pc, #56]	; (80017bc <HAL_TIM_Base_MspInit+0x48>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d115      	bne.n	80017b2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <HAL_TIM_Base_MspInit+0x4c>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178e:	4a0c      	ldr	r2, [pc, #48]	; (80017c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001790:	f043 0302 	orr.w	r3, r3, #2
 8001794:	6413      	str	r3, [r2, #64]	; 0x40
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2105      	movs	r1, #5
 80017a6:	201d      	movs	r0, #29
 80017a8:	f000 fa47 	bl	8001c3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80017ac:	201d      	movs	r0, #29
 80017ae:	f000 fa60 	bl	8001c72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40000400 	.word	0x40000400
 80017c0:	40023800 	.word	0x40023800

080017c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	; 0x28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a19      	ldr	r2, [pc, #100]	; (8001848 <HAL_UART_MspInit+0x84>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d12b      	bne.n	800183e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	4b18      	ldr	r3, [pc, #96]	; (800184c <HAL_UART_MspInit+0x88>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ee:	4a17      	ldr	r2, [pc, #92]	; (800184c <HAL_UART_MspInit+0x88>)
 80017f0:	f043 0310 	orr.w	r3, r3, #16
 80017f4:	6453      	str	r3, [r2, #68]	; 0x44
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <HAL_UART_MspInit+0x88>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fa:	f003 0310 	and.w	r3, r3, #16
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b11      	ldr	r3, [pc, #68]	; (800184c <HAL_UART_MspInit+0x88>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a10      	ldr	r2, [pc, #64]	; (800184c <HAL_UART_MspInit+0x88>)
 800180c:	f043 0302 	orr.w	r3, r3, #2
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <HAL_UART_MspInit+0x88>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800181e:	23c0      	movs	r3, #192	; 0xc0
 8001820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182a:	2303      	movs	r3, #3
 800182c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800182e:	2307      	movs	r3, #7
 8001830:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	4805      	ldr	r0, [pc, #20]	; (8001850 <HAL_UART_MspInit+0x8c>)
 800183a:	f000 fa35 	bl	8001ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800183e:	bf00      	nop
 8001840:	3728      	adds	r7, #40	; 0x28
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40011000 	.word	0x40011000
 800184c:	40023800 	.word	0x40023800
 8001850:	40020400 	.word	0x40020400

08001854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001858:	e7fe      	b.n	8001858 <NMI_Handler+0x4>

0800185a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800185e:	e7fe      	b.n	800185e <HardFault_Handler+0x4>

08001860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001864:	e7fe      	b.n	8001864 <MemManage_Handler+0x4>

08001866 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186a:	e7fe      	b.n	800186a <BusFault_Handler+0x4>

0800186c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001870:	e7fe      	b.n	8001870 <UsageFault_Handler+0x4>

08001872 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001872:	b480      	push	{r7}
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001884:	f000 f8de 	bl	8001a44 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001888:	f005 fbc2 	bl	8007010 <xTaskGetSchedulerState>
 800188c:	4603      	mov	r3, r0
 800188e:	2b01      	cmp	r3, #1
 8001890:	d001      	beq.n	8001896 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001892:	f006 faa9 	bl	8007de8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}

0800189a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 800189e:	2040      	movs	r0, #64	; 0x40
 80018a0:	f000 fba0 	bl	8001fe4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018ac:	4802      	ldr	r0, [pc, #8]	; (80018b8 <TIM3_IRQHandler+0x10>)
 80018ae:	f002 f8a1 	bl	80039f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000178 	.word	0x20000178

080018bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c4:	4a14      	ldr	r2, [pc, #80]	; (8001918 <_sbrk+0x5c>)
 80018c6:	4b15      	ldr	r3, [pc, #84]	; (800191c <_sbrk+0x60>)
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d0:	4b13      	ldr	r3, [pc, #76]	; (8001920 <_sbrk+0x64>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d8:	4b11      	ldr	r3, [pc, #68]	; (8001920 <_sbrk+0x64>)
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <_sbrk+0x68>)
 80018dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <_sbrk+0x64>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d207      	bcs.n	80018fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ec:	f006 fcf6 	bl	80082dc <__errno>
 80018f0:	4603      	mov	r3, r0
 80018f2:	220c      	movs	r2, #12
 80018f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
 80018fa:	e009      	b.n	8001910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018fc:	4b08      	ldr	r3, [pc, #32]	; (8001920 <_sbrk+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001902:	4b07      	ldr	r3, [pc, #28]	; (8001920 <_sbrk+0x64>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	4a05      	ldr	r2, [pc, #20]	; (8001920 <_sbrk+0x64>)
 800190c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800190e:	68fb      	ldr	r3, [r7, #12]
}
 8001910:	4618      	mov	r0, r3
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20010000 	.word	0x20010000
 800191c:	00000400 	.word	0x00000400
 8001920:	20000280 	.word	0x20000280
 8001924:	200050a8 	.word	0x200050a8

08001928 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800192c:	4b06      	ldr	r3, [pc, #24]	; (8001948 <SystemInit+0x20>)
 800192e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001932:	4a05      	ldr	r2, [pc, #20]	; (8001948 <SystemInit+0x20>)
 8001934:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001938:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800194c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001984 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001950:	480d      	ldr	r0, [pc, #52]	; (8001988 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001952:	490e      	ldr	r1, [pc, #56]	; (800198c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001954:	4a0e      	ldr	r2, [pc, #56]	; (8001990 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001958:	e002      	b.n	8001960 <LoopCopyDataInit>

0800195a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800195c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800195e:	3304      	adds	r3, #4

08001960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001964:	d3f9      	bcc.n	800195a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001966:	4a0b      	ldr	r2, [pc, #44]	; (8001994 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001968:	4c0b      	ldr	r4, [pc, #44]	; (8001998 <LoopFillZerobss+0x26>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800196c:	e001      	b.n	8001972 <LoopFillZerobss>

0800196e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800196e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001970:	3204      	adds	r2, #4

08001972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001974:	d3fb      	bcc.n	800196e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001976:	f7ff ffd7 	bl	8001928 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800197a:	f006 fcb5 	bl	80082e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800197e:	f7ff fb3b 	bl	8000ff8 <main>
  bx  lr    
 8001982:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001984:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800198c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001990:	08008f14 	.word	0x08008f14
  ldr r2, =_sbss
 8001994:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001998:	200050a8 	.word	0x200050a8

0800199c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800199c:	e7fe      	b.n	800199c <ADC_IRQHandler>
	...

080019a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019a4:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <HAL_Init+0x40>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a0d      	ldr	r2, [pc, #52]	; (80019e0 <HAL_Init+0x40>)
 80019aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019b0:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <HAL_Init+0x40>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0a      	ldr	r2, [pc, #40]	; (80019e0 <HAL_Init+0x40>)
 80019b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019bc:	4b08      	ldr	r3, [pc, #32]	; (80019e0 <HAL_Init+0x40>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a07      	ldr	r2, [pc, #28]	; (80019e0 <HAL_Init+0x40>)
 80019c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019c8:	2003      	movs	r0, #3
 80019ca:	f000 f92b 	bl	8001c24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ce:	200f      	movs	r0, #15
 80019d0:	f000 f808 	bl	80019e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019d4:	f7ff fe12 	bl	80015fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023c00 	.word	0x40023c00

080019e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019ec:	4b12      	ldr	r3, [pc, #72]	; (8001a38 <HAL_InitTick+0x54>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b12      	ldr	r3, [pc, #72]	; (8001a3c <HAL_InitTick+0x58>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80019fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a02:	4618      	mov	r0, r3
 8001a04:	f000 f943 	bl	8001c8e <HAL_SYSTICK_Config>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e00e      	b.n	8001a30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b0f      	cmp	r3, #15
 8001a16:	d80a      	bhi.n	8001a2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a20:	f000 f90b 	bl	8001c3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a24:	4a06      	ldr	r2, [pc, #24]	; (8001a40 <HAL_InitTick+0x5c>)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	e000      	b.n	8001a30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	20000004 	.word	0x20000004

08001a44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a48:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <HAL_IncTick+0x20>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <HAL_IncTick+0x24>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4413      	add	r3, r2
 8001a54:	4a04      	ldr	r2, [pc, #16]	; (8001a68 <HAL_IncTick+0x24>)
 8001a56:	6013      	str	r3, [r2, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	20000008 	.word	0x20000008
 8001a68:	20000284 	.word	0x20000284

08001a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a70:	4b03      	ldr	r3, [pc, #12]	; (8001a80 <HAL_GetTick+0x14>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000284 	.word	0x20000284

08001a84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a9a:	68ba      	ldr	r2, [r7, #8]
 8001a9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001aac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ab0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ab4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ab6:	4a04      	ldr	r2, [pc, #16]	; (8001ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	60d3      	str	r3, [r2, #12]
}
 8001abc:	bf00      	nop
 8001abe:	3714      	adds	r7, #20
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ad0:	4b04      	ldr	r3, [pc, #16]	; (8001ae4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	0a1b      	lsrs	r3, r3, #8
 8001ad6:	f003 0307 	and.w	r3, r3, #7
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	e000ed00 	.word	0xe000ed00

08001ae8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	db0b      	blt.n	8001b12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	f003 021f 	and.w	r2, r3, #31
 8001b00:	4907      	ldr	r1, [pc, #28]	; (8001b20 <__NVIC_EnableIRQ+0x38>)
 8001b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b06:	095b      	lsrs	r3, r3, #5
 8001b08:	2001      	movs	r0, #1
 8001b0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b12:	bf00      	nop
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	e000e100 	.word	0xe000e100

08001b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	6039      	str	r1, [r7, #0]
 8001b2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	db0a      	blt.n	8001b4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	490c      	ldr	r1, [pc, #48]	; (8001b70 <__NVIC_SetPriority+0x4c>)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	0112      	lsls	r2, r2, #4
 8001b44:	b2d2      	uxtb	r2, r2
 8001b46:	440b      	add	r3, r1
 8001b48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b4c:	e00a      	b.n	8001b64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	b2da      	uxtb	r2, r3
 8001b52:	4908      	ldr	r1, [pc, #32]	; (8001b74 <__NVIC_SetPriority+0x50>)
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	f003 030f 	and.w	r3, r3, #15
 8001b5a:	3b04      	subs	r3, #4
 8001b5c:	0112      	lsls	r2, r2, #4
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	440b      	add	r3, r1
 8001b62:	761a      	strb	r2, [r3, #24]
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000e100 	.word	0xe000e100
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b089      	sub	sp, #36	; 0x24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	f1c3 0307 	rsb	r3, r3, #7
 8001b92:	2b04      	cmp	r3, #4
 8001b94:	bf28      	it	cs
 8001b96:	2304      	movcs	r3, #4
 8001b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	2b06      	cmp	r3, #6
 8001ba0:	d902      	bls.n	8001ba8 <NVIC_EncodePriority+0x30>
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	3b03      	subs	r3, #3
 8001ba6:	e000      	b.n	8001baa <NVIC_EncodePriority+0x32>
 8001ba8:	2300      	movs	r3, #0
 8001baa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bac:	f04f 32ff 	mov.w	r2, #4294967295
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43da      	mvns	r2, r3
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	401a      	ands	r2, r3
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bca:	43d9      	mvns	r1, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd0:	4313      	orrs	r3, r2
         );
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3724      	adds	r7, #36	; 0x24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
	...

08001be0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bf0:	d301      	bcc.n	8001bf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e00f      	b.n	8001c16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <SysTick_Config+0x40>)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bfe:	210f      	movs	r1, #15
 8001c00:	f04f 30ff 	mov.w	r0, #4294967295
 8001c04:	f7ff ff8e 	bl	8001b24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c08:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <SysTick_Config+0x40>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c0e:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <SysTick_Config+0x40>)
 8001c10:	2207      	movs	r2, #7
 8001c12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	e000e010 	.word	0xe000e010

08001c24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f7ff ff29 	bl	8001a84 <__NVIC_SetPriorityGrouping>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b086      	sub	sp, #24
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	4603      	mov	r3, r0
 8001c42:	60b9      	str	r1, [r7, #8]
 8001c44:	607a      	str	r2, [r7, #4]
 8001c46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c4c:	f7ff ff3e 	bl	8001acc <__NVIC_GetPriorityGrouping>
 8001c50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	6978      	ldr	r0, [r7, #20]
 8001c58:	f7ff ff8e 	bl	8001b78 <NVIC_EncodePriority>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c62:	4611      	mov	r1, r2
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff ff5d 	bl	8001b24 <__NVIC_SetPriority>
}
 8001c6a:	bf00      	nop
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	4603      	mov	r3, r0
 8001c7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff31 	bl	8001ae8 <__NVIC_EnableIRQ>
}
 8001c86:	bf00      	nop
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b082      	sub	sp, #8
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f7ff ffa2 	bl	8001be0 <SysTick_Config>
 8001c9c:	4603      	mov	r3, r0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b089      	sub	sp, #36	; 0x24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
 8001cc2:	e159      	b.n	8001f78 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	f040 8148 	bne.w	8001f72 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d005      	beq.n	8001cfa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d130      	bne.n	8001d5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	2203      	movs	r2, #3
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d30:	2201      	movs	r2, #1
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	091b      	lsrs	r3, r3, #4
 8001d46:	f003 0201 	and.w	r2, r3, #1
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f003 0303 	and.w	r3, r3, #3
 8001d64:	2b03      	cmp	r3, #3
 8001d66:	d017      	beq.n	8001d98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	2203      	movs	r2, #3
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689a      	ldr	r2, [r3, #8]
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f003 0303 	and.w	r3, r3, #3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d123      	bne.n	8001dec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	08da      	lsrs	r2, r3, #3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3208      	adds	r2, #8
 8001dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	f003 0307 	and.w	r3, r3, #7
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	220f      	movs	r2, #15
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	691a      	ldr	r2, [r3, #16]
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	f003 0307 	and.w	r3, r3, #7
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	08da      	lsrs	r2, r3, #3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	3208      	adds	r2, #8
 8001de6:	69b9      	ldr	r1, [r7, #24]
 8001de8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	2203      	movs	r2, #3
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 0203 	and.w	r2, r3, #3
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f000 80a2 	beq.w	8001f72 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	4b57      	ldr	r3, [pc, #348]	; (8001f90 <HAL_GPIO_Init+0x2e8>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	4a56      	ldr	r2, [pc, #344]	; (8001f90 <HAL_GPIO_Init+0x2e8>)
 8001e38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e3e:	4b54      	ldr	r3, [pc, #336]	; (8001f90 <HAL_GPIO_Init+0x2e8>)
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e4a:	4a52      	ldr	r2, [pc, #328]	; (8001f94 <HAL_GPIO_Init+0x2ec>)
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	089b      	lsrs	r3, r3, #2
 8001e50:	3302      	adds	r3, #2
 8001e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f003 0303 	and.w	r3, r3, #3
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	220f      	movs	r2, #15
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	43db      	mvns	r3, r3
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a49      	ldr	r2, [pc, #292]	; (8001f98 <HAL_GPIO_Init+0x2f0>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d019      	beq.n	8001eaa <HAL_GPIO_Init+0x202>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a48      	ldr	r2, [pc, #288]	; (8001f9c <HAL_GPIO_Init+0x2f4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d013      	beq.n	8001ea6 <HAL_GPIO_Init+0x1fe>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a47      	ldr	r2, [pc, #284]	; (8001fa0 <HAL_GPIO_Init+0x2f8>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d00d      	beq.n	8001ea2 <HAL_GPIO_Init+0x1fa>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a46      	ldr	r2, [pc, #280]	; (8001fa4 <HAL_GPIO_Init+0x2fc>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d007      	beq.n	8001e9e <HAL_GPIO_Init+0x1f6>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a45      	ldr	r2, [pc, #276]	; (8001fa8 <HAL_GPIO_Init+0x300>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d101      	bne.n	8001e9a <HAL_GPIO_Init+0x1f2>
 8001e96:	2304      	movs	r3, #4
 8001e98:	e008      	b.n	8001eac <HAL_GPIO_Init+0x204>
 8001e9a:	2307      	movs	r3, #7
 8001e9c:	e006      	b.n	8001eac <HAL_GPIO_Init+0x204>
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e004      	b.n	8001eac <HAL_GPIO_Init+0x204>
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	e002      	b.n	8001eac <HAL_GPIO_Init+0x204>
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e000      	b.n	8001eac <HAL_GPIO_Init+0x204>
 8001eaa:	2300      	movs	r3, #0
 8001eac:	69fa      	ldr	r2, [r7, #28]
 8001eae:	f002 0203 	and.w	r2, r2, #3
 8001eb2:	0092      	lsls	r2, r2, #2
 8001eb4:	4093      	lsls	r3, r2
 8001eb6:	69ba      	ldr	r2, [r7, #24]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ebc:	4935      	ldr	r1, [pc, #212]	; (8001f94 <HAL_GPIO_Init+0x2ec>)
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	089b      	lsrs	r3, r3, #2
 8001ec2:	3302      	adds	r3, #2
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eca:	4b38      	ldr	r3, [pc, #224]	; (8001fac <HAL_GPIO_Init+0x304>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	43db      	mvns	r3, r3
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001eee:	4a2f      	ldr	r2, [pc, #188]	; (8001fac <HAL_GPIO_Init+0x304>)
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ef4:	4b2d      	ldr	r3, [pc, #180]	; (8001fac <HAL_GPIO_Init+0x304>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	43db      	mvns	r3, r3
 8001efe:	69ba      	ldr	r2, [r7, #24]
 8001f00:	4013      	ands	r3, r2
 8001f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d003      	beq.n	8001f18 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f18:	4a24      	ldr	r2, [pc, #144]	; (8001fac <HAL_GPIO_Init+0x304>)
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f1e:	4b23      	ldr	r3, [pc, #140]	; (8001fac <HAL_GPIO_Init+0x304>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	43db      	mvns	r3, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f42:	4a1a      	ldr	r2, [pc, #104]	; (8001fac <HAL_GPIO_Init+0x304>)
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f48:	4b18      	ldr	r3, [pc, #96]	; (8001fac <HAL_GPIO_Init+0x304>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	43db      	mvns	r3, r3
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	4013      	ands	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d003      	beq.n	8001f6c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f6c:	4a0f      	ldr	r2, [pc, #60]	; (8001fac <HAL_GPIO_Init+0x304>)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	3301      	adds	r3, #1
 8001f76:	61fb      	str	r3, [r7, #28]
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	2b0f      	cmp	r3, #15
 8001f7c:	f67f aea2 	bls.w	8001cc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f80:	bf00      	nop
 8001f82:	bf00      	nop
 8001f84:	3724      	adds	r7, #36	; 0x24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40013800 	.word	0x40013800
 8001f98:	40020000 	.word	0x40020000
 8001f9c:	40020400 	.word	0x40020400
 8001fa0:	40020800 	.word	0x40020800
 8001fa4:	40020c00 	.word	0x40020c00
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40013c00 	.word	0x40013c00

08001fb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	807b      	strh	r3, [r7, #2]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fc0:	787b      	ldrb	r3, [r7, #1]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fc6:	887a      	ldrh	r2, [r7, #2]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fcc:	e003      	b.n	8001fd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fce:	887b      	ldrh	r3, [r7, #2]
 8001fd0:	041a      	lsls	r2, r3, #16
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	619a      	str	r2, [r3, #24]
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
	...

08001fe4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001fee:	4b08      	ldr	r3, [pc, #32]	; (8002010 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ff0:	695a      	ldr	r2, [r3, #20]
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d006      	beq.n	8002008 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ffa:	4a05      	ldr	r2, [pc, #20]	; (8002010 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ffc:	88fb      	ldrh	r3, [r7, #6]
 8001ffe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002000:	88fb      	ldrh	r3, [r7, #6]
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fa10 	bl	8001428 <HAL_GPIO_EXTI_Callback>
  }
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40013c00 	.word	0x40013c00

08002014 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e12b      	b.n	800227e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d106      	bne.n	8002040 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f7ff fb0a 	bl	8001654 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2224      	movs	r2, #36	; 0x24
 8002044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f022 0201 	bic.w	r2, r2, #1
 8002056:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002066:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002076:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002078:	f001 fbbc 	bl	80037f4 <HAL_RCC_GetPCLK1Freq>
 800207c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	4a81      	ldr	r2, [pc, #516]	; (8002288 <HAL_I2C_Init+0x274>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d807      	bhi.n	8002098 <HAL_I2C_Init+0x84>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4a80      	ldr	r2, [pc, #512]	; (800228c <HAL_I2C_Init+0x278>)
 800208c:	4293      	cmp	r3, r2
 800208e:	bf94      	ite	ls
 8002090:	2301      	movls	r3, #1
 8002092:	2300      	movhi	r3, #0
 8002094:	b2db      	uxtb	r3, r3
 8002096:	e006      	b.n	80020a6 <HAL_I2C_Init+0x92>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4a7d      	ldr	r2, [pc, #500]	; (8002290 <HAL_I2C_Init+0x27c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	bf94      	ite	ls
 80020a0:	2301      	movls	r3, #1
 80020a2:	2300      	movhi	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e0e7      	b.n	800227e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	4a78      	ldr	r2, [pc, #480]	; (8002294 <HAL_I2C_Init+0x280>)
 80020b2:	fba2 2303 	umull	r2, r3, r2, r3
 80020b6:	0c9b      	lsrs	r3, r3, #18
 80020b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68ba      	ldr	r2, [r7, #8]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	4a6a      	ldr	r2, [pc, #424]	; (8002288 <HAL_I2C_Init+0x274>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d802      	bhi.n	80020e8 <HAL_I2C_Init+0xd4>
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	3301      	adds	r3, #1
 80020e6:	e009      	b.n	80020fc <HAL_I2C_Init+0xe8>
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020ee:	fb02 f303 	mul.w	r3, r2, r3
 80020f2:	4a69      	ldr	r2, [pc, #420]	; (8002298 <HAL_I2C_Init+0x284>)
 80020f4:	fba2 2303 	umull	r2, r3, r2, r3
 80020f8:	099b      	lsrs	r3, r3, #6
 80020fa:	3301      	adds	r3, #1
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	6812      	ldr	r2, [r2, #0]
 8002100:	430b      	orrs	r3, r1
 8002102:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800210e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	495c      	ldr	r1, [pc, #368]	; (8002288 <HAL_I2C_Init+0x274>)
 8002118:	428b      	cmp	r3, r1
 800211a:	d819      	bhi.n	8002150 <HAL_I2C_Init+0x13c>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1e59      	subs	r1, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	fbb1 f3f3 	udiv	r3, r1, r3
 800212a:	1c59      	adds	r1, r3, #1
 800212c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002130:	400b      	ands	r3, r1
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00a      	beq.n	800214c <HAL_I2C_Init+0x138>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	1e59      	subs	r1, r3, #1
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	fbb1 f3f3 	udiv	r3, r1, r3
 8002144:	3301      	adds	r3, #1
 8002146:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800214a:	e051      	b.n	80021f0 <HAL_I2C_Init+0x1dc>
 800214c:	2304      	movs	r3, #4
 800214e:	e04f      	b.n	80021f0 <HAL_I2C_Init+0x1dc>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d111      	bne.n	800217c <HAL_I2C_Init+0x168>
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	1e58      	subs	r0, r3, #1
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6859      	ldr	r1, [r3, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	440b      	add	r3, r1
 8002166:	fbb0 f3f3 	udiv	r3, r0, r3
 800216a:	3301      	adds	r3, #1
 800216c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002170:	2b00      	cmp	r3, #0
 8002172:	bf0c      	ite	eq
 8002174:	2301      	moveq	r3, #1
 8002176:	2300      	movne	r3, #0
 8002178:	b2db      	uxtb	r3, r3
 800217a:	e012      	b.n	80021a2 <HAL_I2C_Init+0x18e>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	1e58      	subs	r0, r3, #1
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6859      	ldr	r1, [r3, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	440b      	add	r3, r1
 800218a:	0099      	lsls	r1, r3, #2
 800218c:	440b      	add	r3, r1
 800218e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002192:	3301      	adds	r3, #1
 8002194:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002198:	2b00      	cmp	r3, #0
 800219a:	bf0c      	ite	eq
 800219c:	2301      	moveq	r3, #1
 800219e:	2300      	movne	r3, #0
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <HAL_I2C_Init+0x196>
 80021a6:	2301      	movs	r3, #1
 80021a8:	e022      	b.n	80021f0 <HAL_I2C_Init+0x1dc>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10e      	bne.n	80021d0 <HAL_I2C_Init+0x1bc>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	1e58      	subs	r0, r3, #1
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6859      	ldr	r1, [r3, #4]
 80021ba:	460b      	mov	r3, r1
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	440b      	add	r3, r1
 80021c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80021c4:	3301      	adds	r3, #1
 80021c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021ce:	e00f      	b.n	80021f0 <HAL_I2C_Init+0x1dc>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	1e58      	subs	r0, r3, #1
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6859      	ldr	r1, [r3, #4]
 80021d8:	460b      	mov	r3, r1
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	0099      	lsls	r1, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021e6:	3301      	adds	r3, #1
 80021e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	6809      	ldr	r1, [r1, #0]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69da      	ldr	r2, [r3, #28]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	431a      	orrs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800221e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	6911      	ldr	r1, [r2, #16]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	68d2      	ldr	r2, [r2, #12]
 800222a:	4311      	orrs	r1, r2
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	6812      	ldr	r2, [r2, #0]
 8002230:	430b      	orrs	r3, r1
 8002232:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	695a      	ldr	r2, [r3, #20]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	431a      	orrs	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f042 0201 	orr.w	r2, r2, #1
 800225e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2220      	movs	r2, #32
 800226a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	000186a0 	.word	0x000186a0
 800228c:	001e847f 	.word	0x001e847f
 8002290:	003d08ff 	.word	0x003d08ff
 8002294:	431bde83 	.word	0x431bde83
 8002298:	10624dd3 	.word	0x10624dd3

0800229c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b088      	sub	sp, #32
 80022a0:	af02      	add	r7, sp, #8
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	4608      	mov	r0, r1
 80022a6:	4611      	mov	r1, r2
 80022a8:	461a      	mov	r2, r3
 80022aa:	4603      	mov	r3, r0
 80022ac:	817b      	strh	r3, [r7, #10]
 80022ae:	460b      	mov	r3, r1
 80022b0:	813b      	strh	r3, [r7, #8]
 80022b2:	4613      	mov	r3, r2
 80022b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022b6:	f7ff fbd9 	bl	8001a6c <HAL_GetTick>
 80022ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b20      	cmp	r3, #32
 80022c6:	f040 80d9 	bne.w	800247c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	2319      	movs	r3, #25
 80022d0:	2201      	movs	r2, #1
 80022d2:	496d      	ldr	r1, [pc, #436]	; (8002488 <HAL_I2C_Mem_Write+0x1ec>)
 80022d4:	68f8      	ldr	r0, [r7, #12]
 80022d6:	f000 fc7f 	bl	8002bd8 <I2C_WaitOnFlagUntilTimeout>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80022e0:	2302      	movs	r3, #2
 80022e2:	e0cc      	b.n	800247e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d101      	bne.n	80022f2 <HAL_I2C_Mem_Write+0x56>
 80022ee:	2302      	movs	r3, #2
 80022f0:	e0c5      	b.n	800247e <HAL_I2C_Mem_Write+0x1e2>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	2b01      	cmp	r3, #1
 8002306:	d007      	beq.n	8002318 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f042 0201 	orr.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002326:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2221      	movs	r2, #33	; 0x21
 800232c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2240      	movs	r2, #64	; 0x40
 8002334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6a3a      	ldr	r2, [r7, #32]
 8002342:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002348:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234e:	b29a      	uxth	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	4a4d      	ldr	r2, [pc, #308]	; (800248c <HAL_I2C_Mem_Write+0x1f0>)
 8002358:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800235a:	88f8      	ldrh	r0, [r7, #6]
 800235c:	893a      	ldrh	r2, [r7, #8]
 800235e:	8979      	ldrh	r1, [r7, #10]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	9301      	str	r3, [sp, #4]
 8002364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	4603      	mov	r3, r0
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 fab6 	bl	80028dc <I2C_RequestMemoryWrite>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d052      	beq.n	800241c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e081      	b.n	800247e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f000 fd00 	bl	8002d84 <I2C_WaitOnTXEFlagUntilTimeout>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00d      	beq.n	80023a6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	2b04      	cmp	r3, #4
 8002390:	d107      	bne.n	80023a2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e06b      	b.n	800247e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023aa:	781a      	ldrb	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023c0:	3b01      	subs	r3, #1
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	695b      	ldr	r3, [r3, #20]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b04      	cmp	r3, #4
 80023e2:	d11b      	bne.n	800241c <HAL_I2C_Mem_Write+0x180>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d017      	beq.n	800241c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f0:	781a      	ldrb	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fc:	1c5a      	adds	r2, r3, #1
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002406:	3b01      	subs	r3, #1
 8002408:	b29a      	uxth	r2, r3
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002412:	b29b      	uxth	r3, r3
 8002414:	3b01      	subs	r3, #1
 8002416:	b29a      	uxth	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1aa      	bne.n	800237a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002428:	68f8      	ldr	r0, [r7, #12]
 800242a:	f000 fcec 	bl	8002e06 <I2C_WaitOnBTFFlagUntilTimeout>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00d      	beq.n	8002450 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002438:	2b04      	cmp	r3, #4
 800243a:	d107      	bne.n	800244c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800244a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e016      	b.n	800247e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800245e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2220      	movs	r2, #32
 8002464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002478:	2300      	movs	r3, #0
 800247a:	e000      	b.n	800247e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800247c:	2302      	movs	r3, #2
  }
}
 800247e:	4618      	mov	r0, r3
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	00100002 	.word	0x00100002
 800248c:	ffff0000 	.word	0xffff0000

08002490 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08c      	sub	sp, #48	; 0x30
 8002494:	af02      	add	r7, sp, #8
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	4608      	mov	r0, r1
 800249a:	4611      	mov	r1, r2
 800249c:	461a      	mov	r2, r3
 800249e:	4603      	mov	r3, r0
 80024a0:	817b      	strh	r3, [r7, #10]
 80024a2:	460b      	mov	r3, r1
 80024a4:	813b      	strh	r3, [r7, #8]
 80024a6:	4613      	mov	r3, r2
 80024a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024aa:	f7ff fadf 	bl	8001a6c <HAL_GetTick>
 80024ae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b20      	cmp	r3, #32
 80024ba:	f040 8208 	bne.w	80028ce <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	2319      	movs	r3, #25
 80024c4:	2201      	movs	r2, #1
 80024c6:	497b      	ldr	r1, [pc, #492]	; (80026b4 <HAL_I2C_Mem_Read+0x224>)
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 fb85 	bl	8002bd8 <I2C_WaitOnFlagUntilTimeout>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80024d4:	2302      	movs	r3, #2
 80024d6:	e1fb      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d101      	bne.n	80024e6 <HAL_I2C_Mem_Read+0x56>
 80024e2:	2302      	movs	r3, #2
 80024e4:	e1f4      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d007      	beq.n	800250c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f042 0201 	orr.w	r2, r2, #1
 800250a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800251a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2222      	movs	r2, #34	; 0x22
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2240      	movs	r2, #64	; 0x40
 8002528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002536:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800253c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002542:	b29a      	uxth	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4a5b      	ldr	r2, [pc, #364]	; (80026b8 <HAL_I2C_Mem_Read+0x228>)
 800254c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800254e:	88f8      	ldrh	r0, [r7, #6]
 8002550:	893a      	ldrh	r2, [r7, #8]
 8002552:	8979      	ldrh	r1, [r7, #10]
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	4603      	mov	r3, r0
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	f000 fa52 	bl	8002a08 <I2C_RequestMemoryRead>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e1b0      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002572:	2b00      	cmp	r3, #0
 8002574:	d113      	bne.n	800259e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002576:	2300      	movs	r3, #0
 8002578:	623b      	str	r3, [r7, #32]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	695b      	ldr	r3, [r3, #20]
 8002580:	623b      	str	r3, [r7, #32]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	623b      	str	r3, [r7, #32]
 800258a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	e184      	b.n	80028a8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d11b      	bne.n	80025de <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	61fb      	str	r3, [r7, #28]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	61fb      	str	r3, [r7, #28]
 80025ca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	e164      	b.n	80028a8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d11b      	bne.n	800261e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025f4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002604:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002606:	2300      	movs	r3, #0
 8002608:	61bb      	str	r3, [r7, #24]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	61bb      	str	r3, [r7, #24]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	61bb      	str	r3, [r7, #24]
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	e144      	b.n	80028a8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800261e:	2300      	movs	r3, #0
 8002620:	617b      	str	r3, [r7, #20]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	617b      	str	r3, [r7, #20]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	617b      	str	r3, [r7, #20]
 8002632:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002634:	e138      	b.n	80028a8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800263a:	2b03      	cmp	r3, #3
 800263c:	f200 80f1 	bhi.w	8002822 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002644:	2b01      	cmp	r3, #1
 8002646:	d123      	bne.n	8002690 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800264a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f000 fc1b 	bl	8002e88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e139      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	691a      	ldr	r2, [r3, #16]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266e:	1c5a      	adds	r2, r3, #1
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002678:	3b01      	subs	r3, #1
 800267a:	b29a      	uxth	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002684:	b29b      	uxth	r3, r3
 8002686:	3b01      	subs	r3, #1
 8002688:	b29a      	uxth	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800268e:	e10b      	b.n	80028a8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002694:	2b02      	cmp	r3, #2
 8002696:	d14e      	bne.n	8002736 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800269e:	2200      	movs	r2, #0
 80026a0:	4906      	ldr	r1, [pc, #24]	; (80026bc <HAL_I2C_Mem_Read+0x22c>)
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 fa98 	bl	8002bd8 <I2C_WaitOnFlagUntilTimeout>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d008      	beq.n	80026c0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e10e      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
 80026b2:	bf00      	nop
 80026b4:	00100002 	.word	0x00100002
 80026b8:	ffff0000 	.word	0xffff0000
 80026bc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	691a      	ldr	r2, [r3, #16]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026da:	b2d2      	uxtb	r2, r2
 80026dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e2:	1c5a      	adds	r2, r3, #1
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ec:	3b01      	subs	r3, #1
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	3b01      	subs	r3, #1
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	691a      	ldr	r2, [r3, #16]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002714:	1c5a      	adds	r2, r3, #1
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800271e:	3b01      	subs	r3, #1
 8002720:	b29a      	uxth	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800272a:	b29b      	uxth	r3, r3
 800272c:	3b01      	subs	r3, #1
 800272e:	b29a      	uxth	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002734:	e0b8      	b.n	80028a8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800273c:	2200      	movs	r2, #0
 800273e:	4966      	ldr	r1, [pc, #408]	; (80028d8 <HAL_I2C_Mem_Read+0x448>)
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f000 fa49 	bl	8002bd8 <I2C_WaitOnFlagUntilTimeout>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e0bf      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800275e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	691a      	ldr	r2, [r3, #16]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800277c:	3b01      	subs	r3, #1
 800277e:	b29a      	uxth	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002788:	b29b      	uxth	r3, r3
 800278a:	3b01      	subs	r3, #1
 800278c:	b29a      	uxth	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002798:	2200      	movs	r2, #0
 800279a:	494f      	ldr	r1, [pc, #316]	; (80028d8 <HAL_I2C_Mem_Read+0x448>)
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f000 fa1b 	bl	8002bd8 <I2C_WaitOnFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e091      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	691a      	ldr	r2, [r3, #16]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c6:	b2d2      	uxtb	r2, r2
 80027c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ce:	1c5a      	adds	r2, r3, #1
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027d8:	3b01      	subs	r3, #1
 80027da:	b29a      	uxth	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	3b01      	subs	r3, #1
 80027e8:	b29a      	uxth	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	691a      	ldr	r2, [r3, #16]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f8:	b2d2      	uxtb	r2, r2
 80027fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800280a:	3b01      	subs	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002816:	b29b      	uxth	r3, r3
 8002818:	3b01      	subs	r3, #1
 800281a:	b29a      	uxth	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002820:	e042      	b.n	80028a8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002822:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002824:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f000 fb2e 	bl	8002e88 <I2C_WaitOnRXNEFlagUntilTimeout>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e04c      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	691a      	ldr	r2, [r3, #16]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002848:	1c5a      	adds	r2, r3, #1
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002852:	3b01      	subs	r3, #1
 8002854:	b29a      	uxth	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800285e:	b29b      	uxth	r3, r3
 8002860:	3b01      	subs	r3, #1
 8002862:	b29a      	uxth	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	f003 0304 	and.w	r3, r3, #4
 8002872:	2b04      	cmp	r3, #4
 8002874:	d118      	bne.n	80028a8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	691a      	ldr	r2, [r3, #16]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002880:	b2d2      	uxtb	r2, r2
 8002882:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002888:	1c5a      	adds	r2, r3, #1
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002892:	3b01      	subs	r3, #1
 8002894:	b29a      	uxth	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800289e:	b29b      	uxth	r3, r3
 80028a0:	3b01      	subs	r3, #1
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f47f aec2 	bne.w	8002636 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2220      	movs	r2, #32
 80028b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	e000      	b.n	80028d0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80028ce:	2302      	movs	r3, #2
  }
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3728      	adds	r7, #40	; 0x28
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	00010004 	.word	0x00010004

080028dc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af02      	add	r7, sp, #8
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	4608      	mov	r0, r1
 80028e6:	4611      	mov	r1, r2
 80028e8:	461a      	mov	r2, r3
 80028ea:	4603      	mov	r3, r0
 80028ec:	817b      	strh	r3, [r7, #10]
 80028ee:	460b      	mov	r3, r1
 80028f0:	813b      	strh	r3, [r7, #8]
 80028f2:	4613      	mov	r3, r2
 80028f4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002904:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	6a3b      	ldr	r3, [r7, #32]
 800290c:	2200      	movs	r2, #0
 800290e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f000 f960 	bl	8002bd8 <I2C_WaitOnFlagUntilTimeout>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00d      	beq.n	800293a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002928:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800292c:	d103      	bne.n	8002936 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002934:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e05f      	b.n	80029fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800293a:	897b      	ldrh	r3, [r7, #10]
 800293c:	b2db      	uxtb	r3, r3
 800293e:	461a      	mov	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002948:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800294a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294c:	6a3a      	ldr	r2, [r7, #32]
 800294e:	492d      	ldr	r1, [pc, #180]	; (8002a04 <I2C_RequestMemoryWrite+0x128>)
 8002950:	68f8      	ldr	r0, [r7, #12]
 8002952:	f000 f998 	bl	8002c86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e04c      	b.n	80029fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	617b      	str	r3, [r7, #20]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	617b      	str	r3, [r7, #20]
 8002974:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002976:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002978:	6a39      	ldr	r1, [r7, #32]
 800297a:	68f8      	ldr	r0, [r7, #12]
 800297c:	f000 fa02 	bl	8002d84 <I2C_WaitOnTXEFlagUntilTimeout>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00d      	beq.n	80029a2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	2b04      	cmp	r3, #4
 800298c:	d107      	bne.n	800299e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800299c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e02b      	b.n	80029fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029a2:	88fb      	ldrh	r3, [r7, #6]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d105      	bne.n	80029b4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80029a8:	893b      	ldrh	r3, [r7, #8]
 80029aa:	b2da      	uxtb	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	611a      	str	r2, [r3, #16]
 80029b2:	e021      	b.n	80029f8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80029b4:	893b      	ldrh	r3, [r7, #8]
 80029b6:	0a1b      	lsrs	r3, r3, #8
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029c4:	6a39      	ldr	r1, [r7, #32]
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 f9dc 	bl	8002d84 <I2C_WaitOnTXEFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00d      	beq.n	80029ee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	2b04      	cmp	r3, #4
 80029d8:	d107      	bne.n	80029ea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e005      	b.n	80029fa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80029ee:	893b      	ldrh	r3, [r7, #8]
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	00010002 	.word	0x00010002

08002a08 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b088      	sub	sp, #32
 8002a0c:	af02      	add	r7, sp, #8
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	4608      	mov	r0, r1
 8002a12:	4611      	mov	r1, r2
 8002a14:	461a      	mov	r2, r3
 8002a16:	4603      	mov	r3, r0
 8002a18:	817b      	strh	r3, [r7, #10]
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	813b      	strh	r3, [r7, #8]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a30:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	6a3b      	ldr	r3, [r7, #32]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f000 f8c2 	bl	8002bd8 <I2C_WaitOnFlagUntilTimeout>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00d      	beq.n	8002a76 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a68:	d103      	bne.n	8002a72 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a70:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e0aa      	b.n	8002bcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a76:	897b      	ldrh	r3, [r7, #10]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002a84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a88:	6a3a      	ldr	r2, [r7, #32]
 8002a8a:	4952      	ldr	r1, [pc, #328]	; (8002bd4 <I2C_RequestMemoryRead+0x1cc>)
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f000 f8fa 	bl	8002c86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e097      	b.n	8002bcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ab4:	6a39      	ldr	r1, [r7, #32]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f964 	bl	8002d84 <I2C_WaitOnTXEFlagUntilTimeout>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00d      	beq.n	8002ade <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d107      	bne.n	8002ada <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ad8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e076      	b.n	8002bcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ade:	88fb      	ldrh	r3, [r7, #6]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d105      	bne.n	8002af0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ae4:	893b      	ldrh	r3, [r7, #8]
 8002ae6:	b2da      	uxtb	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	611a      	str	r2, [r3, #16]
 8002aee:	e021      	b.n	8002b34 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002af0:	893b      	ldrh	r3, [r7, #8]
 8002af2:	0a1b      	lsrs	r3, r3, #8
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002afe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b00:	6a39      	ldr	r1, [r7, #32]
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f93e 	bl	8002d84 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00d      	beq.n	8002b2a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	d107      	bne.n	8002b26 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e050      	b.n	8002bcc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b2a:	893b      	ldrh	r3, [r7, #8]
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b36:	6a39      	ldr	r1, [r7, #32]
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f000 f923 	bl	8002d84 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00d      	beq.n	8002b60 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d107      	bne.n	8002b5c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b5a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e035      	b.n	8002bcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	6a3b      	ldr	r3, [r7, #32]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f82b 	bl	8002bd8 <I2C_WaitOnFlagUntilTimeout>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00d      	beq.n	8002ba4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b96:	d103      	bne.n	8002ba0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e013      	b.n	8002bcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ba4:	897b      	ldrh	r3, [r7, #10]
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	6a3a      	ldr	r2, [r7, #32]
 8002bb8:	4906      	ldr	r1, [pc, #24]	; (8002bd4 <I2C_RequestMemoryRead+0x1cc>)
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f863 	bl	8002c86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e000      	b.n	8002bcc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	00010002 	.word	0x00010002

08002bd8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	4613      	mov	r3, r2
 8002be6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002be8:	e025      	b.n	8002c36 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bf0:	d021      	beq.n	8002c36 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bf2:	f7fe ff3b 	bl	8001a6c <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d302      	bcc.n	8002c08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d116      	bne.n	8002c36 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2220      	movs	r2, #32
 8002c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	f043 0220 	orr.w	r2, r3, #32
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e023      	b.n	8002c7e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	0c1b      	lsrs	r3, r3, #16
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d10d      	bne.n	8002c5c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	43da      	mvns	r2, r3
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	bf0c      	ite	eq
 8002c52:	2301      	moveq	r3, #1
 8002c54:	2300      	movne	r3, #0
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	461a      	mov	r2, r3
 8002c5a:	e00c      	b.n	8002c76 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	43da      	mvns	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	4013      	ands	r3, r2
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	bf0c      	ite	eq
 8002c6e:	2301      	moveq	r3, #1
 8002c70:	2300      	movne	r3, #0
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	461a      	mov	r2, r3
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d0b6      	beq.n	8002bea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b084      	sub	sp, #16
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	60f8      	str	r0, [r7, #12]
 8002c8e:	60b9      	str	r1, [r7, #8]
 8002c90:	607a      	str	r2, [r7, #4]
 8002c92:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c94:	e051      	b.n	8002d3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ca4:	d123      	bne.n	8002cee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cb4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cbe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2220      	movs	r2, #32
 8002cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	f043 0204 	orr.w	r2, r3, #4
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e046      	b.n	8002d7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf4:	d021      	beq.n	8002d3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf6:	f7fe feb9 	bl	8001a6c <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d302      	bcc.n	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d116      	bne.n	8002d3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2220      	movs	r2, #32
 8002d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	f043 0220 	orr.w	r2, r3, #32
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e020      	b.n	8002d7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	0c1b      	lsrs	r3, r3, #16
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d10c      	bne.n	8002d5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	43da      	mvns	r2, r3
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	bf14      	ite	ne
 8002d56:	2301      	movne	r3, #1
 8002d58:	2300      	moveq	r3, #0
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	e00b      	b.n	8002d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	43da      	mvns	r2, r3
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	bf14      	ite	ne
 8002d70:	2301      	movne	r3, #1
 8002d72:	2300      	moveq	r3, #0
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d18d      	bne.n	8002c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d90:	e02d      	b.n	8002dee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f000 f8ce 	bl	8002f34 <I2C_IsAcknowledgeFailed>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e02d      	b.n	8002dfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da8:	d021      	beq.n	8002dee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002daa:	f7fe fe5f 	bl	8001a6c <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	68ba      	ldr	r2, [r7, #8]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d302      	bcc.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d116      	bne.n	8002dee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f043 0220 	orr.w	r2, r3, #32
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e007      	b.n	8002dfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002df8:	2b80      	cmp	r3, #128	; 0x80
 8002dfa:	d1ca      	bne.n	8002d92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b084      	sub	sp, #16
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	60f8      	str	r0, [r7, #12]
 8002e0e:	60b9      	str	r1, [r7, #8]
 8002e10:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e12:	e02d      	b.n	8002e70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 f88d 	bl	8002f34 <I2C_IsAcknowledgeFailed>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e02d      	b.n	8002e80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e2a:	d021      	beq.n	8002e70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e2c:	f7fe fe1e 	bl	8001a6c <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d302      	bcc.n	8002e42 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d116      	bne.n	8002e70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	f043 0220 	orr.w	r2, r3, #32
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e007      	b.n	8002e80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f003 0304 	and.w	r3, r3, #4
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	d1ca      	bne.n	8002e14 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e94:	e042      	b.n	8002f1c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	f003 0310 	and.w	r3, r3, #16
 8002ea0:	2b10      	cmp	r3, #16
 8002ea2:	d119      	bne.n	8002ed8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f06f 0210 	mvn.w	r2, #16
 8002eac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e029      	b.n	8002f2c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ed8:	f7fe fdc8 	bl	8001a6c <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d302      	bcc.n	8002eee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d116      	bne.n	8002f1c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	f043 0220 	orr.w	r2, r3, #32
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e007      	b.n	8002f2c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f26:	2b40      	cmp	r3, #64	; 0x40
 8002f28:	d1b5      	bne.n	8002e96 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f4a:	d11b      	bne.n	8002f84 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f54:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	f043 0204 	orr.w	r2, r3, #4
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e267      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d075      	beq.n	800309e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fb2:	4b88      	ldr	r3, [pc, #544]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d00c      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fbe:	4b85      	ldr	r3, [pc, #532]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d112      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fca:	4b82      	ldr	r3, [pc, #520]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fd6:	d10b      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd8:	4b7e      	ldr	r3, [pc, #504]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d05b      	beq.n	800309c <HAL_RCC_OscConfig+0x108>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d157      	bne.n	800309c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e242      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ff8:	d106      	bne.n	8003008 <HAL_RCC_OscConfig+0x74>
 8002ffa:	4b76      	ldr	r3, [pc, #472]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a75      	ldr	r2, [pc, #468]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	e01d      	b.n	8003044 <HAL_RCC_OscConfig+0xb0>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003010:	d10c      	bne.n	800302c <HAL_RCC_OscConfig+0x98>
 8003012:	4b70      	ldr	r3, [pc, #448]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a6f      	ldr	r2, [pc, #444]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800301c:	6013      	str	r3, [r2, #0]
 800301e:	4b6d      	ldr	r3, [pc, #436]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a6c      	ldr	r2, [pc, #432]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003028:	6013      	str	r3, [r2, #0]
 800302a:	e00b      	b.n	8003044 <HAL_RCC_OscConfig+0xb0>
 800302c:	4b69      	ldr	r3, [pc, #420]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a68      	ldr	r2, [pc, #416]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003036:	6013      	str	r3, [r2, #0]
 8003038:	4b66      	ldr	r3, [pc, #408]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a65      	ldr	r2, [pc, #404]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 800303e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d013      	beq.n	8003074 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304c:	f7fe fd0e 	bl	8001a6c <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003054:	f7fe fd0a 	bl	8001a6c <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b64      	cmp	r3, #100	; 0x64
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e207      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003066:	4b5b      	ldr	r3, [pc, #364]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f0      	beq.n	8003054 <HAL_RCC_OscConfig+0xc0>
 8003072:	e014      	b.n	800309e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003074:	f7fe fcfa 	bl	8001a6c <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800307c:	f7fe fcf6 	bl	8001a6c <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b64      	cmp	r3, #100	; 0x64
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e1f3      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308e:	4b51      	ldr	r3, [pc, #324]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0xe8>
 800309a:	e000      	b.n	800309e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800309c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d063      	beq.n	8003172 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030aa:	4b4a      	ldr	r3, [pc, #296]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00b      	beq.n	80030ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030b6:	4b47      	ldr	r3, [pc, #284]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030be:	2b08      	cmp	r3, #8
 80030c0:	d11c      	bne.n	80030fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030c2:	4b44      	ldr	r3, [pc, #272]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d116      	bne.n	80030fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ce:	4b41      	ldr	r3, [pc, #260]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d005      	beq.n	80030e6 <HAL_RCC_OscConfig+0x152>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d001      	beq.n	80030e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e1c7      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e6:	4b3b      	ldr	r3, [pc, #236]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	4937      	ldr	r1, [pc, #220]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030fa:	e03a      	b.n	8003172 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d020      	beq.n	8003146 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003104:	4b34      	ldr	r3, [pc, #208]	; (80031d8 <HAL_RCC_OscConfig+0x244>)
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310a:	f7fe fcaf 	bl	8001a6c <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003112:	f7fe fcab 	bl	8001a6c <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e1a8      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003124:	4b2b      	ldr	r3, [pc, #172]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d0f0      	beq.n	8003112 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003130:	4b28      	ldr	r3, [pc, #160]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	4925      	ldr	r1, [pc, #148]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003140:	4313      	orrs	r3, r2
 8003142:	600b      	str	r3, [r1, #0]
 8003144:	e015      	b.n	8003172 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003146:	4b24      	ldr	r3, [pc, #144]	; (80031d8 <HAL_RCC_OscConfig+0x244>)
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314c:	f7fe fc8e 	bl	8001a6c <HAL_GetTick>
 8003150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003152:	e008      	b.n	8003166 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003154:	f7fe fc8a 	bl	8001a6c <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d901      	bls.n	8003166 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e187      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003166:	4b1b      	ldr	r3, [pc, #108]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1f0      	bne.n	8003154 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0308 	and.w	r3, r3, #8
 800317a:	2b00      	cmp	r3, #0
 800317c:	d036      	beq.n	80031ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d016      	beq.n	80031b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003186:	4b15      	ldr	r3, [pc, #84]	; (80031dc <HAL_RCC_OscConfig+0x248>)
 8003188:	2201      	movs	r2, #1
 800318a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800318c:	f7fe fc6e 	bl	8001a6c <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003192:	e008      	b.n	80031a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003194:	f7fe fc6a 	bl	8001a6c <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e167      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a6:	4b0b      	ldr	r3, [pc, #44]	; (80031d4 <HAL_RCC_OscConfig+0x240>)
 80031a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0f0      	beq.n	8003194 <HAL_RCC_OscConfig+0x200>
 80031b2:	e01b      	b.n	80031ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031b4:	4b09      	ldr	r3, [pc, #36]	; (80031dc <HAL_RCC_OscConfig+0x248>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ba:	f7fe fc57 	bl	8001a6c <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c0:	e00e      	b.n	80031e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031c2:	f7fe fc53 	bl	8001a6c <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d907      	bls.n	80031e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e150      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
 80031d4:	40023800 	.word	0x40023800
 80031d8:	42470000 	.word	0x42470000
 80031dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e0:	4b88      	ldr	r3, [pc, #544]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 80031e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1ea      	bne.n	80031c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 8097 	beq.w	8003328 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031fa:	2300      	movs	r3, #0
 80031fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031fe:	4b81      	ldr	r3, [pc, #516]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d10f      	bne.n	800322a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800320a:	2300      	movs	r3, #0
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	4b7d      	ldr	r3, [pc, #500]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003212:	4a7c      	ldr	r2, [pc, #496]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003218:	6413      	str	r3, [r2, #64]	; 0x40
 800321a:	4b7a      	ldr	r3, [pc, #488]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003222:	60bb      	str	r3, [r7, #8]
 8003224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003226:	2301      	movs	r3, #1
 8003228:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322a:	4b77      	ldr	r3, [pc, #476]	; (8003408 <HAL_RCC_OscConfig+0x474>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003232:	2b00      	cmp	r3, #0
 8003234:	d118      	bne.n	8003268 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003236:	4b74      	ldr	r3, [pc, #464]	; (8003408 <HAL_RCC_OscConfig+0x474>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a73      	ldr	r2, [pc, #460]	; (8003408 <HAL_RCC_OscConfig+0x474>)
 800323c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003242:	f7fe fc13 	bl	8001a6c <HAL_GetTick>
 8003246:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003248:	e008      	b.n	800325c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800324a:	f7fe fc0f 	bl	8001a6c <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	2b02      	cmp	r3, #2
 8003256:	d901      	bls.n	800325c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e10c      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325c:	4b6a      	ldr	r3, [pc, #424]	; (8003408 <HAL_RCC_OscConfig+0x474>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0f0      	beq.n	800324a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d106      	bne.n	800327e <HAL_RCC_OscConfig+0x2ea>
 8003270:	4b64      	ldr	r3, [pc, #400]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003274:	4a63      	ldr	r2, [pc, #396]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003276:	f043 0301 	orr.w	r3, r3, #1
 800327a:	6713      	str	r3, [r2, #112]	; 0x70
 800327c:	e01c      	b.n	80032b8 <HAL_RCC_OscConfig+0x324>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	2b05      	cmp	r3, #5
 8003284:	d10c      	bne.n	80032a0 <HAL_RCC_OscConfig+0x30c>
 8003286:	4b5f      	ldr	r3, [pc, #380]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800328a:	4a5e      	ldr	r2, [pc, #376]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 800328c:	f043 0304 	orr.w	r3, r3, #4
 8003290:	6713      	str	r3, [r2, #112]	; 0x70
 8003292:	4b5c      	ldr	r3, [pc, #368]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003296:	4a5b      	ldr	r2, [pc, #364]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003298:	f043 0301 	orr.w	r3, r3, #1
 800329c:	6713      	str	r3, [r2, #112]	; 0x70
 800329e:	e00b      	b.n	80032b8 <HAL_RCC_OscConfig+0x324>
 80032a0:	4b58      	ldr	r3, [pc, #352]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 80032a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032a4:	4a57      	ldr	r2, [pc, #348]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 80032a6:	f023 0301 	bic.w	r3, r3, #1
 80032aa:	6713      	str	r3, [r2, #112]	; 0x70
 80032ac:	4b55      	ldr	r3, [pc, #340]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 80032ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b0:	4a54      	ldr	r2, [pc, #336]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 80032b2:	f023 0304 	bic.w	r3, r3, #4
 80032b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d015      	beq.n	80032ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032c0:	f7fe fbd4 	bl	8001a6c <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c6:	e00a      	b.n	80032de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c8:	f7fe fbd0 	bl	8001a6c <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d901      	bls.n	80032de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e0cb      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032de:	4b49      	ldr	r3, [pc, #292]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 80032e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0ee      	beq.n	80032c8 <HAL_RCC_OscConfig+0x334>
 80032ea:	e014      	b.n	8003316 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ec:	f7fe fbbe 	bl	8001a6c <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f2:	e00a      	b.n	800330a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032f4:	f7fe fbba 	bl	8001a6c <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003302:	4293      	cmp	r3, r2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e0b5      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800330a:	4b3e      	ldr	r3, [pc, #248]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 800330c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1ee      	bne.n	80032f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003316:	7dfb      	ldrb	r3, [r7, #23]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d105      	bne.n	8003328 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800331c:	4b39      	ldr	r3, [pc, #228]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 800331e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003320:	4a38      	ldr	r2, [pc, #224]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003322:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003326:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	2b00      	cmp	r3, #0
 800332e:	f000 80a1 	beq.w	8003474 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003332:	4b34      	ldr	r3, [pc, #208]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f003 030c 	and.w	r3, r3, #12
 800333a:	2b08      	cmp	r3, #8
 800333c:	d05c      	beq.n	80033f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	2b02      	cmp	r3, #2
 8003344:	d141      	bne.n	80033ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003346:	4b31      	ldr	r3, [pc, #196]	; (800340c <HAL_RCC_OscConfig+0x478>)
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334c:	f7fe fb8e 	bl	8001a6c <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003352:	e008      	b.n	8003366 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003354:	f7fe fb8a 	bl	8001a6c <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e087      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003366:	4b27      	ldr	r3, [pc, #156]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1f0      	bne.n	8003354 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69da      	ldr	r2, [r3, #28]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	019b      	lsls	r3, r3, #6
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003388:	085b      	lsrs	r3, r3, #1
 800338a:	3b01      	subs	r3, #1
 800338c:	041b      	lsls	r3, r3, #16
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003394:	061b      	lsls	r3, r3, #24
 8003396:	491b      	ldr	r1, [pc, #108]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 8003398:	4313      	orrs	r3, r2
 800339a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800339c:	4b1b      	ldr	r3, [pc, #108]	; (800340c <HAL_RCC_OscConfig+0x478>)
 800339e:	2201      	movs	r2, #1
 80033a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a2:	f7fe fb63 	bl	8001a6c <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a8:	e008      	b.n	80033bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033aa:	f7fe fb5f 	bl	8001a6c <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d901      	bls.n	80033bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e05c      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033bc:	4b11      	ldr	r3, [pc, #68]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0f0      	beq.n	80033aa <HAL_RCC_OscConfig+0x416>
 80033c8:	e054      	b.n	8003474 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ca:	4b10      	ldr	r3, [pc, #64]	; (800340c <HAL_RCC_OscConfig+0x478>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d0:	f7fe fb4c 	bl	8001a6c <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033d8:	f7fe fb48 	bl	8001a6c <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e045      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ea:	4b06      	ldr	r3, [pc, #24]	; (8003404 <HAL_RCC_OscConfig+0x470>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x444>
 80033f6:	e03d      	b.n	8003474 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d107      	bne.n	8003410 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e038      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
 8003404:	40023800 	.word	0x40023800
 8003408:	40007000 	.word	0x40007000
 800340c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003410:	4b1b      	ldr	r3, [pc, #108]	; (8003480 <HAL_RCC_OscConfig+0x4ec>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d028      	beq.n	8003470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003428:	429a      	cmp	r2, r3
 800342a:	d121      	bne.n	8003470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003436:	429a      	cmp	r2, r3
 8003438:	d11a      	bne.n	8003470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003440:	4013      	ands	r3, r2
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003446:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003448:	4293      	cmp	r3, r2
 800344a:	d111      	bne.n	8003470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003456:	085b      	lsrs	r3, r3, #1
 8003458:	3b01      	subs	r3, #1
 800345a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800345c:	429a      	cmp	r2, r3
 800345e:	d107      	bne.n	8003470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800346c:	429a      	cmp	r2, r3
 800346e:	d001      	beq.n	8003474 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40023800 	.word	0x40023800

08003484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d101      	bne.n	8003498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e0cc      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003498:	4b68      	ldr	r3, [pc, #416]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0307 	and.w	r3, r3, #7
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d90c      	bls.n	80034c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	4b65      	ldr	r3, [pc, #404]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ae:	4b63      	ldr	r3, [pc, #396]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d001      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0b8      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d020      	beq.n	800350e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0304 	and.w	r3, r3, #4
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d005      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034d8:	4b59      	ldr	r3, [pc, #356]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	4a58      	ldr	r2, [pc, #352]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0308 	and.w	r3, r3, #8
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034f0:	4b53      	ldr	r3, [pc, #332]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	4a52      	ldr	r2, [pc, #328]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034fc:	4b50      	ldr	r3, [pc, #320]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	494d      	ldr	r1, [pc, #308]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	4313      	orrs	r3, r2
 800350c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d044      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d107      	bne.n	8003532 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003522:	4b47      	ldr	r3, [pc, #284]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d119      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e07f      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b02      	cmp	r3, #2
 8003538:	d003      	beq.n	8003542 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800353e:	2b03      	cmp	r3, #3
 8003540:	d107      	bne.n	8003552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003542:	4b3f      	ldr	r3, [pc, #252]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d109      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e06f      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003552:	4b3b      	ldr	r3, [pc, #236]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e067      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003562:	4b37      	ldr	r3, [pc, #220]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f023 0203 	bic.w	r2, r3, #3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	4934      	ldr	r1, [pc, #208]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003570:	4313      	orrs	r3, r2
 8003572:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003574:	f7fe fa7a 	bl	8001a6c <HAL_GetTick>
 8003578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357a:	e00a      	b.n	8003592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800357c:	f7fe fa76 	bl	8001a6c <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	f241 3288 	movw	r2, #5000	; 0x1388
 800358a:	4293      	cmp	r3, r2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e04f      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003592:	4b2b      	ldr	r3, [pc, #172]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 020c 	and.w	r2, r3, #12
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d1eb      	bne.n	800357c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035a4:	4b25      	ldr	r3, [pc, #148]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d20c      	bcs.n	80035cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b2:	4b22      	ldr	r3, [pc, #136]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ba:	4b20      	ldr	r3, [pc, #128]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d001      	beq.n	80035cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e032      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0304 	and.w	r3, r3, #4
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d008      	beq.n	80035ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035d8:	4b19      	ldr	r3, [pc, #100]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	4916      	ldr	r1, [pc, #88]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d009      	beq.n	800360a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035f6:	4b12      	ldr	r3, [pc, #72]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	490e      	ldr	r1, [pc, #56]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003606:	4313      	orrs	r3, r2
 8003608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800360a:	f000 f821 	bl	8003650 <HAL_RCC_GetSysClockFreq>
 800360e:	4602      	mov	r2, r0
 8003610:	4b0b      	ldr	r3, [pc, #44]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	091b      	lsrs	r3, r3, #4
 8003616:	f003 030f 	and.w	r3, r3, #15
 800361a:	490a      	ldr	r1, [pc, #40]	; (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 800361c:	5ccb      	ldrb	r3, [r1, r3]
 800361e:	fa22 f303 	lsr.w	r3, r2, r3
 8003622:	4a09      	ldr	r2, [pc, #36]	; (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003626:	4b09      	ldr	r3, [pc, #36]	; (800364c <HAL_RCC_ClockConfig+0x1c8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f7fe f9da 	bl	80019e4 <HAL_InitTick>

  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40023c00 	.word	0x40023c00
 8003640:	40023800 	.word	0x40023800
 8003644:	08008e58 	.word	0x08008e58
 8003648:	20000000 	.word	0x20000000
 800364c:	20000004 	.word	0x20000004

08003650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003654:	b090      	sub	sp, #64	; 0x40
 8003656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	637b      	str	r3, [r7, #52]	; 0x34
 800365c:	2300      	movs	r3, #0
 800365e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003660:	2300      	movs	r3, #0
 8003662:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003668:	4b59      	ldr	r3, [pc, #356]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 030c 	and.w	r3, r3, #12
 8003670:	2b08      	cmp	r3, #8
 8003672:	d00d      	beq.n	8003690 <HAL_RCC_GetSysClockFreq+0x40>
 8003674:	2b08      	cmp	r3, #8
 8003676:	f200 80a1 	bhi.w	80037bc <HAL_RCC_GetSysClockFreq+0x16c>
 800367a:	2b00      	cmp	r3, #0
 800367c:	d002      	beq.n	8003684 <HAL_RCC_GetSysClockFreq+0x34>
 800367e:	2b04      	cmp	r3, #4
 8003680:	d003      	beq.n	800368a <HAL_RCC_GetSysClockFreq+0x3a>
 8003682:	e09b      	b.n	80037bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003684:	4b53      	ldr	r3, [pc, #332]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003686:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003688:	e09b      	b.n	80037c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800368a:	4b53      	ldr	r3, [pc, #332]	; (80037d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800368c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800368e:	e098      	b.n	80037c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003690:	4b4f      	ldr	r3, [pc, #316]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003698:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800369a:	4b4d      	ldr	r3, [pc, #308]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d028      	beq.n	80036f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036a6:	4b4a      	ldr	r3, [pc, #296]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	099b      	lsrs	r3, r3, #6
 80036ac:	2200      	movs	r2, #0
 80036ae:	623b      	str	r3, [r7, #32]
 80036b0:	627a      	str	r2, [r7, #36]	; 0x24
 80036b2:	6a3b      	ldr	r3, [r7, #32]
 80036b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80036b8:	2100      	movs	r1, #0
 80036ba:	4b47      	ldr	r3, [pc, #284]	; (80037d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80036bc:	fb03 f201 	mul.w	r2, r3, r1
 80036c0:	2300      	movs	r3, #0
 80036c2:	fb00 f303 	mul.w	r3, r0, r3
 80036c6:	4413      	add	r3, r2
 80036c8:	4a43      	ldr	r2, [pc, #268]	; (80037d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80036ca:	fba0 1202 	umull	r1, r2, r0, r2
 80036ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80036d0:	460a      	mov	r2, r1
 80036d2:	62ba      	str	r2, [r7, #40]	; 0x28
 80036d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036d6:	4413      	add	r3, r2
 80036d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036dc:	2200      	movs	r2, #0
 80036de:	61bb      	str	r3, [r7, #24]
 80036e0:	61fa      	str	r2, [r7, #28]
 80036e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80036ea:	f7fc fe19 	bl	8000320 <__aeabi_uldivmod>
 80036ee:	4602      	mov	r2, r0
 80036f0:	460b      	mov	r3, r1
 80036f2:	4613      	mov	r3, r2
 80036f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036f6:	e053      	b.n	80037a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036f8:	4b35      	ldr	r3, [pc, #212]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	099b      	lsrs	r3, r3, #6
 80036fe:	2200      	movs	r2, #0
 8003700:	613b      	str	r3, [r7, #16]
 8003702:	617a      	str	r2, [r7, #20]
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800370a:	f04f 0b00 	mov.w	fp, #0
 800370e:	4652      	mov	r2, sl
 8003710:	465b      	mov	r3, fp
 8003712:	f04f 0000 	mov.w	r0, #0
 8003716:	f04f 0100 	mov.w	r1, #0
 800371a:	0159      	lsls	r1, r3, #5
 800371c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003720:	0150      	lsls	r0, r2, #5
 8003722:	4602      	mov	r2, r0
 8003724:	460b      	mov	r3, r1
 8003726:	ebb2 080a 	subs.w	r8, r2, sl
 800372a:	eb63 090b 	sbc.w	r9, r3, fp
 800372e:	f04f 0200 	mov.w	r2, #0
 8003732:	f04f 0300 	mov.w	r3, #0
 8003736:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800373a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800373e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003742:	ebb2 0408 	subs.w	r4, r2, r8
 8003746:	eb63 0509 	sbc.w	r5, r3, r9
 800374a:	f04f 0200 	mov.w	r2, #0
 800374e:	f04f 0300 	mov.w	r3, #0
 8003752:	00eb      	lsls	r3, r5, #3
 8003754:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003758:	00e2      	lsls	r2, r4, #3
 800375a:	4614      	mov	r4, r2
 800375c:	461d      	mov	r5, r3
 800375e:	eb14 030a 	adds.w	r3, r4, sl
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	eb45 030b 	adc.w	r3, r5, fp
 8003768:	607b      	str	r3, [r7, #4]
 800376a:	f04f 0200 	mov.w	r2, #0
 800376e:	f04f 0300 	mov.w	r3, #0
 8003772:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003776:	4629      	mov	r1, r5
 8003778:	028b      	lsls	r3, r1, #10
 800377a:	4621      	mov	r1, r4
 800377c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003780:	4621      	mov	r1, r4
 8003782:	028a      	lsls	r2, r1, #10
 8003784:	4610      	mov	r0, r2
 8003786:	4619      	mov	r1, r3
 8003788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800378a:	2200      	movs	r2, #0
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	60fa      	str	r2, [r7, #12]
 8003790:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003794:	f7fc fdc4 	bl	8000320 <__aeabi_uldivmod>
 8003798:	4602      	mov	r2, r0
 800379a:	460b      	mov	r3, r1
 800379c:	4613      	mov	r3, r2
 800379e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037a0:	4b0b      	ldr	r3, [pc, #44]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	0c1b      	lsrs	r3, r3, #16
 80037a6:	f003 0303 	and.w	r3, r3, #3
 80037aa:	3301      	adds	r3, #1
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80037b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037ba:	e002      	b.n	80037c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037bc:	4b05      	ldr	r3, [pc, #20]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80037be:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3740      	adds	r7, #64	; 0x40
 80037c8:	46bd      	mov	sp, r7
 80037ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037ce:	bf00      	nop
 80037d0:	40023800 	.word	0x40023800
 80037d4:	00f42400 	.word	0x00f42400
 80037d8:	017d7840 	.word	0x017d7840

080037dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037e0:	4b03      	ldr	r3, [pc, #12]	; (80037f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80037e2:	681b      	ldr	r3, [r3, #0]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	20000000 	.word	0x20000000

080037f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037f8:	f7ff fff0 	bl	80037dc <HAL_RCC_GetHCLKFreq>
 80037fc:	4602      	mov	r2, r0
 80037fe:	4b05      	ldr	r3, [pc, #20]	; (8003814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	0a9b      	lsrs	r3, r3, #10
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	4903      	ldr	r1, [pc, #12]	; (8003818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800380a:	5ccb      	ldrb	r3, [r1, r3]
 800380c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003810:	4618      	mov	r0, r3
 8003812:	bd80      	pop	{r7, pc}
 8003814:	40023800 	.word	0x40023800
 8003818:	08008e68 	.word	0x08008e68

0800381c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003820:	f7ff ffdc 	bl	80037dc <HAL_RCC_GetHCLKFreq>
 8003824:	4602      	mov	r2, r0
 8003826:	4b05      	ldr	r3, [pc, #20]	; (800383c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	0b5b      	lsrs	r3, r3, #13
 800382c:	f003 0307 	and.w	r3, r3, #7
 8003830:	4903      	ldr	r1, [pc, #12]	; (8003840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003832:	5ccb      	ldrb	r3, [r1, r3]
 8003834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003838:	4618      	mov	r0, r3
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40023800 	.word	0x40023800
 8003840:	08008e68 	.word	0x08008e68

08003844 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e07b      	b.n	800394e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	2b00      	cmp	r3, #0
 800385c:	d108      	bne.n	8003870 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003866:	d009      	beq.n	800387c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	61da      	str	r2, [r3, #28]
 800386e:	e005      	b.n	800387c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d106      	bne.n	800389c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f7fd ff24 	bl	80016e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2202      	movs	r2, #2
 80038a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80038c4:	431a      	orrs	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038ce:	431a      	orrs	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	431a      	orrs	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	431a      	orrs	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003900:	ea42 0103 	orr.w	r1, r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003908:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	430a      	orrs	r2, r1
 8003912:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	0c1b      	lsrs	r3, r3, #16
 800391a:	f003 0104 	and.w	r1, r3, #4
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003922:	f003 0210 	and.w	r2, r3, #16
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	430a      	orrs	r2, r1
 800392c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	69da      	ldr	r2, [r3, #28]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800393c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b082      	sub	sp, #8
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e041      	b.n	80039ec <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d106      	bne.n	8003982 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f7fd fef9 	bl	8001774 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2202      	movs	r2, #2
 8003986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	3304      	adds	r3, #4
 8003992:	4619      	mov	r1, r3
 8003994:	4610      	mov	r0, r2
 8003996:	f000 fa25 	bl	8003de4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2201      	movs	r2, #1
 80039a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3708      	adds	r7, #8
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d122      	bne.n	8003a50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d11b      	bne.n	8003a50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f06f 0202 	mvn.w	r2, #2
 8003a20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 f9b5 	bl	8003da6 <HAL_TIM_IC_CaptureCallback>
 8003a3c:	e005      	b.n	8003a4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 f9a7 	bl	8003d92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f000 f9b8 	bl	8003dba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d122      	bne.n	8003aa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	d11b      	bne.n	8003aa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f06f 0204 	mvn.w	r2, #4
 8003a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d003      	beq.n	8003a92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 f98b 	bl	8003da6 <HAL_TIM_IC_CaptureCallback>
 8003a90:	e005      	b.n	8003a9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f97d 	bl	8003d92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 f98e 	bl	8003dba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	f003 0308 	and.w	r3, r3, #8
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d122      	bne.n	8003af8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	d11b      	bne.n	8003af8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f06f 0208 	mvn.w	r2, #8
 8003ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2204      	movs	r2, #4
 8003ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f961 	bl	8003da6 <HAL_TIM_IC_CaptureCallback>
 8003ae4:	e005      	b.n	8003af2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f953 	bl	8003d92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f964 	bl	8003dba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	f003 0310 	and.w	r3, r3, #16
 8003b02:	2b10      	cmp	r3, #16
 8003b04:	d122      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	f003 0310 	and.w	r3, r3, #16
 8003b10:	2b10      	cmp	r3, #16
 8003b12:	d11b      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f06f 0210 	mvn.w	r2, #16
 8003b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2208      	movs	r2, #8
 8003b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d003      	beq.n	8003b3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f937 	bl	8003da6 <HAL_TIM_IC_CaptureCallback>
 8003b38:	e005      	b.n	8003b46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f929 	bl	8003d92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 f93a 	bl	8003dba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d10e      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d107      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f06f 0201 	mvn.w	r2, #1
 8003b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fd fc63 	bl	800143e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b82:	2b80      	cmp	r3, #128	; 0x80
 8003b84:	d10e      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b90:	2b80      	cmp	r3, #128	; 0x80
 8003b92:	d107      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fab2 	bl	8004108 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bae:	2b40      	cmp	r3, #64	; 0x40
 8003bb0:	d10e      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bbc:	2b40      	cmp	r3, #64	; 0x40
 8003bbe:	d107      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f8ff 	bl	8003dce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	691b      	ldr	r3, [r3, #16]
 8003bd6:	f003 0320 	and.w	r3, r3, #32
 8003bda:	2b20      	cmp	r3, #32
 8003bdc:	d10e      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b20      	cmp	r3, #32
 8003bea:	d107      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f06f 0220 	mvn.w	r2, #32
 8003bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 fa7c 	bl	80040f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bfc:	bf00      	nop
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_TIM_ConfigClockSource+0x1c>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e0b4      	b.n	8003d8a <HAL_TIM_ConfigClockSource+0x186>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c58:	d03e      	beq.n	8003cd8 <HAL_TIM_ConfigClockSource+0xd4>
 8003c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c5e:	f200 8087 	bhi.w	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
 8003c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c66:	f000 8086 	beq.w	8003d76 <HAL_TIM_ConfigClockSource+0x172>
 8003c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c6e:	d87f      	bhi.n	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
 8003c70:	2b70      	cmp	r3, #112	; 0x70
 8003c72:	d01a      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0xa6>
 8003c74:	2b70      	cmp	r3, #112	; 0x70
 8003c76:	d87b      	bhi.n	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
 8003c78:	2b60      	cmp	r3, #96	; 0x60
 8003c7a:	d050      	beq.n	8003d1e <HAL_TIM_ConfigClockSource+0x11a>
 8003c7c:	2b60      	cmp	r3, #96	; 0x60
 8003c7e:	d877      	bhi.n	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
 8003c80:	2b50      	cmp	r3, #80	; 0x50
 8003c82:	d03c      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0xfa>
 8003c84:	2b50      	cmp	r3, #80	; 0x50
 8003c86:	d873      	bhi.n	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
 8003c88:	2b40      	cmp	r3, #64	; 0x40
 8003c8a:	d058      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x13a>
 8003c8c:	2b40      	cmp	r3, #64	; 0x40
 8003c8e:	d86f      	bhi.n	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
 8003c90:	2b30      	cmp	r3, #48	; 0x30
 8003c92:	d064      	beq.n	8003d5e <HAL_TIM_ConfigClockSource+0x15a>
 8003c94:	2b30      	cmp	r3, #48	; 0x30
 8003c96:	d86b      	bhi.n	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
 8003c98:	2b20      	cmp	r3, #32
 8003c9a:	d060      	beq.n	8003d5e <HAL_TIM_ConfigClockSource+0x15a>
 8003c9c:	2b20      	cmp	r3, #32
 8003c9e:	d867      	bhi.n	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d05c      	beq.n	8003d5e <HAL_TIM_ConfigClockSource+0x15a>
 8003ca4:	2b10      	cmp	r3, #16
 8003ca6:	d05a      	beq.n	8003d5e <HAL_TIM_ConfigClockSource+0x15a>
 8003ca8:	e062      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6818      	ldr	r0, [r3, #0]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	6899      	ldr	r1, [r3, #8]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	f000 f98d 	bl	8003fd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ccc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68ba      	ldr	r2, [r7, #8]
 8003cd4:	609a      	str	r2, [r3, #8]
      break;
 8003cd6:	e04f      	b.n	8003d78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6818      	ldr	r0, [r3, #0]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	6899      	ldr	r1, [r3, #8]
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f000 f976 	bl	8003fd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689a      	ldr	r2, [r3, #8]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cfa:	609a      	str	r2, [r3, #8]
      break;
 8003cfc:	e03c      	b.n	8003d78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6818      	ldr	r0, [r3, #0]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	6859      	ldr	r1, [r3, #4]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	f000 f8ea 	bl	8003ee4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2150      	movs	r1, #80	; 0x50
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 f943 	bl	8003fa2 <TIM_ITRx_SetConfig>
      break;
 8003d1c:	e02c      	b.n	8003d78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6818      	ldr	r0, [r3, #0]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	6859      	ldr	r1, [r3, #4]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f000 f909 	bl	8003f42 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2160      	movs	r1, #96	; 0x60
 8003d36:	4618      	mov	r0, r3
 8003d38:	f000 f933 	bl	8003fa2 <TIM_ITRx_SetConfig>
      break;
 8003d3c:	e01c      	b.n	8003d78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	6859      	ldr	r1, [r3, #4]
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	f000 f8ca 	bl	8003ee4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2140      	movs	r1, #64	; 0x40
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 f923 	bl	8003fa2 <TIM_ITRx_SetConfig>
      break;
 8003d5c:	e00c      	b.n	8003d78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4619      	mov	r1, r3
 8003d68:	4610      	mov	r0, r2
 8003d6a:	f000 f91a 	bl	8003fa2 <TIM_ITRx_SetConfig>
      break;
 8003d6e:	e003      	b.n	8003d78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	73fb      	strb	r3, [r7, #15]
      break;
 8003d74:	e000      	b.n	8003d78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b083      	sub	sp, #12
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003dae:	bf00      	nop
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
	...

08003de4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a34      	ldr	r2, [pc, #208]	; (8003ec8 <TIM_Base_SetConfig+0xe4>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d00f      	beq.n	8003e1c <TIM_Base_SetConfig+0x38>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e02:	d00b      	beq.n	8003e1c <TIM_Base_SetConfig+0x38>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a31      	ldr	r2, [pc, #196]	; (8003ecc <TIM_Base_SetConfig+0xe8>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d007      	beq.n	8003e1c <TIM_Base_SetConfig+0x38>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a30      	ldr	r2, [pc, #192]	; (8003ed0 <TIM_Base_SetConfig+0xec>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d003      	beq.n	8003e1c <TIM_Base_SetConfig+0x38>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a2f      	ldr	r2, [pc, #188]	; (8003ed4 <TIM_Base_SetConfig+0xf0>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d108      	bne.n	8003e2e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a25      	ldr	r2, [pc, #148]	; (8003ec8 <TIM_Base_SetConfig+0xe4>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d01b      	beq.n	8003e6e <TIM_Base_SetConfig+0x8a>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e3c:	d017      	beq.n	8003e6e <TIM_Base_SetConfig+0x8a>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a22      	ldr	r2, [pc, #136]	; (8003ecc <TIM_Base_SetConfig+0xe8>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d013      	beq.n	8003e6e <TIM_Base_SetConfig+0x8a>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a21      	ldr	r2, [pc, #132]	; (8003ed0 <TIM_Base_SetConfig+0xec>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00f      	beq.n	8003e6e <TIM_Base_SetConfig+0x8a>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a20      	ldr	r2, [pc, #128]	; (8003ed4 <TIM_Base_SetConfig+0xf0>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d00b      	beq.n	8003e6e <TIM_Base_SetConfig+0x8a>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a1f      	ldr	r2, [pc, #124]	; (8003ed8 <TIM_Base_SetConfig+0xf4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d007      	beq.n	8003e6e <TIM_Base_SetConfig+0x8a>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a1e      	ldr	r2, [pc, #120]	; (8003edc <TIM_Base_SetConfig+0xf8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d003      	beq.n	8003e6e <TIM_Base_SetConfig+0x8a>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a1d      	ldr	r2, [pc, #116]	; (8003ee0 <TIM_Base_SetConfig+0xfc>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d108      	bne.n	8003e80 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a08      	ldr	r2, [pc, #32]	; (8003ec8 <TIM_Base_SetConfig+0xe4>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d103      	bne.n	8003eb4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	615a      	str	r2, [r3, #20]
}
 8003eba:	bf00      	nop
 8003ebc:	3714      	adds	r7, #20
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	40010000 	.word	0x40010000
 8003ecc:	40000400 	.word	0x40000400
 8003ed0:	40000800 	.word	0x40000800
 8003ed4:	40000c00 	.word	0x40000c00
 8003ed8:	40014000 	.word	0x40014000
 8003edc:	40014400 	.word	0x40014400
 8003ee0:	40014800 	.word	0x40014800

08003ee4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b087      	sub	sp, #28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a1b      	ldr	r3, [r3, #32]
 8003ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	f023 0201 	bic.w	r2, r3, #1
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	011b      	lsls	r3, r3, #4
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f023 030a 	bic.w	r3, r3, #10
 8003f20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	621a      	str	r2, [r3, #32]
}
 8003f36:	bf00      	nop
 8003f38:	371c      	adds	r7, #28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b087      	sub	sp, #28
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	f023 0210 	bic.w	r2, r3, #16
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	031b      	lsls	r3, r3, #12
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	011b      	lsls	r3, r3, #4
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	621a      	str	r2, [r3, #32]
}
 8003f96:	bf00      	nop
 8003f98:	371c      	adds	r7, #28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr

08003fa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b085      	sub	sp, #20
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f043 0307 	orr.w	r3, r3, #7
 8003fc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68fa      	ldr	r2, [r7, #12]
 8003fca:	609a      	str	r2, [r3, #8]
}
 8003fcc:	bf00      	nop
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b087      	sub	sp, #28
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ff2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	021a      	lsls	r2, r3, #8
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	4313      	orrs	r3, r2
 8004004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	609a      	str	r2, [r3, #8]
}
 800400c:	bf00      	nop
 800400e:	371c      	adds	r7, #28
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004028:	2b01      	cmp	r3, #1
 800402a:	d101      	bne.n	8004030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800402c:	2302      	movs	r3, #2
 800402e:	e050      	b.n	80040d2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2202      	movs	r2, #2
 800403c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004056:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	4313      	orrs	r3, r2
 8004060:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a1c      	ldr	r2, [pc, #112]	; (80040e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d018      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800407c:	d013      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a18      	ldr	r2, [pc, #96]	; (80040e4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d00e      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a16      	ldr	r2, [pc, #88]	; (80040e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d009      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a15      	ldr	r2, [pc, #84]	; (80040ec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d004      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a13      	ldr	r2, [pc, #76]	; (80040f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d10c      	bne.n	80040c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40010000 	.word	0x40010000
 80040e4:	40000400 	.word	0x40000400
 80040e8:	40000800 	.word	0x40000800
 80040ec:	40000c00 	.word	0x40000c00
 80040f0:	40014000 	.word	0x40014000

080040f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e03f      	b.n	80041ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d106      	bne.n	8004148 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7fd fb3e 	bl	80017c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2224      	movs	r2, #36	; 0x24
 800414c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68da      	ldr	r2, [r3, #12]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800415e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f929 	bl	80043b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	691a      	ldr	r2, [r3, #16]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004174:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695a      	ldr	r2, [r3, #20]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004184:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68da      	ldr	r2, [r3, #12]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004194:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3708      	adds	r7, #8
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b08a      	sub	sp, #40	; 0x28
 80041ba:	af02      	add	r7, sp, #8
 80041bc:	60f8      	str	r0, [r7, #12]
 80041be:	60b9      	str	r1, [r7, #8]
 80041c0:	603b      	str	r3, [r7, #0]
 80041c2:	4613      	mov	r3, r2
 80041c4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b20      	cmp	r3, #32
 80041d4:	d17c      	bne.n	80042d0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d002      	beq.n	80041e2 <HAL_UART_Transmit+0x2c>
 80041dc:	88fb      	ldrh	r3, [r7, #6]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e075      	b.n	80042d2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d101      	bne.n	80041f4 <HAL_UART_Transmit+0x3e>
 80041f0:	2302      	movs	r3, #2
 80041f2:	e06e      	b.n	80042d2 <HAL_UART_Transmit+0x11c>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2221      	movs	r2, #33	; 0x21
 8004206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800420a:	f7fd fc2f 	bl	8001a6c <HAL_GetTick>
 800420e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	88fa      	ldrh	r2, [r7, #6]
 8004214:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	88fa      	ldrh	r2, [r7, #6]
 800421a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004224:	d108      	bne.n	8004238 <HAL_UART_Transmit+0x82>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d104      	bne.n	8004238 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800422e:	2300      	movs	r3, #0
 8004230:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	61bb      	str	r3, [r7, #24]
 8004236:	e003      	b.n	8004240 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800423c:	2300      	movs	r3, #0
 800423e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004248:	e02a      	b.n	80042a0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	9300      	str	r3, [sp, #0]
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2200      	movs	r2, #0
 8004252:	2180      	movs	r1, #128	; 0x80
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f000 f840 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e036      	b.n	80042d2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10b      	bne.n	8004282 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800426a:	69bb      	ldr	r3, [r7, #24]
 800426c:	881b      	ldrh	r3, [r3, #0]
 800426e:	461a      	mov	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004278:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	3302      	adds	r3, #2
 800427e:	61bb      	str	r3, [r7, #24]
 8004280:	e007      	b.n	8004292 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	781a      	ldrb	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	3301      	adds	r3, #1
 8004290:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004296:	b29b      	uxth	r3, r3
 8004298:	3b01      	subs	r3, #1
 800429a:	b29a      	uxth	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1cf      	bne.n	800424a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	2200      	movs	r2, #0
 80042b2:	2140      	movs	r1, #64	; 0x40
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f000 f810 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e006      	b.n	80042d2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80042cc:	2300      	movs	r3, #0
 80042ce:	e000      	b.n	80042d2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80042d0:	2302      	movs	r3, #2
  }
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3720      	adds	r7, #32
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b090      	sub	sp, #64	; 0x40
 80042de:	af00      	add	r7, sp, #0
 80042e0:	60f8      	str	r0, [r7, #12]
 80042e2:	60b9      	str	r1, [r7, #8]
 80042e4:	603b      	str	r3, [r7, #0]
 80042e6:	4613      	mov	r3, r2
 80042e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ea:	e050      	b.n	800438e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f2:	d04c      	beq.n	800438e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80042f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d007      	beq.n	800430a <UART_WaitOnFlagUntilTimeout+0x30>
 80042fa:	f7fd fbb7 	bl	8001a6c <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004306:	429a      	cmp	r2, r3
 8004308:	d241      	bcs.n	800438e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	330c      	adds	r3, #12
 8004310:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004314:	e853 3f00 	ldrex	r3, [r3]
 8004318:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800431a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004320:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	330c      	adds	r3, #12
 8004328:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800432a:	637a      	str	r2, [r7, #52]	; 0x34
 800432c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004330:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004332:	e841 2300 	strex	r3, r2, [r1]
 8004336:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1e5      	bne.n	800430a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3314      	adds	r3, #20
 8004344:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	e853 3f00 	ldrex	r3, [r3]
 800434c:	613b      	str	r3, [r7, #16]
   return(result);
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	f023 0301 	bic.w	r3, r3, #1
 8004354:	63bb      	str	r3, [r7, #56]	; 0x38
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3314      	adds	r3, #20
 800435c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800435e:	623a      	str	r2, [r7, #32]
 8004360:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004362:	69f9      	ldr	r1, [r7, #28]
 8004364:	6a3a      	ldr	r2, [r7, #32]
 8004366:	e841 2300 	strex	r3, r2, [r1]
 800436a:	61bb      	str	r3, [r7, #24]
   return(result);
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1e5      	bne.n	800433e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2220      	movs	r2, #32
 800437e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e00f      	b.n	80043ae <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	4013      	ands	r3, r2
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	429a      	cmp	r2, r3
 800439c:	bf0c      	ite	eq
 800439e:	2301      	moveq	r3, #1
 80043a0:	2300      	movne	r3, #0
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	461a      	mov	r2, r3
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d09f      	beq.n	80042ec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3740      	adds	r7, #64	; 0x40
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
	...

080043b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043bc:	b0c0      	sub	sp, #256	; 0x100
 80043be:	af00      	add	r7, sp, #0
 80043c0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80043d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043d4:	68d9      	ldr	r1, [r3, #12]
 80043d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	ea40 0301 	orr.w	r3, r0, r1
 80043e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80043e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	431a      	orrs	r2, r3
 80043f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	431a      	orrs	r2, r3
 80043f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043fc:	69db      	ldr	r3, [r3, #28]
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004410:	f021 010c 	bic.w	r1, r1, #12
 8004414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800441e:	430b      	orrs	r3, r1
 8004420:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800442e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004432:	6999      	ldr	r1, [r3, #24]
 8004434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	ea40 0301 	orr.w	r3, r0, r1
 800443e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	4b8f      	ldr	r3, [pc, #572]	; (8004684 <UART_SetConfig+0x2cc>)
 8004448:	429a      	cmp	r2, r3
 800444a:	d005      	beq.n	8004458 <UART_SetConfig+0xa0>
 800444c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	4b8d      	ldr	r3, [pc, #564]	; (8004688 <UART_SetConfig+0x2d0>)
 8004454:	429a      	cmp	r2, r3
 8004456:	d104      	bne.n	8004462 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004458:	f7ff f9e0 	bl	800381c <HAL_RCC_GetPCLK2Freq>
 800445c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004460:	e003      	b.n	800446a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004462:	f7ff f9c7 	bl	80037f4 <HAL_RCC_GetPCLK1Freq>
 8004466:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800446a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800446e:	69db      	ldr	r3, [r3, #28]
 8004470:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004474:	f040 810c 	bne.w	8004690 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800447c:	2200      	movs	r2, #0
 800447e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004482:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004486:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800448a:	4622      	mov	r2, r4
 800448c:	462b      	mov	r3, r5
 800448e:	1891      	adds	r1, r2, r2
 8004490:	65b9      	str	r1, [r7, #88]	; 0x58
 8004492:	415b      	adcs	r3, r3
 8004494:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004496:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800449a:	4621      	mov	r1, r4
 800449c:	eb12 0801 	adds.w	r8, r2, r1
 80044a0:	4629      	mov	r1, r5
 80044a2:	eb43 0901 	adc.w	r9, r3, r1
 80044a6:	f04f 0200 	mov.w	r2, #0
 80044aa:	f04f 0300 	mov.w	r3, #0
 80044ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044ba:	4690      	mov	r8, r2
 80044bc:	4699      	mov	r9, r3
 80044be:	4623      	mov	r3, r4
 80044c0:	eb18 0303 	adds.w	r3, r8, r3
 80044c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80044c8:	462b      	mov	r3, r5
 80044ca:	eb49 0303 	adc.w	r3, r9, r3
 80044ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80044d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80044de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80044e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80044e6:	460b      	mov	r3, r1
 80044e8:	18db      	adds	r3, r3, r3
 80044ea:	653b      	str	r3, [r7, #80]	; 0x50
 80044ec:	4613      	mov	r3, r2
 80044ee:	eb42 0303 	adc.w	r3, r2, r3
 80044f2:	657b      	str	r3, [r7, #84]	; 0x54
 80044f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80044f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80044fc:	f7fb ff10 	bl	8000320 <__aeabi_uldivmod>
 8004500:	4602      	mov	r2, r0
 8004502:	460b      	mov	r3, r1
 8004504:	4b61      	ldr	r3, [pc, #388]	; (800468c <UART_SetConfig+0x2d4>)
 8004506:	fba3 2302 	umull	r2, r3, r3, r2
 800450a:	095b      	lsrs	r3, r3, #5
 800450c:	011c      	lsls	r4, r3, #4
 800450e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004512:	2200      	movs	r2, #0
 8004514:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004518:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800451c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004520:	4642      	mov	r2, r8
 8004522:	464b      	mov	r3, r9
 8004524:	1891      	adds	r1, r2, r2
 8004526:	64b9      	str	r1, [r7, #72]	; 0x48
 8004528:	415b      	adcs	r3, r3
 800452a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800452c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004530:	4641      	mov	r1, r8
 8004532:	eb12 0a01 	adds.w	sl, r2, r1
 8004536:	4649      	mov	r1, r9
 8004538:	eb43 0b01 	adc.w	fp, r3, r1
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004548:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800454c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004550:	4692      	mov	sl, r2
 8004552:	469b      	mov	fp, r3
 8004554:	4643      	mov	r3, r8
 8004556:	eb1a 0303 	adds.w	r3, sl, r3
 800455a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800455e:	464b      	mov	r3, r9
 8004560:	eb4b 0303 	adc.w	r3, fp, r3
 8004564:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004574:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004578:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800457c:	460b      	mov	r3, r1
 800457e:	18db      	adds	r3, r3, r3
 8004580:	643b      	str	r3, [r7, #64]	; 0x40
 8004582:	4613      	mov	r3, r2
 8004584:	eb42 0303 	adc.w	r3, r2, r3
 8004588:	647b      	str	r3, [r7, #68]	; 0x44
 800458a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800458e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004592:	f7fb fec5 	bl	8000320 <__aeabi_uldivmod>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4611      	mov	r1, r2
 800459c:	4b3b      	ldr	r3, [pc, #236]	; (800468c <UART_SetConfig+0x2d4>)
 800459e:	fba3 2301 	umull	r2, r3, r3, r1
 80045a2:	095b      	lsrs	r3, r3, #5
 80045a4:	2264      	movs	r2, #100	; 0x64
 80045a6:	fb02 f303 	mul.w	r3, r2, r3
 80045aa:	1acb      	subs	r3, r1, r3
 80045ac:	00db      	lsls	r3, r3, #3
 80045ae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80045b2:	4b36      	ldr	r3, [pc, #216]	; (800468c <UART_SetConfig+0x2d4>)
 80045b4:	fba3 2302 	umull	r2, r3, r3, r2
 80045b8:	095b      	lsrs	r3, r3, #5
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045c0:	441c      	add	r4, r3
 80045c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045c6:	2200      	movs	r2, #0
 80045c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80045cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80045d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80045d4:	4642      	mov	r2, r8
 80045d6:	464b      	mov	r3, r9
 80045d8:	1891      	adds	r1, r2, r2
 80045da:	63b9      	str	r1, [r7, #56]	; 0x38
 80045dc:	415b      	adcs	r3, r3
 80045de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80045e4:	4641      	mov	r1, r8
 80045e6:	1851      	adds	r1, r2, r1
 80045e8:	6339      	str	r1, [r7, #48]	; 0x30
 80045ea:	4649      	mov	r1, r9
 80045ec:	414b      	adcs	r3, r1
 80045ee:	637b      	str	r3, [r7, #52]	; 0x34
 80045f0:	f04f 0200 	mov.w	r2, #0
 80045f4:	f04f 0300 	mov.w	r3, #0
 80045f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80045fc:	4659      	mov	r1, fp
 80045fe:	00cb      	lsls	r3, r1, #3
 8004600:	4651      	mov	r1, sl
 8004602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004606:	4651      	mov	r1, sl
 8004608:	00ca      	lsls	r2, r1, #3
 800460a:	4610      	mov	r0, r2
 800460c:	4619      	mov	r1, r3
 800460e:	4603      	mov	r3, r0
 8004610:	4642      	mov	r2, r8
 8004612:	189b      	adds	r3, r3, r2
 8004614:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004618:	464b      	mov	r3, r9
 800461a:	460a      	mov	r2, r1
 800461c:	eb42 0303 	adc.w	r3, r2, r3
 8004620:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004630:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004634:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004638:	460b      	mov	r3, r1
 800463a:	18db      	adds	r3, r3, r3
 800463c:	62bb      	str	r3, [r7, #40]	; 0x28
 800463e:	4613      	mov	r3, r2
 8004640:	eb42 0303 	adc.w	r3, r2, r3
 8004644:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004646:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800464a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800464e:	f7fb fe67 	bl	8000320 <__aeabi_uldivmod>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	4b0d      	ldr	r3, [pc, #52]	; (800468c <UART_SetConfig+0x2d4>)
 8004658:	fba3 1302 	umull	r1, r3, r3, r2
 800465c:	095b      	lsrs	r3, r3, #5
 800465e:	2164      	movs	r1, #100	; 0x64
 8004660:	fb01 f303 	mul.w	r3, r1, r3
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	00db      	lsls	r3, r3, #3
 8004668:	3332      	adds	r3, #50	; 0x32
 800466a:	4a08      	ldr	r2, [pc, #32]	; (800468c <UART_SetConfig+0x2d4>)
 800466c:	fba2 2303 	umull	r2, r3, r2, r3
 8004670:	095b      	lsrs	r3, r3, #5
 8004672:	f003 0207 	and.w	r2, r3, #7
 8004676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4422      	add	r2, r4
 800467e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004680:	e105      	b.n	800488e <UART_SetConfig+0x4d6>
 8004682:	bf00      	nop
 8004684:	40011000 	.word	0x40011000
 8004688:	40011400 	.word	0x40011400
 800468c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004690:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004694:	2200      	movs	r2, #0
 8004696:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800469a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800469e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80046a2:	4642      	mov	r2, r8
 80046a4:	464b      	mov	r3, r9
 80046a6:	1891      	adds	r1, r2, r2
 80046a8:	6239      	str	r1, [r7, #32]
 80046aa:	415b      	adcs	r3, r3
 80046ac:	627b      	str	r3, [r7, #36]	; 0x24
 80046ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80046b2:	4641      	mov	r1, r8
 80046b4:	1854      	adds	r4, r2, r1
 80046b6:	4649      	mov	r1, r9
 80046b8:	eb43 0501 	adc.w	r5, r3, r1
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	00eb      	lsls	r3, r5, #3
 80046c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046ca:	00e2      	lsls	r2, r4, #3
 80046cc:	4614      	mov	r4, r2
 80046ce:	461d      	mov	r5, r3
 80046d0:	4643      	mov	r3, r8
 80046d2:	18e3      	adds	r3, r4, r3
 80046d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80046d8:	464b      	mov	r3, r9
 80046da:	eb45 0303 	adc.w	r3, r5, r3
 80046de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80046e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80046ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80046f2:	f04f 0200 	mov.w	r2, #0
 80046f6:	f04f 0300 	mov.w	r3, #0
 80046fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80046fe:	4629      	mov	r1, r5
 8004700:	008b      	lsls	r3, r1, #2
 8004702:	4621      	mov	r1, r4
 8004704:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004708:	4621      	mov	r1, r4
 800470a:	008a      	lsls	r2, r1, #2
 800470c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004710:	f7fb fe06 	bl	8000320 <__aeabi_uldivmod>
 8004714:	4602      	mov	r2, r0
 8004716:	460b      	mov	r3, r1
 8004718:	4b60      	ldr	r3, [pc, #384]	; (800489c <UART_SetConfig+0x4e4>)
 800471a:	fba3 2302 	umull	r2, r3, r3, r2
 800471e:	095b      	lsrs	r3, r3, #5
 8004720:	011c      	lsls	r4, r3, #4
 8004722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004726:	2200      	movs	r2, #0
 8004728:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800472c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004730:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004734:	4642      	mov	r2, r8
 8004736:	464b      	mov	r3, r9
 8004738:	1891      	adds	r1, r2, r2
 800473a:	61b9      	str	r1, [r7, #24]
 800473c:	415b      	adcs	r3, r3
 800473e:	61fb      	str	r3, [r7, #28]
 8004740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004744:	4641      	mov	r1, r8
 8004746:	1851      	adds	r1, r2, r1
 8004748:	6139      	str	r1, [r7, #16]
 800474a:	4649      	mov	r1, r9
 800474c:	414b      	adcs	r3, r1
 800474e:	617b      	str	r3, [r7, #20]
 8004750:	f04f 0200 	mov.w	r2, #0
 8004754:	f04f 0300 	mov.w	r3, #0
 8004758:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800475c:	4659      	mov	r1, fp
 800475e:	00cb      	lsls	r3, r1, #3
 8004760:	4651      	mov	r1, sl
 8004762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004766:	4651      	mov	r1, sl
 8004768:	00ca      	lsls	r2, r1, #3
 800476a:	4610      	mov	r0, r2
 800476c:	4619      	mov	r1, r3
 800476e:	4603      	mov	r3, r0
 8004770:	4642      	mov	r2, r8
 8004772:	189b      	adds	r3, r3, r2
 8004774:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004778:	464b      	mov	r3, r9
 800477a:	460a      	mov	r2, r1
 800477c:	eb42 0303 	adc.w	r3, r2, r3
 8004780:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	67bb      	str	r3, [r7, #120]	; 0x78
 800478e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004790:	f04f 0200 	mov.w	r2, #0
 8004794:	f04f 0300 	mov.w	r3, #0
 8004798:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800479c:	4649      	mov	r1, r9
 800479e:	008b      	lsls	r3, r1, #2
 80047a0:	4641      	mov	r1, r8
 80047a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047a6:	4641      	mov	r1, r8
 80047a8:	008a      	lsls	r2, r1, #2
 80047aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80047ae:	f7fb fdb7 	bl	8000320 <__aeabi_uldivmod>
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	4b39      	ldr	r3, [pc, #228]	; (800489c <UART_SetConfig+0x4e4>)
 80047b8:	fba3 1302 	umull	r1, r3, r3, r2
 80047bc:	095b      	lsrs	r3, r3, #5
 80047be:	2164      	movs	r1, #100	; 0x64
 80047c0:	fb01 f303 	mul.w	r3, r1, r3
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	011b      	lsls	r3, r3, #4
 80047c8:	3332      	adds	r3, #50	; 0x32
 80047ca:	4a34      	ldr	r2, [pc, #208]	; (800489c <UART_SetConfig+0x4e4>)
 80047cc:	fba2 2303 	umull	r2, r3, r2, r3
 80047d0:	095b      	lsrs	r3, r3, #5
 80047d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047d6:	441c      	add	r4, r3
 80047d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047dc:	2200      	movs	r2, #0
 80047de:	673b      	str	r3, [r7, #112]	; 0x70
 80047e0:	677a      	str	r2, [r7, #116]	; 0x74
 80047e2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80047e6:	4642      	mov	r2, r8
 80047e8:	464b      	mov	r3, r9
 80047ea:	1891      	adds	r1, r2, r2
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	415b      	adcs	r3, r3
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047f6:	4641      	mov	r1, r8
 80047f8:	1851      	adds	r1, r2, r1
 80047fa:	6039      	str	r1, [r7, #0]
 80047fc:	4649      	mov	r1, r9
 80047fe:	414b      	adcs	r3, r1
 8004800:	607b      	str	r3, [r7, #4]
 8004802:	f04f 0200 	mov.w	r2, #0
 8004806:	f04f 0300 	mov.w	r3, #0
 800480a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800480e:	4659      	mov	r1, fp
 8004810:	00cb      	lsls	r3, r1, #3
 8004812:	4651      	mov	r1, sl
 8004814:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004818:	4651      	mov	r1, sl
 800481a:	00ca      	lsls	r2, r1, #3
 800481c:	4610      	mov	r0, r2
 800481e:	4619      	mov	r1, r3
 8004820:	4603      	mov	r3, r0
 8004822:	4642      	mov	r2, r8
 8004824:	189b      	adds	r3, r3, r2
 8004826:	66bb      	str	r3, [r7, #104]	; 0x68
 8004828:	464b      	mov	r3, r9
 800482a:	460a      	mov	r2, r1
 800482c:	eb42 0303 	adc.w	r3, r2, r3
 8004830:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	663b      	str	r3, [r7, #96]	; 0x60
 800483c:	667a      	str	r2, [r7, #100]	; 0x64
 800483e:	f04f 0200 	mov.w	r2, #0
 8004842:	f04f 0300 	mov.w	r3, #0
 8004846:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800484a:	4649      	mov	r1, r9
 800484c:	008b      	lsls	r3, r1, #2
 800484e:	4641      	mov	r1, r8
 8004850:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004854:	4641      	mov	r1, r8
 8004856:	008a      	lsls	r2, r1, #2
 8004858:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800485c:	f7fb fd60 	bl	8000320 <__aeabi_uldivmod>
 8004860:	4602      	mov	r2, r0
 8004862:	460b      	mov	r3, r1
 8004864:	4b0d      	ldr	r3, [pc, #52]	; (800489c <UART_SetConfig+0x4e4>)
 8004866:	fba3 1302 	umull	r1, r3, r3, r2
 800486a:	095b      	lsrs	r3, r3, #5
 800486c:	2164      	movs	r1, #100	; 0x64
 800486e:	fb01 f303 	mul.w	r3, r1, r3
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	3332      	adds	r3, #50	; 0x32
 8004878:	4a08      	ldr	r2, [pc, #32]	; (800489c <UART_SetConfig+0x4e4>)
 800487a:	fba2 2303 	umull	r2, r3, r2, r3
 800487e:	095b      	lsrs	r3, r3, #5
 8004880:	f003 020f 	and.w	r2, r3, #15
 8004884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4422      	add	r2, r4
 800488c:	609a      	str	r2, [r3, #8]
}
 800488e:	bf00      	nop
 8004890:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004894:	46bd      	mov	sp, r7
 8004896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800489a:	bf00      	nop
 800489c:	51eb851f 	.word	0x51eb851f

080048a0 <__NVIC_SetPriority>:
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	4603      	mov	r3, r0
 80048a8:	6039      	str	r1, [r7, #0]
 80048aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	db0a      	blt.n	80048ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	b2da      	uxtb	r2, r3
 80048b8:	490c      	ldr	r1, [pc, #48]	; (80048ec <__NVIC_SetPriority+0x4c>)
 80048ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048be:	0112      	lsls	r2, r2, #4
 80048c0:	b2d2      	uxtb	r2, r2
 80048c2:	440b      	add	r3, r1
 80048c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80048c8:	e00a      	b.n	80048e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	b2da      	uxtb	r2, r3
 80048ce:	4908      	ldr	r1, [pc, #32]	; (80048f0 <__NVIC_SetPriority+0x50>)
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	3b04      	subs	r3, #4
 80048d8:	0112      	lsls	r2, r2, #4
 80048da:	b2d2      	uxtb	r2, r2
 80048dc:	440b      	add	r3, r1
 80048de:	761a      	strb	r2, [r3, #24]
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr
 80048ec:	e000e100 	.word	0xe000e100
 80048f0:	e000ed00 	.word	0xe000ed00

080048f4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80048f8:	2100      	movs	r1, #0
 80048fa:	f06f 0004 	mvn.w	r0, #4
 80048fe:	f7ff ffcf 	bl	80048a0 <__NVIC_SetPriority>
#endif
}
 8004902:	bf00      	nop
 8004904:	bd80      	pop	{r7, pc}
	...

08004908 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800490e:	f3ef 8305 	mrs	r3, IPSR
 8004912:	603b      	str	r3, [r7, #0]
  return(result);
 8004914:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800491a:	f06f 0305 	mvn.w	r3, #5
 800491e:	607b      	str	r3, [r7, #4]
 8004920:	e00c      	b.n	800493c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004922:	4b0a      	ldr	r3, [pc, #40]	; (800494c <osKernelInitialize+0x44>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d105      	bne.n	8004936 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800492a:	4b08      	ldr	r3, [pc, #32]	; (800494c <osKernelInitialize+0x44>)
 800492c:	2201      	movs	r2, #1
 800492e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004930:	2300      	movs	r3, #0
 8004932:	607b      	str	r3, [r7, #4]
 8004934:	e002      	b.n	800493c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004936:	f04f 33ff 	mov.w	r3, #4294967295
 800493a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800493c:	687b      	ldr	r3, [r7, #4]
}
 800493e:	4618      	mov	r0, r3
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	20000288 	.word	0x20000288

08004950 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004956:	f3ef 8305 	mrs	r3, IPSR
 800495a:	603b      	str	r3, [r7, #0]
  return(result);
 800495c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004962:	f06f 0305 	mvn.w	r3, #5
 8004966:	607b      	str	r3, [r7, #4]
 8004968:	e010      	b.n	800498c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800496a:	4b0b      	ldr	r3, [pc, #44]	; (8004998 <osKernelStart+0x48>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d109      	bne.n	8004986 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004972:	f7ff ffbf 	bl	80048f4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004976:	4b08      	ldr	r3, [pc, #32]	; (8004998 <osKernelStart+0x48>)
 8004978:	2202      	movs	r2, #2
 800497a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800497c:	f001 fedc 	bl	8006738 <vTaskStartScheduler>
      stat = osOK;
 8004980:	2300      	movs	r3, #0
 8004982:	607b      	str	r3, [r7, #4]
 8004984:	e002      	b.n	800498c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004986:	f04f 33ff 	mov.w	r3, #4294967295
 800498a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800498c:	687b      	ldr	r3, [r7, #4]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3708      	adds	r7, #8
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	20000288 	.word	0x20000288

0800499c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800499c:	b580      	push	{r7, lr}
 800499e:	b08e      	sub	sp, #56	; 0x38
 80049a0:	af04      	add	r7, sp, #16
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80049a8:	2300      	movs	r3, #0
 80049aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049ac:	f3ef 8305 	mrs	r3, IPSR
 80049b0:	617b      	str	r3, [r7, #20]
  return(result);
 80049b2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d17e      	bne.n	8004ab6 <osThreadNew+0x11a>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d07b      	beq.n	8004ab6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80049be:	2380      	movs	r3, #128	; 0x80
 80049c0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80049c2:	2318      	movs	r3, #24
 80049c4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80049c6:	2300      	movs	r3, #0
 80049c8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80049ca:	f04f 33ff 	mov.w	r3, #4294967295
 80049ce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d045      	beq.n	8004a62 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <osThreadNew+0x48>
        name = attr->name;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d002      	beq.n	80049f2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d008      	beq.n	8004a0a <osThreadNew+0x6e>
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	2b38      	cmp	r3, #56	; 0x38
 80049fc:	d805      	bhi.n	8004a0a <osThreadNew+0x6e>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <osThreadNew+0x72>
        return (NULL);
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	e054      	b.n	8004ab8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d003      	beq.n	8004a1e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	089b      	lsrs	r3, r3, #2
 8004a1c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00e      	beq.n	8004a44 <osThreadNew+0xa8>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	2bbb      	cmp	r3, #187	; 0xbb
 8004a2c:	d90a      	bls.n	8004a44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d006      	beq.n	8004a44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d002      	beq.n	8004a44 <osThreadNew+0xa8>
        mem = 1;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	61bb      	str	r3, [r7, #24]
 8004a42:	e010      	b.n	8004a66 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10c      	bne.n	8004a66 <osThreadNew+0xca>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d108      	bne.n	8004a66 <osThreadNew+0xca>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d104      	bne.n	8004a66 <osThreadNew+0xca>
          mem = 0;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	61bb      	str	r3, [r7, #24]
 8004a60:	e001      	b.n	8004a66 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004a62:	2300      	movs	r3, #0
 8004a64:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d110      	bne.n	8004a8e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a74:	9202      	str	r2, [sp, #8]
 8004a76:	9301      	str	r3, [sp, #4]
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	6a3a      	ldr	r2, [r7, #32]
 8004a80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f001 fc6c 	bl	8006360 <xTaskCreateStatic>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	613b      	str	r3, [r7, #16]
 8004a8c:	e013      	b.n	8004ab6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d110      	bne.n	8004ab6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	f107 0310 	add.w	r3, r7, #16
 8004a9c:	9301      	str	r3, [sp, #4]
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f001 fcb7 	bl	800641a <xTaskCreate>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d001      	beq.n	8004ab6 <osThreadNew+0x11a>
            hTask = NULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004ab6:	693b      	ldr	r3, [r7, #16]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3728      	adds	r7, #40	; 0x28
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ac8:	f3ef 8305 	mrs	r3, IPSR
 8004acc:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ace:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <osDelay+0x1c>
    stat = osErrorISR;
 8004ad4:	f06f 0305 	mvn.w	r3, #5
 8004ad8:	60fb      	str	r3, [r7, #12]
 8004ada:	e007      	b.n	8004aec <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004adc:	2300      	movs	r3, #0
 8004ade:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d002      	beq.n	8004aec <osDelay+0x2c>
      vTaskDelay(ticks);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f001 fdf2 	bl	80066d0 <vTaskDelay>
    }
  }

  return (stat);
 8004aec:	68fb      	ldr	r3, [r7, #12]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004af6:	b580      	push	{r7, lr}
 8004af8:	b088      	sub	sp, #32
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004afe:	2300      	movs	r3, #0
 8004b00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b02:	f3ef 8305 	mrs	r3, IPSR
 8004b06:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b08:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d174      	bne.n	8004bf8 <osMutexNew+0x102>
    if (attr != NULL) {
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <osMutexNew+0x26>
      type = attr->attr_bits;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	61bb      	str	r3, [r7, #24]
 8004b1a:	e001      	b.n	8004b20 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d002      	beq.n	8004b30 <osMutexNew+0x3a>
      rmtx = 1U;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	617b      	str	r3, [r7, #20]
 8004b2e:	e001      	b.n	8004b34 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	f003 0308 	and.w	r3, r3, #8
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d15c      	bne.n	8004bf8 <osMutexNew+0x102>
      mem = -1;
 8004b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b42:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d015      	beq.n	8004b76 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d006      	beq.n	8004b60 <osMutexNew+0x6a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	2b4f      	cmp	r3, #79	; 0x4f
 8004b58:	d902      	bls.n	8004b60 <osMutexNew+0x6a>
          mem = 1;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	613b      	str	r3, [r7, #16]
 8004b5e:	e00c      	b.n	8004b7a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d108      	bne.n	8004b7a <osMutexNew+0x84>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d104      	bne.n	8004b7a <osMutexNew+0x84>
            mem = 0;
 8004b70:	2300      	movs	r3, #0
 8004b72:	613b      	str	r3, [r7, #16]
 8004b74:	e001      	b.n	8004b7a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004b76:	2300      	movs	r3, #0
 8004b78:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d112      	bne.n	8004ba6 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d007      	beq.n	8004b96 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	2004      	movs	r0, #4
 8004b8e:	f000 fc56 	bl	800543e <xQueueCreateMutexStatic>
 8004b92:	61f8      	str	r0, [r7, #28]
 8004b94:	e016      	b.n	8004bc4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	2001      	movs	r0, #1
 8004b9e:	f000 fc4e 	bl	800543e <xQueueCreateMutexStatic>
 8004ba2:	61f8      	str	r0, [r7, #28]
 8004ba4:	e00e      	b.n	8004bc4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10b      	bne.n	8004bc4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d004      	beq.n	8004bbc <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004bb2:	2004      	movs	r0, #4
 8004bb4:	f000 fc2b 	bl	800540e <xQueueCreateMutex>
 8004bb8:	61f8      	str	r0, [r7, #28]
 8004bba:	e003      	b.n	8004bc4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004bbc:	2001      	movs	r0, #1
 8004bbe:	f000 fc26 	bl	800540e <xQueueCreateMutex>
 8004bc2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00c      	beq.n	8004be4 <osMutexNew+0xee>
        if (attr != NULL) {
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <osMutexNew+0xe2>
          name = attr->name;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	60fb      	str	r3, [r7, #12]
 8004bd6:	e001      	b.n	8004bdc <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004bdc:	68f9      	ldr	r1, [r7, #12]
 8004bde:	69f8      	ldr	r0, [r7, #28]
 8004be0:	f001 fb36 	bl	8006250 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d006      	beq.n	8004bf8 <osMutexNew+0x102>
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d003      	beq.n	8004bf8 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004bf8:	69fb      	ldr	r3, [r7, #28]
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3720      	adds	r7, #32
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004c02:	b580      	push	{r7, lr}
 8004c04:	b086      	sub	sp, #24
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
 8004c0a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f023 0301 	bic.w	r3, r3, #1
 8004c12:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c20:	f3ef 8305 	mrs	r3, IPSR
 8004c24:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c26:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d003      	beq.n	8004c34 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004c2c:	f06f 0305 	mvn.w	r3, #5
 8004c30:	617b      	str	r3, [r7, #20]
 8004c32:	e02c      	b.n	8004c8e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d103      	bne.n	8004c42 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004c3a:	f06f 0303 	mvn.w	r3, #3
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	e025      	b.n	8004c8e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d011      	beq.n	8004c6c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004c48:	6839      	ldr	r1, [r7, #0]
 8004c4a:	6938      	ldr	r0, [r7, #16]
 8004c4c:	f000 fc46 	bl	80054dc <xQueueTakeMutexRecursive>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d01b      	beq.n	8004c8e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004c5c:	f06f 0301 	mvn.w	r3, #1
 8004c60:	617b      	str	r3, [r7, #20]
 8004c62:	e014      	b.n	8004c8e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004c64:	f06f 0302 	mvn.w	r3, #2
 8004c68:	617b      	str	r3, [r7, #20]
 8004c6a:	e010      	b.n	8004c8e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004c6c:	6839      	ldr	r1, [r7, #0]
 8004c6e:	6938      	ldr	r0, [r7, #16]
 8004c70:	f000 ffda 	bl	8005c28 <xQueueSemaphoreTake>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d009      	beq.n	8004c8e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004c80:	f06f 0301 	mvn.w	r3, #1
 8004c84:	617b      	str	r3, [r7, #20]
 8004c86:	e002      	b.n	8004c8e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004c88:	f06f 0302 	mvn.w	r3, #2
 8004c8c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004c8e:	697b      	ldr	r3, [r7, #20]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3718      	adds	r7, #24
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b086      	sub	sp, #24
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f023 0301 	bic.w	r3, r3, #1
 8004ca6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cb4:	f3ef 8305 	mrs	r3, IPSR
 8004cb8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cba:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d003      	beq.n	8004cc8 <osMutexRelease+0x30>
    stat = osErrorISR;
 8004cc0:	f06f 0305 	mvn.w	r3, #5
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	e01f      	b.n	8004d08 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d103      	bne.n	8004cd6 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8004cce:	f06f 0303 	mvn.w	r3, #3
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	e018      	b.n	8004d08 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d009      	beq.n	8004cf0 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004cdc:	6938      	ldr	r0, [r7, #16]
 8004cde:	f000 fbc9 	bl	8005474 <xQueueGiveMutexRecursive>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d00f      	beq.n	8004d08 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004ce8:	f06f 0302 	mvn.w	r3, #2
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	e00b      	b.n	8004d08 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	6938      	ldr	r0, [r7, #16]
 8004cf8:	f000 fc90 	bl	800561c <xQueueGenericSend>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d002      	beq.n	8004d08 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004d02:	f06f 0302 	mvn.w	r3, #2
 8004d06:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004d08:	697b      	ldr	r3, [r7, #20]
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3718      	adds	r7, #24
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b08a      	sub	sp, #40	; 0x28
 8004d16:	af02      	add	r7, sp, #8
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d22:	f3ef 8305 	mrs	r3, IPSR
 8004d26:	613b      	str	r3, [r7, #16]
  return(result);
 8004d28:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d175      	bne.n	8004e1a <osSemaphoreNew+0x108>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d072      	beq.n	8004e1a <osSemaphoreNew+0x108>
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d86e      	bhi.n	8004e1a <osSemaphoreNew+0x108>
    mem = -1;
 8004d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d40:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d015      	beq.n	8004d74 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d006      	beq.n	8004d5e <osSemaphoreNew+0x4c>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	2b4f      	cmp	r3, #79	; 0x4f
 8004d56:	d902      	bls.n	8004d5e <osSemaphoreNew+0x4c>
        mem = 1;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	61bb      	str	r3, [r7, #24]
 8004d5c:	e00c      	b.n	8004d78 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d108      	bne.n	8004d78 <osSemaphoreNew+0x66>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d104      	bne.n	8004d78 <osSemaphoreNew+0x66>
          mem = 0;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	61bb      	str	r3, [r7, #24]
 8004d72:	e001      	b.n	8004d78 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004d74:	2300      	movs	r3, #0
 8004d76:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7e:	d04c      	beq.n	8004e1a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d128      	bne.n	8004dd8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d10a      	bne.n	8004da2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	2203      	movs	r2, #3
 8004d92:	9200      	str	r2, [sp, #0]
 8004d94:	2200      	movs	r2, #0
 8004d96:	2100      	movs	r1, #0
 8004d98:	2001      	movs	r0, #1
 8004d9a:	f000 fa49 	bl	8005230 <xQueueGenericCreateStatic>
 8004d9e:	61f8      	str	r0, [r7, #28]
 8004da0:	e005      	b.n	8004dae <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004da2:	2203      	movs	r2, #3
 8004da4:	2100      	movs	r1, #0
 8004da6:	2001      	movs	r0, #1
 8004da8:	f000 faba 	bl	8005320 <xQueueGenericCreate>
 8004dac:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d022      	beq.n	8004dfa <osSemaphoreNew+0xe8>
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d01f      	beq.n	8004dfa <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004dba:	2300      	movs	r3, #0
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	69f8      	ldr	r0, [r7, #28]
 8004dc2:	f000 fc2b 	bl	800561c <xQueueGenericSend>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d016      	beq.n	8004dfa <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004dcc:	69f8      	ldr	r0, [r7, #28]
 8004dce:	f001 f8f3 	bl	8005fb8 <vQueueDelete>
            hSemaphore = NULL;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	61fb      	str	r3, [r7, #28]
 8004dd6:	e010      	b.n	8004dfa <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d108      	bne.n	8004df0 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	461a      	mov	r2, r3
 8004de4:	68b9      	ldr	r1, [r7, #8]
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f000 fbae 	bl	8005548 <xQueueCreateCountingSemaphoreStatic>
 8004dec:	61f8      	str	r0, [r7, #28]
 8004dee:	e004      	b.n	8004dfa <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004df0:	68b9      	ldr	r1, [r7, #8]
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 fbdf 	bl	80055b6 <xQueueCreateCountingSemaphore>
 8004df8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00c      	beq.n	8004e1a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d003      	beq.n	8004e0e <osSemaphoreNew+0xfc>
          name = attr->name;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	617b      	str	r3, [r7, #20]
 8004e0c:	e001      	b.n	8004e12 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004e12:	6979      	ldr	r1, [r7, #20]
 8004e14:	69f8      	ldr	r0, [r7, #28]
 8004e16:	f001 fa1b 	bl	8006250 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004e1a:	69fb      	ldr	r3, [r7, #28]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3720      	adds	r7, #32
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004e32:	2300      	movs	r3, #0
 8004e34:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d103      	bne.n	8004e44 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004e3c:	f06f 0303 	mvn.w	r3, #3
 8004e40:	617b      	str	r3, [r7, #20]
 8004e42:	e039      	b.n	8004eb8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e44:	f3ef 8305 	mrs	r3, IPSR
 8004e48:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d022      	beq.n	8004e96 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8004e56:	f06f 0303 	mvn.w	r3, #3
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	e02c      	b.n	8004eb8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8004e62:	f107 0308 	add.w	r3, r7, #8
 8004e66:	461a      	mov	r2, r3
 8004e68:	2100      	movs	r1, #0
 8004e6a:	6938      	ldr	r0, [r7, #16]
 8004e6c:	f000 ffe8 	bl	8005e40 <xQueueReceiveFromISR>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d003      	beq.n	8004e7e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8004e76:	f06f 0302 	mvn.w	r3, #2
 8004e7a:	617b      	str	r3, [r7, #20]
 8004e7c:	e01c      	b.n	8004eb8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d019      	beq.n	8004eb8 <osSemaphoreAcquire+0x94>
 8004e84:	4b0f      	ldr	r3, [pc, #60]	; (8004ec4 <osSemaphoreAcquire+0xa0>)
 8004e86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	f3bf 8f6f 	isb	sy
 8004e94:	e010      	b.n	8004eb8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8004e96:	6839      	ldr	r1, [r7, #0]
 8004e98:	6938      	ldr	r0, [r7, #16]
 8004e9a:	f000 fec5 	bl	8005c28 <xQueueSemaphoreTake>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d009      	beq.n	8004eb8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d003      	beq.n	8004eb2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8004eaa:	f06f 0301 	mvn.w	r3, #1
 8004eae:	617b      	str	r3, [r7, #20]
 8004eb0:	e002      	b.n	8004eb8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004eb2:	f06f 0302 	mvn.w	r3, #2
 8004eb6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004eb8:	697b      	ldr	r3, [r7, #20]
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3718      	adds	r7, #24
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	e000ed04 	.word	0xe000ed04

08004ec8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d103      	bne.n	8004ee6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8004ede:	f06f 0303 	mvn.w	r3, #3
 8004ee2:	617b      	str	r3, [r7, #20]
 8004ee4:	e02c      	b.n	8004f40 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ee6:	f3ef 8305 	mrs	r3, IPSR
 8004eea:	60fb      	str	r3, [r7, #12]
  return(result);
 8004eec:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d01a      	beq.n	8004f28 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004ef6:	f107 0308 	add.w	r3, r7, #8
 8004efa:	4619      	mov	r1, r3
 8004efc:	6938      	ldr	r0, [r7, #16]
 8004efe:	f000 fd26 	bl	800594e <xQueueGiveFromISR>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d003      	beq.n	8004f10 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8004f08:	f06f 0302 	mvn.w	r3, #2
 8004f0c:	617b      	str	r3, [r7, #20]
 8004f0e:	e017      	b.n	8004f40 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d014      	beq.n	8004f40 <osSemaphoreRelease+0x78>
 8004f16:	4b0d      	ldr	r3, [pc, #52]	; (8004f4c <osSemaphoreRelease+0x84>)
 8004f18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f1c:	601a      	str	r2, [r3, #0]
 8004f1e:	f3bf 8f4f 	dsb	sy
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	e00b      	b.n	8004f40 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004f28:	2300      	movs	r3, #0
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	6938      	ldr	r0, [r7, #16]
 8004f30:	f000 fb74 	bl	800561c <xQueueGenericSend>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d002      	beq.n	8004f40 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004f3a:	f06f 0302 	mvn.w	r3, #2
 8004f3e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004f40:	697b      	ldr	r3, [r7, #20]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3718      	adds	r7, #24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	e000ed04 	.word	0xe000ed04

08004f50 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d102      	bne.n	8004f68 <osSemaphoreGetCount+0x18>
    count = 0U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	617b      	str	r3, [r7, #20]
 8004f66:	e00e      	b.n	8004f86 <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f68:	f3ef 8305 	mrs	r3, IPSR
 8004f6c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d004      	beq.n	8004f7e <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 8004f74:	6938      	ldr	r0, [r7, #16]
 8004f76:	f001 f801 	bl	8005f7c <uxQueueMessagesWaitingFromISR>
 8004f7a:	6178      	str	r0, [r7, #20]
 8004f7c:	e003      	b.n	8004f86 <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 8004f7e:	6938      	ldr	r0, [r7, #16]
 8004f80:	f000 ffde 	bl	8005f40 <uxQueueMessagesWaiting>
 8004f84:	6178      	str	r0, [r7, #20]
  }

  return (count);
 8004f86:	697b      	ldr	r3, [r7, #20]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3718      	adds	r7, #24
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004f90:	b480      	push	{r7}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	4a07      	ldr	r2, [pc, #28]	; (8004fbc <vApplicationGetIdleTaskMemory+0x2c>)
 8004fa0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	4a06      	ldr	r2, [pc, #24]	; (8004fc0 <vApplicationGetIdleTaskMemory+0x30>)
 8004fa6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2280      	movs	r2, #128	; 0x80
 8004fac:	601a      	str	r2, [r3, #0]
}
 8004fae:	bf00      	nop
 8004fb0:	3714      	adds	r7, #20
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	2000028c 	.word	0x2000028c
 8004fc0:	20000348 	.word	0x20000348

08004fc4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4a07      	ldr	r2, [pc, #28]	; (8004ff0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004fd4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	4a06      	ldr	r2, [pc, #24]	; (8004ff4 <vApplicationGetTimerTaskMemory+0x30>)
 8004fda:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004fe2:	601a      	str	r2, [r3, #0]
}
 8004fe4:	bf00      	nop
 8004fe6:	3714      	adds	r7, #20
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr
 8004ff0:	20000548 	.word	0x20000548
 8004ff4:	20000604 	.word	0x20000604

08004ff8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f103 0208 	add.w	r2, r3, #8
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f04f 32ff 	mov.w	r2, #4294967295
 8005010:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f103 0208 	add.w	r2, r3, #8
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f103 0208 	add.w	r2, r3, #8
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005052:	b480      	push	{r7}
 8005054:	b085      	sub	sp, #20
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
 800505a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	1c5a      	adds	r2, r3, #1
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	601a      	str	r2, [r3, #0]
}
 800508e:	bf00      	nop
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800509a:	b480      	push	{r7}
 800509c:	b085      	sub	sp, #20
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
 80050a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b0:	d103      	bne.n	80050ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	60fb      	str	r3, [r7, #12]
 80050b8:	e00c      	b.n	80050d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	3308      	adds	r3, #8
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	e002      	b.n	80050c8 <vListInsert+0x2e>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d2f6      	bcs.n	80050c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	683a      	ldr	r2, [r7, #0]
 80050ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	601a      	str	r2, [r3, #0]
}
 8005100:	bf00      	nop
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	691b      	ldr	r3, [r3, #16]
 8005118:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	6892      	ldr	r2, [r2, #8]
 8005122:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	6852      	ldr	r2, [r2, #4]
 800512c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	429a      	cmp	r2, r3
 8005136:	d103      	bne.n	8005140 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	1e5a      	subs	r2, r3, #1
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
}
 8005154:	4618      	mov	r0, r3
 8005156:	3714      	adds	r7, #20
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d10a      	bne.n	800518a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005178:	f383 8811 	msr	BASEPRI, r3
 800517c:	f3bf 8f6f 	isb	sy
 8005180:	f3bf 8f4f 	dsb	sy
 8005184:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005186:	bf00      	nop
 8005188:	e7fe      	b.n	8005188 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800518a:	f002 fd9b 	bl	8007cc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005196:	68f9      	ldr	r1, [r7, #12]
 8005198:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800519a:	fb01 f303 	mul.w	r3, r1, r3
 800519e:	441a      	add	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ba:	3b01      	subs	r3, #1
 80051bc:	68f9      	ldr	r1, [r7, #12]
 80051be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80051c0:	fb01 f303 	mul.w	r3, r1, r3
 80051c4:	441a      	add	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	22ff      	movs	r2, #255	; 0xff
 80051ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	22ff      	movs	r2, #255	; 0xff
 80051d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d114      	bne.n	800520a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d01a      	beq.n	800521e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	3310      	adds	r3, #16
 80051ec:	4618      	mov	r0, r3
 80051ee:	f001 fd3d 	bl	8006c6c <xTaskRemoveFromEventList>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d012      	beq.n	800521e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80051f8:	4b0c      	ldr	r3, [pc, #48]	; (800522c <xQueueGenericReset+0xcc>)
 80051fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	f3bf 8f4f 	dsb	sy
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	e009      	b.n	800521e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	3310      	adds	r3, #16
 800520e:	4618      	mov	r0, r3
 8005210:	f7ff fef2 	bl	8004ff8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	3324      	adds	r3, #36	; 0x24
 8005218:	4618      	mov	r0, r3
 800521a:	f7ff feed 	bl	8004ff8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800521e:	f002 fd81 	bl	8007d24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005222:	2301      	movs	r3, #1
}
 8005224:	4618      	mov	r0, r3
 8005226:	3710      	adds	r7, #16
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}
 800522c:	e000ed04 	.word	0xe000ed04

08005230 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005230:	b580      	push	{r7, lr}
 8005232:	b08e      	sub	sp, #56	; 0x38
 8005234:	af02      	add	r7, sp, #8
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d10a      	bne.n	800525a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005248:	f383 8811 	msr	BASEPRI, r3
 800524c:	f3bf 8f6f 	isb	sy
 8005250:	f3bf 8f4f 	dsb	sy
 8005254:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005256:	bf00      	nop
 8005258:	e7fe      	b.n	8005258 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d10a      	bne.n	8005276 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005264:	f383 8811 	msr	BASEPRI, r3
 8005268:	f3bf 8f6f 	isb	sy
 800526c:	f3bf 8f4f 	dsb	sy
 8005270:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005272:	bf00      	nop
 8005274:	e7fe      	b.n	8005274 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d002      	beq.n	8005282 <xQueueGenericCreateStatic+0x52>
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d001      	beq.n	8005286 <xQueueGenericCreateStatic+0x56>
 8005282:	2301      	movs	r3, #1
 8005284:	e000      	b.n	8005288 <xQueueGenericCreateStatic+0x58>
 8005286:	2300      	movs	r3, #0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10a      	bne.n	80052a2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800528c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005290:	f383 8811 	msr	BASEPRI, r3
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	623b      	str	r3, [r7, #32]
}
 800529e:	bf00      	nop
 80052a0:	e7fe      	b.n	80052a0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d102      	bne.n	80052ae <xQueueGenericCreateStatic+0x7e>
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <xQueueGenericCreateStatic+0x82>
 80052ae:	2301      	movs	r3, #1
 80052b0:	e000      	b.n	80052b4 <xQueueGenericCreateStatic+0x84>
 80052b2:	2300      	movs	r3, #0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10a      	bne.n	80052ce <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80052b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052bc:	f383 8811 	msr	BASEPRI, r3
 80052c0:	f3bf 8f6f 	isb	sy
 80052c4:	f3bf 8f4f 	dsb	sy
 80052c8:	61fb      	str	r3, [r7, #28]
}
 80052ca:	bf00      	nop
 80052cc:	e7fe      	b.n	80052cc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80052ce:	2350      	movs	r3, #80	; 0x50
 80052d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b50      	cmp	r3, #80	; 0x50
 80052d6:	d00a      	beq.n	80052ee <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80052d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052dc:	f383 8811 	msr	BASEPRI, r3
 80052e0:	f3bf 8f6f 	isb	sy
 80052e4:	f3bf 8f4f 	dsb	sy
 80052e8:	61bb      	str	r3, [r7, #24]
}
 80052ea:	bf00      	nop
 80052ec:	e7fe      	b.n	80052ec <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80052ee:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80052f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00d      	beq.n	8005316 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80052fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005302:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	4613      	mov	r3, r2
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	68b9      	ldr	r1, [r7, #8]
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f000 f83f 	bl	8005394 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005318:	4618      	mov	r0, r3
 800531a:	3730      	adds	r7, #48	; 0x30
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005320:	b580      	push	{r7, lr}
 8005322:	b08a      	sub	sp, #40	; 0x28
 8005324:	af02      	add	r7, sp, #8
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	4613      	mov	r3, r2
 800532c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d10a      	bne.n	800534a <xQueueGenericCreate+0x2a>
	__asm volatile
 8005334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	613b      	str	r3, [r7, #16]
}
 8005346:	bf00      	nop
 8005348:	e7fe      	b.n	8005348 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	fb02 f303 	mul.w	r3, r2, r3
 8005352:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	3350      	adds	r3, #80	; 0x50
 8005358:	4618      	mov	r0, r3
 800535a:	f002 fdd5 	bl	8007f08 <pvPortMalloc>
 800535e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d011      	beq.n	800538a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	3350      	adds	r3, #80	; 0x50
 800536e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005378:	79fa      	ldrb	r2, [r7, #7]
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	9300      	str	r3, [sp, #0]
 800537e:	4613      	mov	r3, r2
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	68b9      	ldr	r1, [r7, #8]
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f000 f805 	bl	8005394 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800538a:	69bb      	ldr	r3, [r7, #24]
	}
 800538c:	4618      	mov	r0, r3
 800538e:	3720      	adds	r7, #32
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
 80053a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d103      	bne.n	80053b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	69ba      	ldr	r2, [r7, #24]
 80053ac:	601a      	str	r2, [r3, #0]
 80053ae:	e002      	b.n	80053b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80053c2:	2101      	movs	r1, #1
 80053c4:	69b8      	ldr	r0, [r7, #24]
 80053c6:	f7ff fecb 	bl	8005160 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	78fa      	ldrb	r2, [r7, #3]
 80053ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80053d2:	bf00      	nop
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b082      	sub	sp, #8
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00e      	beq.n	8005406 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80053fa:	2300      	movs	r3, #0
 80053fc:	2200      	movs	r2, #0
 80053fe:	2100      	movs	r1, #0
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f90b 	bl	800561c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005406:	bf00      	nop
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800540e:	b580      	push	{r7, lr}
 8005410:	b086      	sub	sp, #24
 8005412:	af00      	add	r7, sp, #0
 8005414:	4603      	mov	r3, r0
 8005416:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005418:	2301      	movs	r3, #1
 800541a:	617b      	str	r3, [r7, #20]
 800541c:	2300      	movs	r3, #0
 800541e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005420:	79fb      	ldrb	r3, [r7, #7]
 8005422:	461a      	mov	r2, r3
 8005424:	6939      	ldr	r1, [r7, #16]
 8005426:	6978      	ldr	r0, [r7, #20]
 8005428:	f7ff ff7a 	bl	8005320 <xQueueGenericCreate>
 800542c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f7ff ffd3 	bl	80053da <prvInitialiseMutex>

		return xNewQueue;
 8005434:	68fb      	ldr	r3, [r7, #12]
	}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800543e:	b580      	push	{r7, lr}
 8005440:	b088      	sub	sp, #32
 8005442:	af02      	add	r7, sp, #8
 8005444:	4603      	mov	r3, r0
 8005446:	6039      	str	r1, [r7, #0]
 8005448:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800544a:	2301      	movs	r3, #1
 800544c:	617b      	str	r3, [r7, #20]
 800544e:	2300      	movs	r3, #0
 8005450:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	9300      	str	r3, [sp, #0]
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2200      	movs	r2, #0
 800545a:	6939      	ldr	r1, [r7, #16]
 800545c:	6978      	ldr	r0, [r7, #20]
 800545e:	f7ff fee7 	bl	8005230 <xQueueGenericCreateStatic>
 8005462:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005464:	68f8      	ldr	r0, [r7, #12]
 8005466:	f7ff ffb8 	bl	80053da <prvInitialiseMutex>

		return xNewQueue;
 800546a:	68fb      	ldr	r3, [r7, #12]
	}
 800546c:	4618      	mov	r0, r3
 800546e:	3718      	adds	r7, #24
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005474:	b590      	push	{r4, r7, lr}
 8005476:	b087      	sub	sp, #28
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d10a      	bne.n	800549c <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8005486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800548a:	f383 8811 	msr	BASEPRI, r3
 800548e:	f3bf 8f6f 	isb	sy
 8005492:	f3bf 8f4f 	dsb	sy
 8005496:	60fb      	str	r3, [r7, #12]
}
 8005498:	bf00      	nop
 800549a:	e7fe      	b.n	800549a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	689c      	ldr	r4, [r3, #8]
 80054a0:	f001 fda6 	bl	8006ff0 <xTaskGetCurrentTaskHandle>
 80054a4:	4603      	mov	r3, r0
 80054a6:	429c      	cmp	r4, r3
 80054a8:	d111      	bne.n	80054ce <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	1e5a      	subs	r2, r3, #1
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d105      	bne.n	80054c8 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80054bc:	2300      	movs	r3, #0
 80054be:	2200      	movs	r2, #0
 80054c0:	2100      	movs	r1, #0
 80054c2:	6938      	ldr	r0, [r7, #16]
 80054c4:	f000 f8aa 	bl	800561c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80054c8:	2301      	movs	r3, #1
 80054ca:	617b      	str	r3, [r7, #20]
 80054cc:	e001      	b.n	80054d2 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80054ce:	2300      	movs	r3, #0
 80054d0:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80054d2:	697b      	ldr	r3, [r7, #20]
	}
 80054d4:	4618      	mov	r0, r3
 80054d6:	371c      	adds	r7, #28
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd90      	pop	{r4, r7, pc}

080054dc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80054dc:	b590      	push	{r4, r7, lr}
 80054de:	b087      	sub	sp, #28
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10a      	bne.n	8005506 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 80054f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f4:	f383 8811 	msr	BASEPRI, r3
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	f3bf 8f4f 	dsb	sy
 8005500:	60fb      	str	r3, [r7, #12]
}
 8005502:	bf00      	nop
 8005504:	e7fe      	b.n	8005504 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	689c      	ldr	r4, [r3, #8]
 800550a:	f001 fd71 	bl	8006ff0 <xTaskGetCurrentTaskHandle>
 800550e:	4603      	mov	r3, r0
 8005510:	429c      	cmp	r4, r3
 8005512:	d107      	bne.n	8005524 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	1c5a      	adds	r2, r3, #1
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800551e:	2301      	movs	r3, #1
 8005520:	617b      	str	r3, [r7, #20]
 8005522:	e00c      	b.n	800553e <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005524:	6839      	ldr	r1, [r7, #0]
 8005526:	6938      	ldr	r0, [r7, #16]
 8005528:	f000 fb7e 	bl	8005c28 <xQueueSemaphoreTake>
 800552c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d004      	beq.n	800553e <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	1c5a      	adds	r2, r3, #1
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800553e:	697b      	ldr	r3, [r7, #20]
	}
 8005540:	4618      	mov	r0, r3
 8005542:	371c      	adds	r7, #28
 8005544:	46bd      	mov	sp, r7
 8005546:	bd90      	pop	{r4, r7, pc}

08005548 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005548:	b580      	push	{r7, lr}
 800554a:	b08a      	sub	sp, #40	; 0x28
 800554c:	af02      	add	r7, sp, #8
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10a      	bne.n	8005570 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800555a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800555e:	f383 8811 	msr	BASEPRI, r3
 8005562:	f3bf 8f6f 	isb	sy
 8005566:	f3bf 8f4f 	dsb	sy
 800556a:	61bb      	str	r3, [r7, #24]
}
 800556c:	bf00      	nop
 800556e:	e7fe      	b.n	800556e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005570:	68ba      	ldr	r2, [r7, #8]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	429a      	cmp	r2, r3
 8005576:	d90a      	bls.n	800558e <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8005578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557c:	f383 8811 	msr	BASEPRI, r3
 8005580:	f3bf 8f6f 	isb	sy
 8005584:	f3bf 8f4f 	dsb	sy
 8005588:	617b      	str	r3, [r7, #20]
}
 800558a:	bf00      	nop
 800558c:	e7fe      	b.n	800558c <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800558e:	2302      	movs	r3, #2
 8005590:	9300      	str	r3, [sp, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	2100      	movs	r1, #0
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f7ff fe49 	bl	8005230 <xQueueGenericCreateStatic>
 800559e:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d002      	beq.n	80055ac <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	68ba      	ldr	r2, [r7, #8]
 80055aa:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80055ac:	69fb      	ldr	r3, [r7, #28]
	}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3720      	adds	r7, #32
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b086      	sub	sp, #24
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
 80055be:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10a      	bne.n	80055dc <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80055c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ca:	f383 8811 	msr	BASEPRI, r3
 80055ce:	f3bf 8f6f 	isb	sy
 80055d2:	f3bf 8f4f 	dsb	sy
 80055d6:	613b      	str	r3, [r7, #16]
}
 80055d8:	bf00      	nop
 80055da:	e7fe      	b.n	80055da <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d90a      	bls.n	80055fa <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80055e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e8:	f383 8811 	msr	BASEPRI, r3
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	60fb      	str	r3, [r7, #12]
}
 80055f6:	bf00      	nop
 80055f8:	e7fe      	b.n	80055f8 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80055fa:	2202      	movs	r2, #2
 80055fc:	2100      	movs	r1, #0
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7ff fe8e 	bl	8005320 <xQueueGenericCreate>
 8005604:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d002      	beq.n	8005612 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	683a      	ldr	r2, [r7, #0]
 8005610:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005612:	697b      	ldr	r3, [r7, #20]
	}
 8005614:	4618      	mov	r0, r3
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b08e      	sub	sp, #56	; 0x38
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
 8005628:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800562a:	2300      	movs	r3, #0
 800562c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10a      	bne.n	800564e <xQueueGenericSend+0x32>
	__asm volatile
 8005638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800563c:	f383 8811 	msr	BASEPRI, r3
 8005640:	f3bf 8f6f 	isb	sy
 8005644:	f3bf 8f4f 	dsb	sy
 8005648:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800564a:	bf00      	nop
 800564c:	e7fe      	b.n	800564c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d103      	bne.n	800565c <xQueueGenericSend+0x40>
 8005654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005658:	2b00      	cmp	r3, #0
 800565a:	d101      	bne.n	8005660 <xQueueGenericSend+0x44>
 800565c:	2301      	movs	r3, #1
 800565e:	e000      	b.n	8005662 <xQueueGenericSend+0x46>
 8005660:	2300      	movs	r3, #0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10a      	bne.n	800567c <xQueueGenericSend+0x60>
	__asm volatile
 8005666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800566a:	f383 8811 	msr	BASEPRI, r3
 800566e:	f3bf 8f6f 	isb	sy
 8005672:	f3bf 8f4f 	dsb	sy
 8005676:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005678:	bf00      	nop
 800567a:	e7fe      	b.n	800567a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	2b02      	cmp	r3, #2
 8005680:	d103      	bne.n	800568a <xQueueGenericSend+0x6e>
 8005682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005686:	2b01      	cmp	r3, #1
 8005688:	d101      	bne.n	800568e <xQueueGenericSend+0x72>
 800568a:	2301      	movs	r3, #1
 800568c:	e000      	b.n	8005690 <xQueueGenericSend+0x74>
 800568e:	2300      	movs	r3, #0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10a      	bne.n	80056aa <xQueueGenericSend+0x8e>
	__asm volatile
 8005694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005698:	f383 8811 	msr	BASEPRI, r3
 800569c:	f3bf 8f6f 	isb	sy
 80056a0:	f3bf 8f4f 	dsb	sy
 80056a4:	623b      	str	r3, [r7, #32]
}
 80056a6:	bf00      	nop
 80056a8:	e7fe      	b.n	80056a8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056aa:	f001 fcb1 	bl	8007010 <xTaskGetSchedulerState>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d102      	bne.n	80056ba <xQueueGenericSend+0x9e>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <xQueueGenericSend+0xa2>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <xQueueGenericSend+0xa4>
 80056be:	2300      	movs	r3, #0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10a      	bne.n	80056da <xQueueGenericSend+0xbe>
	__asm volatile
 80056c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056c8:	f383 8811 	msr	BASEPRI, r3
 80056cc:	f3bf 8f6f 	isb	sy
 80056d0:	f3bf 8f4f 	dsb	sy
 80056d4:	61fb      	str	r3, [r7, #28]
}
 80056d6:	bf00      	nop
 80056d8:	e7fe      	b.n	80056d8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056da:	f002 faf3 	bl	8007cc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d302      	bcc.n	80056f0 <xQueueGenericSend+0xd4>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d129      	bne.n	8005744 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056f0:	683a      	ldr	r2, [r7, #0]
 80056f2:	68b9      	ldr	r1, [r7, #8]
 80056f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056f6:	f000 fc9a 	bl	800602e <prvCopyDataToQueue>
 80056fa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	2b00      	cmp	r3, #0
 8005702:	d010      	beq.n	8005726 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005706:	3324      	adds	r3, #36	; 0x24
 8005708:	4618      	mov	r0, r3
 800570a:	f001 faaf 	bl	8006c6c <xTaskRemoveFromEventList>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d013      	beq.n	800573c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005714:	4b3f      	ldr	r3, [pc, #252]	; (8005814 <xQueueGenericSend+0x1f8>)
 8005716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	f3bf 8f6f 	isb	sy
 8005724:	e00a      	b.n	800573c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005728:	2b00      	cmp	r3, #0
 800572a:	d007      	beq.n	800573c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800572c:	4b39      	ldr	r3, [pc, #228]	; (8005814 <xQueueGenericSend+0x1f8>)
 800572e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005732:	601a      	str	r2, [r3, #0]
 8005734:	f3bf 8f4f 	dsb	sy
 8005738:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800573c:	f002 faf2 	bl	8007d24 <vPortExitCritical>
				return pdPASS;
 8005740:	2301      	movs	r3, #1
 8005742:	e063      	b.n	800580c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d103      	bne.n	8005752 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800574a:	f002 faeb 	bl	8007d24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800574e:	2300      	movs	r3, #0
 8005750:	e05c      	b.n	800580c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005754:	2b00      	cmp	r3, #0
 8005756:	d106      	bne.n	8005766 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005758:	f107 0314 	add.w	r3, r7, #20
 800575c:	4618      	mov	r0, r3
 800575e:	f001 fae9 	bl	8006d34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005762:	2301      	movs	r3, #1
 8005764:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005766:	f002 fadd 	bl	8007d24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800576a:	f001 f855 	bl	8006818 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800576e:	f002 faa9 	bl	8007cc4 <vPortEnterCritical>
 8005772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005774:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005778:	b25b      	sxtb	r3, r3
 800577a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577e:	d103      	bne.n	8005788 <xQueueGenericSend+0x16c>
 8005780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005782:	2200      	movs	r2, #0
 8005784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800578e:	b25b      	sxtb	r3, r3
 8005790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005794:	d103      	bne.n	800579e <xQueueGenericSend+0x182>
 8005796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800579e:	f002 fac1 	bl	8007d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057a2:	1d3a      	adds	r2, r7, #4
 80057a4:	f107 0314 	add.w	r3, r7, #20
 80057a8:	4611      	mov	r1, r2
 80057aa:	4618      	mov	r0, r3
 80057ac:	f001 fad8 	bl	8006d60 <xTaskCheckForTimeOut>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d124      	bne.n	8005800 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80057b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057b8:	f000 fd31 	bl	800621e <prvIsQueueFull>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d018      	beq.n	80057f4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80057c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c4:	3310      	adds	r3, #16
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	4611      	mov	r1, r2
 80057ca:	4618      	mov	r0, r3
 80057cc:	f001 f9fe 	bl	8006bcc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80057d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057d2:	f000 fcbc 	bl	800614e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80057d6:	f001 f82d 	bl	8006834 <xTaskResumeAll>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f47f af7c 	bne.w	80056da <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80057e2:	4b0c      	ldr	r3, [pc, #48]	; (8005814 <xQueueGenericSend+0x1f8>)
 80057e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057e8:	601a      	str	r2, [r3, #0]
 80057ea:	f3bf 8f4f 	dsb	sy
 80057ee:	f3bf 8f6f 	isb	sy
 80057f2:	e772      	b.n	80056da <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80057f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057f6:	f000 fcaa 	bl	800614e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057fa:	f001 f81b 	bl	8006834 <xTaskResumeAll>
 80057fe:	e76c      	b.n	80056da <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005800:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005802:	f000 fca4 	bl	800614e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005806:	f001 f815 	bl	8006834 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800580a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800580c:	4618      	mov	r0, r3
 800580e:	3738      	adds	r7, #56	; 0x38
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	e000ed04 	.word	0xe000ed04

08005818 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b090      	sub	sp, #64	; 0x40
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
 8005824:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800582a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10a      	bne.n	8005846 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005834:	f383 8811 	msr	BASEPRI, r3
 8005838:	f3bf 8f6f 	isb	sy
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005842:	bf00      	nop
 8005844:	e7fe      	b.n	8005844 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d103      	bne.n	8005854 <xQueueGenericSendFromISR+0x3c>
 800584c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800584e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <xQueueGenericSendFromISR+0x40>
 8005854:	2301      	movs	r3, #1
 8005856:	e000      	b.n	800585a <xQueueGenericSendFromISR+0x42>
 8005858:	2300      	movs	r3, #0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10a      	bne.n	8005874 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800585e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005862:	f383 8811 	msr	BASEPRI, r3
 8005866:	f3bf 8f6f 	isb	sy
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005870:	bf00      	nop
 8005872:	e7fe      	b.n	8005872 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	2b02      	cmp	r3, #2
 8005878:	d103      	bne.n	8005882 <xQueueGenericSendFromISR+0x6a>
 800587a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800587c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800587e:	2b01      	cmp	r3, #1
 8005880:	d101      	bne.n	8005886 <xQueueGenericSendFromISR+0x6e>
 8005882:	2301      	movs	r3, #1
 8005884:	e000      	b.n	8005888 <xQueueGenericSendFromISR+0x70>
 8005886:	2300      	movs	r3, #0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d10a      	bne.n	80058a2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800588c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005890:	f383 8811 	msr	BASEPRI, r3
 8005894:	f3bf 8f6f 	isb	sy
 8005898:	f3bf 8f4f 	dsb	sy
 800589c:	623b      	str	r3, [r7, #32]
}
 800589e:	bf00      	nop
 80058a0:	e7fe      	b.n	80058a0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80058a2:	f002 faf1 	bl	8007e88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80058a6:	f3ef 8211 	mrs	r2, BASEPRI
 80058aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ae:	f383 8811 	msr	BASEPRI, r3
 80058b2:	f3bf 8f6f 	isb	sy
 80058b6:	f3bf 8f4f 	dsb	sy
 80058ba:	61fa      	str	r2, [r7, #28]
 80058bc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80058be:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80058c0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80058c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d302      	bcc.n	80058d4 <xQueueGenericSendFromISR+0xbc>
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b02      	cmp	r3, #2
 80058d2:	d12f      	bne.n	8005934 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80058d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80058e4:	683a      	ldr	r2, [r7, #0]
 80058e6:	68b9      	ldr	r1, [r7, #8]
 80058e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80058ea:	f000 fba0 	bl	800602e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80058ee:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80058f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f6:	d112      	bne.n	800591e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d016      	beq.n	800592e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005902:	3324      	adds	r3, #36	; 0x24
 8005904:	4618      	mov	r0, r3
 8005906:	f001 f9b1 	bl	8006c6c <xTaskRemoveFromEventList>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00e      	beq.n	800592e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00b      	beq.n	800592e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	601a      	str	r2, [r3, #0]
 800591c:	e007      	b.n	800592e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800591e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005922:	3301      	adds	r3, #1
 8005924:	b2db      	uxtb	r3, r3
 8005926:	b25a      	sxtb	r2, r3
 8005928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800592a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800592e:	2301      	movs	r3, #1
 8005930:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005932:	e001      	b.n	8005938 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005934:	2300      	movs	r3, #0
 8005936:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800593a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005942:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005946:	4618      	mov	r0, r3
 8005948:	3740      	adds	r7, #64	; 0x40
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b08e      	sub	sp, #56	; 0x38
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800595c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10a      	bne.n	8005978 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8005962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005966:	f383 8811 	msr	BASEPRI, r3
 800596a:	f3bf 8f6f 	isb	sy
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	623b      	str	r3, [r7, #32]
}
 8005974:	bf00      	nop
 8005976:	e7fe      	b.n	8005976 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800597a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597c:	2b00      	cmp	r3, #0
 800597e:	d00a      	beq.n	8005996 <xQueueGiveFromISR+0x48>
	__asm volatile
 8005980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	61fb      	str	r3, [r7, #28]
}
 8005992:	bf00      	nop
 8005994:	e7fe      	b.n	8005994 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d103      	bne.n	80059a6 <xQueueGiveFromISR+0x58>
 800599e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <xQueueGiveFromISR+0x5c>
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <xQueueGiveFromISR+0x5e>
 80059aa:	2300      	movs	r3, #0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d10a      	bne.n	80059c6 <xQueueGiveFromISR+0x78>
	__asm volatile
 80059b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	61bb      	str	r3, [r7, #24]
}
 80059c2:	bf00      	nop
 80059c4:	e7fe      	b.n	80059c4 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80059c6:	f002 fa5f 	bl	8007e88 <vPortValidateInterruptPriority>
	__asm volatile
 80059ca:	f3ef 8211 	mrs	r2, BASEPRI
 80059ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d2:	f383 8811 	msr	BASEPRI, r3
 80059d6:	f3bf 8f6f 	isb	sy
 80059da:	f3bf 8f4f 	dsb	sy
 80059de:	617a      	str	r2, [r7, #20]
 80059e0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80059e2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80059ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d22b      	bcs.n	8005a4e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80059f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80059fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a02:	1c5a      	adds	r2, r3, #1
 8005a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a06:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005a08:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a10:	d112      	bne.n	8005a38 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d016      	beq.n	8005a48 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1c:	3324      	adds	r3, #36	; 0x24
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f001 f924 	bl	8006c6c <xTaskRemoveFromEventList>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00e      	beq.n	8005a48 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d00b      	beq.n	8005a48 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	2201      	movs	r2, #1
 8005a34:	601a      	str	r2, [r3, #0]
 8005a36:	e007      	b.n	8005a48 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005a38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	b25a      	sxtb	r2, r3
 8005a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8005a4c:	e001      	b.n	8005a52 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	637b      	str	r3, [r7, #52]	; 0x34
 8005a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a54:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f383 8811 	msr	BASEPRI, r3
}
 8005a5c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3738      	adds	r7, #56	; 0x38
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08c      	sub	sp, #48	; 0x30
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005a74:	2300      	movs	r3, #0
 8005a76:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10a      	bne.n	8005a98 <xQueueReceive+0x30>
	__asm volatile
 8005a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a86:	f383 8811 	msr	BASEPRI, r3
 8005a8a:	f3bf 8f6f 	isb	sy
 8005a8e:	f3bf 8f4f 	dsb	sy
 8005a92:	623b      	str	r3, [r7, #32]
}
 8005a94:	bf00      	nop
 8005a96:	e7fe      	b.n	8005a96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d103      	bne.n	8005aa6 <xQueueReceive+0x3e>
 8005a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d101      	bne.n	8005aaa <xQueueReceive+0x42>
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e000      	b.n	8005aac <xQueueReceive+0x44>
 8005aaa:	2300      	movs	r3, #0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d10a      	bne.n	8005ac6 <xQueueReceive+0x5e>
	__asm volatile
 8005ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab4:	f383 8811 	msr	BASEPRI, r3
 8005ab8:	f3bf 8f6f 	isb	sy
 8005abc:	f3bf 8f4f 	dsb	sy
 8005ac0:	61fb      	str	r3, [r7, #28]
}
 8005ac2:	bf00      	nop
 8005ac4:	e7fe      	b.n	8005ac4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ac6:	f001 faa3 	bl	8007010 <xTaskGetSchedulerState>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d102      	bne.n	8005ad6 <xQueueReceive+0x6e>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d101      	bne.n	8005ada <xQueueReceive+0x72>
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e000      	b.n	8005adc <xQueueReceive+0x74>
 8005ada:	2300      	movs	r3, #0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10a      	bne.n	8005af6 <xQueueReceive+0x8e>
	__asm volatile
 8005ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae4:	f383 8811 	msr	BASEPRI, r3
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	f3bf 8f4f 	dsb	sy
 8005af0:	61bb      	str	r3, [r7, #24]
}
 8005af2:	bf00      	nop
 8005af4:	e7fe      	b.n	8005af4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005af6:	f002 f8e5 	bl	8007cc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d01f      	beq.n	8005b46 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005b06:	68b9      	ldr	r1, [r7, #8]
 8005b08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b0a:	f000 fafa 	bl	8006102 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b10:	1e5a      	subs	r2, r3, #1
 8005b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b14:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00f      	beq.n	8005b3e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b20:	3310      	adds	r3, #16
 8005b22:	4618      	mov	r0, r3
 8005b24:	f001 f8a2 	bl	8006c6c <xTaskRemoveFromEventList>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d007      	beq.n	8005b3e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b2e:	4b3d      	ldr	r3, [pc, #244]	; (8005c24 <xQueueReceive+0x1bc>)
 8005b30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	f3bf 8f4f 	dsb	sy
 8005b3a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b3e:	f002 f8f1 	bl	8007d24 <vPortExitCritical>
				return pdPASS;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e069      	b.n	8005c1a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d103      	bne.n	8005b54 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b4c:	f002 f8ea 	bl	8007d24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b50:	2300      	movs	r3, #0
 8005b52:	e062      	b.n	8005c1a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d106      	bne.n	8005b68 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b5a:	f107 0310 	add.w	r3, r7, #16
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f001 f8e8 	bl	8006d34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b64:	2301      	movs	r3, #1
 8005b66:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b68:	f002 f8dc 	bl	8007d24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b6c:	f000 fe54 	bl	8006818 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b70:	f002 f8a8 	bl	8007cc4 <vPortEnterCritical>
 8005b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b7a:	b25b      	sxtb	r3, r3
 8005b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b80:	d103      	bne.n	8005b8a <xQueueReceive+0x122>
 8005b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b90:	b25b      	sxtb	r3, r3
 8005b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b96:	d103      	bne.n	8005ba0 <xQueueReceive+0x138>
 8005b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ba0:	f002 f8c0 	bl	8007d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ba4:	1d3a      	adds	r2, r7, #4
 8005ba6:	f107 0310 	add.w	r3, r7, #16
 8005baa:	4611      	mov	r1, r2
 8005bac:	4618      	mov	r0, r3
 8005bae:	f001 f8d7 	bl	8006d60 <xTaskCheckForTimeOut>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d123      	bne.n	8005c00 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bba:	f000 fb1a 	bl	80061f2 <prvIsQueueEmpty>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d017      	beq.n	8005bf4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc6:	3324      	adds	r3, #36	; 0x24
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	4611      	mov	r1, r2
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 fffd 	bl	8006bcc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005bd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bd4:	f000 fabb 	bl	800614e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005bd8:	f000 fe2c 	bl	8006834 <xTaskResumeAll>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d189      	bne.n	8005af6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005be2:	4b10      	ldr	r3, [pc, #64]	; (8005c24 <xQueueReceive+0x1bc>)
 8005be4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	f3bf 8f4f 	dsb	sy
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	e780      	b.n	8005af6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005bf4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bf6:	f000 faaa 	bl	800614e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005bfa:	f000 fe1b 	bl	8006834 <xTaskResumeAll>
 8005bfe:	e77a      	b.n	8005af6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005c00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c02:	f000 faa4 	bl	800614e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c06:	f000 fe15 	bl	8006834 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c0c:	f000 faf1 	bl	80061f2 <prvIsQueueEmpty>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f43f af6f 	beq.w	8005af6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3730      	adds	r7, #48	; 0x30
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	e000ed04 	.word	0xe000ed04

08005c28 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b08e      	sub	sp, #56	; 0x38
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005c32:	2300      	movs	r3, #0
 8005c34:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10a      	bne.n	8005c5a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c48:	f383 8811 	msr	BASEPRI, r3
 8005c4c:	f3bf 8f6f 	isb	sy
 8005c50:	f3bf 8f4f 	dsb	sy
 8005c54:	623b      	str	r3, [r7, #32]
}
 8005c56:	bf00      	nop
 8005c58:	e7fe      	b.n	8005c58 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00a      	beq.n	8005c78 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c66:	f383 8811 	msr	BASEPRI, r3
 8005c6a:	f3bf 8f6f 	isb	sy
 8005c6e:	f3bf 8f4f 	dsb	sy
 8005c72:	61fb      	str	r3, [r7, #28]
}
 8005c74:	bf00      	nop
 8005c76:	e7fe      	b.n	8005c76 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c78:	f001 f9ca 	bl	8007010 <xTaskGetSchedulerState>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d102      	bne.n	8005c88 <xQueueSemaphoreTake+0x60>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <xQueueSemaphoreTake+0x64>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e000      	b.n	8005c8e <xQueueSemaphoreTake+0x66>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10a      	bne.n	8005ca8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c96:	f383 8811 	msr	BASEPRI, r3
 8005c9a:	f3bf 8f6f 	isb	sy
 8005c9e:	f3bf 8f4f 	dsb	sy
 8005ca2:	61bb      	str	r3, [r7, #24]
}
 8005ca4:	bf00      	nop
 8005ca6:	e7fe      	b.n	8005ca6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ca8:	f002 f80c 	bl	8007cc4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d024      	beq.n	8005d02 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cba:	1e5a      	subs	r2, r3, #1
 8005cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cbe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d104      	bne.n	8005cd2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005cc8:	f001 fb18 	bl	80072fc <pvTaskIncrementMutexHeldCount>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cd0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cd4:	691b      	ldr	r3, [r3, #16]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d00f      	beq.n	8005cfa <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cdc:	3310      	adds	r3, #16
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 ffc4 	bl	8006c6c <xTaskRemoveFromEventList>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d007      	beq.n	8005cfa <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005cea:	4b54      	ldr	r3, [pc, #336]	; (8005e3c <xQueueSemaphoreTake+0x214>)
 8005cec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cf0:	601a      	str	r2, [r3, #0]
 8005cf2:	f3bf 8f4f 	dsb	sy
 8005cf6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005cfa:	f002 f813 	bl	8007d24 <vPortExitCritical>
				return pdPASS;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e097      	b.n	8005e32 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d111      	bne.n	8005d2c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00a      	beq.n	8005d24 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d12:	f383 8811 	msr	BASEPRI, r3
 8005d16:	f3bf 8f6f 	isb	sy
 8005d1a:	f3bf 8f4f 	dsb	sy
 8005d1e:	617b      	str	r3, [r7, #20]
}
 8005d20:	bf00      	nop
 8005d22:	e7fe      	b.n	8005d22 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005d24:	f001 fffe 	bl	8007d24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	e082      	b.n	8005e32 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d106      	bne.n	8005d40 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d32:	f107 030c 	add.w	r3, r7, #12
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 fffc 	bl	8006d34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d40:	f001 fff0 	bl	8007d24 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d44:	f000 fd68 	bl	8006818 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d48:	f001 ffbc 	bl	8007cc4 <vPortEnterCritical>
 8005d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d52:	b25b      	sxtb	r3, r3
 8005d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d58:	d103      	bne.n	8005d62 <xQueueSemaphoreTake+0x13a>
 8005d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d68:	b25b      	sxtb	r3, r3
 8005d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6e:	d103      	bne.n	8005d78 <xQueueSemaphoreTake+0x150>
 8005d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d78:	f001 ffd4 	bl	8007d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d7c:	463a      	mov	r2, r7
 8005d7e:	f107 030c 	add.w	r3, r7, #12
 8005d82:	4611      	mov	r1, r2
 8005d84:	4618      	mov	r0, r3
 8005d86:	f000 ffeb 	bl	8006d60 <xTaskCheckForTimeOut>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d132      	bne.n	8005df6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d90:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005d92:	f000 fa2e 	bl	80061f2 <prvIsQueueEmpty>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d026      	beq.n	8005dea <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d109      	bne.n	8005db8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005da4:	f001 ff8e 	bl	8007cc4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	4618      	mov	r0, r3
 8005dae:	f001 f94d 	bl	800704c <xTaskPriorityInherit>
 8005db2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005db4:	f001 ffb6 	bl	8007d24 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dba:	3324      	adds	r3, #36	; 0x24
 8005dbc:	683a      	ldr	r2, [r7, #0]
 8005dbe:	4611      	mov	r1, r2
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 ff03 	bl	8006bcc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005dc6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005dc8:	f000 f9c1 	bl	800614e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005dcc:	f000 fd32 	bl	8006834 <xTaskResumeAll>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f47f af68 	bne.w	8005ca8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005dd8:	4b18      	ldr	r3, [pc, #96]	; (8005e3c <xQueueSemaphoreTake+0x214>)
 8005dda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dde:	601a      	str	r2, [r3, #0]
 8005de0:	f3bf 8f4f 	dsb	sy
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	e75e      	b.n	8005ca8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005dea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005dec:	f000 f9af 	bl	800614e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005df0:	f000 fd20 	bl	8006834 <xTaskResumeAll>
 8005df4:	e758      	b.n	8005ca8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005df6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005df8:	f000 f9a9 	bl	800614e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005dfc:	f000 fd1a 	bl	8006834 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e02:	f000 f9f6 	bl	80061f2 <prvIsQueueEmpty>
 8005e06:	4603      	mov	r3, r0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f43f af4d 	beq.w	8005ca8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00d      	beq.n	8005e30 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005e14:	f001 ff56 	bl	8007cc4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005e18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e1a:	f000 f8f0 	bl	8005ffe <prvGetDisinheritPriorityAfterTimeout>
 8005e1e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e26:	4618      	mov	r0, r3
 8005e28:	f001 f9e6 	bl	80071f8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005e2c:	f001 ff7a 	bl	8007d24 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005e30:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3738      	adds	r7, #56	; 0x38
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	e000ed04 	.word	0xe000ed04

08005e40 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b08e      	sub	sp, #56	; 0x38
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10a      	bne.n	8005e6c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8005e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5a:	f383 8811 	msr	BASEPRI, r3
 8005e5e:	f3bf 8f6f 	isb	sy
 8005e62:	f3bf 8f4f 	dsb	sy
 8005e66:	623b      	str	r3, [r7, #32]
}
 8005e68:	bf00      	nop
 8005e6a:	e7fe      	b.n	8005e6a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d103      	bne.n	8005e7a <xQueueReceiveFromISR+0x3a>
 8005e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <xQueueReceiveFromISR+0x3e>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e000      	b.n	8005e80 <xQueueReceiveFromISR+0x40>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10a      	bne.n	8005e9a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e88:	f383 8811 	msr	BASEPRI, r3
 8005e8c:	f3bf 8f6f 	isb	sy
 8005e90:	f3bf 8f4f 	dsb	sy
 8005e94:	61fb      	str	r3, [r7, #28]
}
 8005e96:	bf00      	nop
 8005e98:	e7fe      	b.n	8005e98 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e9a:	f001 fff5 	bl	8007e88 <vPortValidateInterruptPriority>
	__asm volatile
 8005e9e:	f3ef 8211 	mrs	r2, BASEPRI
 8005ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	61ba      	str	r2, [r7, #24]
 8005eb4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005eb6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ebe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d02f      	beq.n	8005f26 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005ecc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005ed0:	68b9      	ldr	r1, [r7, #8]
 8005ed2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ed4:	f000 f915 	bl	8006102 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eda:	1e5a      	subs	r2, r3, #1
 8005edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ede:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005ee0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee8:	d112      	bne.n	8005f10 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d016      	beq.n	8005f20 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef4:	3310      	adds	r3, #16
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 feb8 	bl	8006c6c <xTaskRemoveFromEventList>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00e      	beq.n	8005f20 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d00b      	beq.n	8005f20 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	601a      	str	r2, [r3, #0]
 8005f0e:	e007      	b.n	8005f20 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005f10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f14:	3301      	adds	r3, #1
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	b25a      	sxtb	r2, r3
 8005f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005f20:	2301      	movs	r3, #1
 8005f22:	637b      	str	r3, [r7, #52]	; 0x34
 8005f24:	e001      	b.n	8005f2a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8005f26:	2300      	movs	r3, #0
 8005f28:	637b      	str	r3, [r7, #52]	; 0x34
 8005f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	f383 8811 	msr	BASEPRI, r3
}
 8005f34:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3738      	adds	r7, #56	; 0x38
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10a      	bne.n	8005f64 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8005f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f52:	f383 8811 	msr	BASEPRI, r3
 8005f56:	f3bf 8f6f 	isb	sy
 8005f5a:	f3bf 8f4f 	dsb	sy
 8005f5e:	60bb      	str	r3, [r7, #8]
}
 8005f60:	bf00      	nop
 8005f62:	e7fe      	b.n	8005f62 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8005f64:	f001 feae 	bl	8007cc4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f6c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8005f6e:	f001 fed9 	bl	8007d24 <vPortExitCritical>

	return uxReturn;
 8005f72:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005f74:	4618      	mov	r0, r3
 8005f76:	3710      	adds	r7, #16
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b087      	sub	sp, #28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10a      	bne.n	8005fa4 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	60fb      	str	r3, [r7, #12]
}
 8005fa0:	bf00      	nop
 8005fa2:	e7fe      	b.n	8005fa2 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa8:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8005faa:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005fac:	4618      	mov	r0, r3
 8005fae:	371c      	adds	r7, #28
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10a      	bne.n	8005fe0 <vQueueDelete+0x28>
	__asm volatile
 8005fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fce:	f383 8811 	msr	BASEPRI, r3
 8005fd2:	f3bf 8f6f 	isb	sy
 8005fd6:	f3bf 8f4f 	dsb	sy
 8005fda:	60bb      	str	r3, [r7, #8]
}
 8005fdc:	bf00      	nop
 8005fde:	e7fe      	b.n	8005fde <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005fe0:	68f8      	ldr	r0, [r7, #12]
 8005fe2:	f000 f95f 	bl	80062a4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d102      	bne.n	8005ff6 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f002 f855 	bl	80080a0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005ff6:	bf00      	nop
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005ffe:	b480      	push	{r7}
 8006000:	b085      	sub	sp, #20
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600a:	2b00      	cmp	r3, #0
 800600c:	d006      	beq.n	800601c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006018:	60fb      	str	r3, [r7, #12]
 800601a:	e001      	b.n	8006020 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800601c:	2300      	movs	r3, #0
 800601e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006020:	68fb      	ldr	r3, [r7, #12]
	}
 8006022:	4618      	mov	r0, r3
 8006024:	3714      	adds	r7, #20
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b086      	sub	sp, #24
 8006032:	af00      	add	r7, sp, #0
 8006034:	60f8      	str	r0, [r7, #12]
 8006036:	60b9      	str	r1, [r7, #8]
 8006038:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800603a:	2300      	movs	r3, #0
 800603c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006042:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10d      	bne.n	8006068 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d14d      	bne.n	80060f0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	4618      	mov	r0, r3
 800605a:	f001 f85f 	bl	800711c <xTaskPriorityDisinherit>
 800605e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	609a      	str	r2, [r3, #8]
 8006066:	e043      	b.n	80060f0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d119      	bne.n	80060a2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6858      	ldr	r0, [r3, #4]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006076:	461a      	mov	r2, r3
 8006078:	68b9      	ldr	r1, [r7, #8]
 800607a:	f002 f96b 	bl	8008354 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006086:	441a      	add	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	685a      	ldr	r2, [r3, #4]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	429a      	cmp	r2, r3
 8006096:	d32b      	bcc.n	80060f0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	605a      	str	r2, [r3, #4]
 80060a0:	e026      	b.n	80060f0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	68d8      	ldr	r0, [r3, #12]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060aa:	461a      	mov	r2, r3
 80060ac:	68b9      	ldr	r1, [r7, #8]
 80060ae:	f002 f951 	bl	8008354 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	68da      	ldr	r2, [r3, #12]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ba:	425b      	negs	r3, r3
 80060bc:	441a      	add	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	68da      	ldr	r2, [r3, #12]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d207      	bcs.n	80060de <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	689a      	ldr	r2, [r3, #8]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d6:	425b      	negs	r3, r3
 80060d8:	441a      	add	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d105      	bne.n	80060f0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d002      	beq.n	80060f0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	3b01      	subs	r3, #1
 80060ee:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	1c5a      	adds	r2, r3, #1
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80060f8:	697b      	ldr	r3, [r7, #20]
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3718      	adds	r7, #24
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}

08006102 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b082      	sub	sp, #8
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
 800610a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006110:	2b00      	cmp	r3, #0
 8006112:	d018      	beq.n	8006146 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	68da      	ldr	r2, [r3, #12]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611c:	441a      	add	r2, r3
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	68da      	ldr	r2, [r3, #12]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	429a      	cmp	r2, r3
 800612c:	d303      	bcc.n	8006136 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68d9      	ldr	r1, [r3, #12]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613e:	461a      	mov	r2, r3
 8006140:	6838      	ldr	r0, [r7, #0]
 8006142:	f002 f907 	bl	8008354 <memcpy>
	}
}
 8006146:	bf00      	nop
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b084      	sub	sp, #16
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006156:	f001 fdb5 	bl	8007cc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006160:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006162:	e011      	b.n	8006188 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006168:	2b00      	cmp	r3, #0
 800616a:	d012      	beq.n	8006192 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	3324      	adds	r3, #36	; 0x24
 8006170:	4618      	mov	r0, r3
 8006172:	f000 fd7b 	bl	8006c6c <xTaskRemoveFromEventList>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800617c:	f000 fe52 	bl	8006e24 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006180:	7bfb      	ldrb	r3, [r7, #15]
 8006182:	3b01      	subs	r3, #1
 8006184:	b2db      	uxtb	r3, r3
 8006186:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006188:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800618c:	2b00      	cmp	r3, #0
 800618e:	dce9      	bgt.n	8006164 <prvUnlockQueue+0x16>
 8006190:	e000      	b.n	8006194 <prvUnlockQueue+0x46>
					break;
 8006192:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	22ff      	movs	r2, #255	; 0xff
 8006198:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800619c:	f001 fdc2 	bl	8007d24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80061a0:	f001 fd90 	bl	8007cc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80061aa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061ac:	e011      	b.n	80061d2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d012      	beq.n	80061dc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	3310      	adds	r3, #16
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 fd56 	bl	8006c6c <xTaskRemoveFromEventList>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d001      	beq.n	80061ca <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80061c6:	f000 fe2d 	bl	8006e24 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80061ca:	7bbb      	ldrb	r3, [r7, #14]
 80061cc:	3b01      	subs	r3, #1
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	dce9      	bgt.n	80061ae <prvUnlockQueue+0x60>
 80061da:	e000      	b.n	80061de <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80061dc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	22ff      	movs	r2, #255	; 0xff
 80061e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80061e6:	f001 fd9d 	bl	8007d24 <vPortExitCritical>
}
 80061ea:	bf00      	nop
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b084      	sub	sp, #16
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80061fa:	f001 fd63 	bl	8007cc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006202:	2b00      	cmp	r3, #0
 8006204:	d102      	bne.n	800620c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006206:	2301      	movs	r3, #1
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	e001      	b.n	8006210 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800620c:	2300      	movs	r3, #0
 800620e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006210:	f001 fd88 	bl	8007d24 <vPortExitCritical>

	return xReturn;
 8006214:	68fb      	ldr	r3, [r7, #12]
}
 8006216:	4618      	mov	r0, r3
 8006218:	3710      	adds	r7, #16
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}

0800621e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800621e:	b580      	push	{r7, lr}
 8006220:	b084      	sub	sp, #16
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006226:	f001 fd4d 	bl	8007cc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006232:	429a      	cmp	r2, r3
 8006234:	d102      	bne.n	800623c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006236:	2301      	movs	r3, #1
 8006238:	60fb      	str	r3, [r7, #12]
 800623a:	e001      	b.n	8006240 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800623c:	2300      	movs	r3, #0
 800623e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006240:	f001 fd70 	bl	8007d24 <vPortExitCritical>

	return xReturn;
 8006244:	68fb      	ldr	r3, [r7, #12]
}
 8006246:	4618      	mov	r0, r3
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
	...

08006250 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006250:	b480      	push	{r7}
 8006252:	b085      	sub	sp, #20
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800625a:	2300      	movs	r3, #0
 800625c:	60fb      	str	r3, [r7, #12]
 800625e:	e014      	b.n	800628a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006260:	4a0f      	ldr	r2, [pc, #60]	; (80062a0 <vQueueAddToRegistry+0x50>)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d10b      	bne.n	8006284 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800626c:	490c      	ldr	r1, [pc, #48]	; (80062a0 <vQueueAddToRegistry+0x50>)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006276:	4a0a      	ldr	r2, [pc, #40]	; (80062a0 <vQueueAddToRegistry+0x50>)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	00db      	lsls	r3, r3, #3
 800627c:	4413      	add	r3, r2
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006282:	e006      	b.n	8006292 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	3301      	adds	r3, #1
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2b07      	cmp	r3, #7
 800628e:	d9e7      	bls.n	8006260 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006290:	bf00      	nop
 8006292:	bf00      	nop
 8006294:	3714      	adds	r7, #20
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop
 80062a0:	20000a04 	.word	0x20000a04

080062a4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80062ac:	2300      	movs	r3, #0
 80062ae:	60fb      	str	r3, [r7, #12]
 80062b0:	e016      	b.n	80062e0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80062b2:	4a10      	ldr	r2, [pc, #64]	; (80062f4 <vQueueUnregisterQueue+0x50>)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	4413      	add	r3, r2
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d10b      	bne.n	80062da <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80062c2:	4a0c      	ldr	r2, [pc, #48]	; (80062f4 <vQueueUnregisterQueue+0x50>)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2100      	movs	r1, #0
 80062c8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80062cc:	4a09      	ldr	r2, [pc, #36]	; (80062f4 <vQueueUnregisterQueue+0x50>)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	00db      	lsls	r3, r3, #3
 80062d2:	4413      	add	r3, r2
 80062d4:	2200      	movs	r2, #0
 80062d6:	605a      	str	r2, [r3, #4]
				break;
 80062d8:	e006      	b.n	80062e8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	3301      	adds	r3, #1
 80062de:	60fb      	str	r3, [r7, #12]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2b07      	cmp	r3, #7
 80062e4:	d9e5      	bls.n	80062b2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80062e6:	bf00      	nop
 80062e8:	bf00      	nop
 80062ea:	3714      	adds	r7, #20
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	20000a04 	.word	0x20000a04

080062f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006308:	f001 fcdc 	bl	8007cc4 <vPortEnterCritical>
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006312:	b25b      	sxtb	r3, r3
 8006314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006318:	d103      	bne.n	8006322 <vQueueWaitForMessageRestricted+0x2a>
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006328:	b25b      	sxtb	r3, r3
 800632a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632e:	d103      	bne.n	8006338 <vQueueWaitForMessageRestricted+0x40>
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006338:	f001 fcf4 	bl	8007d24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006340:	2b00      	cmp	r3, #0
 8006342:	d106      	bne.n	8006352 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	3324      	adds	r3, #36	; 0x24
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	68b9      	ldr	r1, [r7, #8]
 800634c:	4618      	mov	r0, r3
 800634e:	f000 fc61 	bl	8006c14 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006352:	6978      	ldr	r0, [r7, #20]
 8006354:	f7ff fefb 	bl	800614e <prvUnlockQueue>
	}
 8006358:	bf00      	nop
 800635a:	3718      	adds	r7, #24
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006360:	b580      	push	{r7, lr}
 8006362:	b08e      	sub	sp, #56	; 0x38
 8006364:	af04      	add	r7, sp, #16
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	60b9      	str	r1, [r7, #8]
 800636a:	607a      	str	r2, [r7, #4]
 800636c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800636e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10a      	bne.n	800638a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	623b      	str	r3, [r7, #32]
}
 8006386:	bf00      	nop
 8006388:	e7fe      	b.n	8006388 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800638a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10a      	bne.n	80063a6 <xTaskCreateStatic+0x46>
	__asm volatile
 8006390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006394:	f383 8811 	msr	BASEPRI, r3
 8006398:	f3bf 8f6f 	isb	sy
 800639c:	f3bf 8f4f 	dsb	sy
 80063a0:	61fb      	str	r3, [r7, #28]
}
 80063a2:	bf00      	nop
 80063a4:	e7fe      	b.n	80063a4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80063a6:	23bc      	movs	r3, #188	; 0xbc
 80063a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	2bbc      	cmp	r3, #188	; 0xbc
 80063ae:	d00a      	beq.n	80063c6 <xTaskCreateStatic+0x66>
	__asm volatile
 80063b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	61bb      	str	r3, [r7, #24]
}
 80063c2:	bf00      	nop
 80063c4:	e7fe      	b.n	80063c4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80063c6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80063c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d01e      	beq.n	800640c <xTaskCreateStatic+0xac>
 80063ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d01b      	beq.n	800640c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80063d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063d6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80063d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80063dc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80063de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e0:	2202      	movs	r2, #2
 80063e2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80063e6:	2300      	movs	r3, #0
 80063e8:	9303      	str	r3, [sp, #12]
 80063ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ec:	9302      	str	r3, [sp, #8]
 80063ee:	f107 0314 	add.w	r3, r7, #20
 80063f2:	9301      	str	r3, [sp, #4]
 80063f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f6:	9300      	str	r3, [sp, #0]
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	68b9      	ldr	r1, [r7, #8]
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f000 f850 	bl	80064a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006404:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006406:	f000 f8f3 	bl	80065f0 <prvAddNewTaskToReadyList>
 800640a:	e001      	b.n	8006410 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800640c:	2300      	movs	r3, #0
 800640e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006410:	697b      	ldr	r3, [r7, #20]
	}
 8006412:	4618      	mov	r0, r3
 8006414:	3728      	adds	r7, #40	; 0x28
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800641a:	b580      	push	{r7, lr}
 800641c:	b08c      	sub	sp, #48	; 0x30
 800641e:	af04      	add	r7, sp, #16
 8006420:	60f8      	str	r0, [r7, #12]
 8006422:	60b9      	str	r1, [r7, #8]
 8006424:	603b      	str	r3, [r7, #0]
 8006426:	4613      	mov	r3, r2
 8006428:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800642a:	88fb      	ldrh	r3, [r7, #6]
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	4618      	mov	r0, r3
 8006430:	f001 fd6a 	bl	8007f08 <pvPortMalloc>
 8006434:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00e      	beq.n	800645a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800643c:	20bc      	movs	r0, #188	; 0xbc
 800643e:	f001 fd63 	bl	8007f08 <pvPortMalloc>
 8006442:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d003      	beq.n	8006452 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	697a      	ldr	r2, [r7, #20]
 800644e:	631a      	str	r2, [r3, #48]	; 0x30
 8006450:	e005      	b.n	800645e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006452:	6978      	ldr	r0, [r7, #20]
 8006454:	f001 fe24 	bl	80080a0 <vPortFree>
 8006458:	e001      	b.n	800645e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800645a:	2300      	movs	r3, #0
 800645c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d017      	beq.n	8006494 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800646c:	88fa      	ldrh	r2, [r7, #6]
 800646e:	2300      	movs	r3, #0
 8006470:	9303      	str	r3, [sp, #12]
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	9302      	str	r3, [sp, #8]
 8006476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006478:	9301      	str	r3, [sp, #4]
 800647a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	68b9      	ldr	r1, [r7, #8]
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f000 f80e 	bl	80064a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006488:	69f8      	ldr	r0, [r7, #28]
 800648a:	f000 f8b1 	bl	80065f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800648e:	2301      	movs	r3, #1
 8006490:	61bb      	str	r3, [r7, #24]
 8006492:	e002      	b.n	800649a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006494:	f04f 33ff 	mov.w	r3, #4294967295
 8006498:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800649a:	69bb      	ldr	r3, [r7, #24]
	}
 800649c:	4618      	mov	r0, r3
 800649e:	3720      	adds	r7, #32
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b088      	sub	sp, #32
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
 80064b0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80064b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	461a      	mov	r2, r3
 80064bc:	21a5      	movs	r1, #165	; 0xa5
 80064be:	f001 ff57 	bl	8008370 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80064c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80064cc:	3b01      	subs	r3, #1
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4413      	add	r3, r2
 80064d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	f023 0307 	bic.w	r3, r3, #7
 80064da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80064dc:	69bb      	ldr	r3, [r7, #24]
 80064de:	f003 0307 	and.w	r3, r3, #7
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00a      	beq.n	80064fc <prvInitialiseNewTask+0x58>
	__asm volatile
 80064e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ea:	f383 8811 	msr	BASEPRI, r3
 80064ee:	f3bf 8f6f 	isb	sy
 80064f2:	f3bf 8f4f 	dsb	sy
 80064f6:	617b      	str	r3, [r7, #20]
}
 80064f8:	bf00      	nop
 80064fa:	e7fe      	b.n	80064fa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d01f      	beq.n	8006542 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006502:	2300      	movs	r3, #0
 8006504:	61fb      	str	r3, [r7, #28]
 8006506:	e012      	b.n	800652e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	4413      	add	r3, r2
 800650e:	7819      	ldrb	r1, [r3, #0]
 8006510:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	4413      	add	r3, r2
 8006516:	3334      	adds	r3, #52	; 0x34
 8006518:	460a      	mov	r2, r1
 800651a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	4413      	add	r3, r2
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d006      	beq.n	8006536 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	3301      	adds	r3, #1
 800652c:	61fb      	str	r3, [r7, #28]
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	2b0f      	cmp	r3, #15
 8006532:	d9e9      	bls.n	8006508 <prvInitialiseNewTask+0x64>
 8006534:	e000      	b.n	8006538 <prvInitialiseNewTask+0x94>
			{
				break;
 8006536:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006540:	e003      	b.n	800654a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800654a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654c:	2b37      	cmp	r3, #55	; 0x37
 800654e:	d901      	bls.n	8006554 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006550:	2337      	movs	r3, #55	; 0x37
 8006552:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006556:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006558:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800655a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800655c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800655e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006562:	2200      	movs	r2, #0
 8006564:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006568:	3304      	adds	r3, #4
 800656a:	4618      	mov	r0, r3
 800656c:	f7fe fd64 	bl	8005038 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006572:	3318      	adds	r3, #24
 8006574:	4618      	mov	r0, r3
 8006576:	f7fe fd5f 	bl	8005038 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800657a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800657e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006582:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006588:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800658a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800658c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800658e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006592:	2200      	movs	r2, #0
 8006594:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800659a:	2200      	movs	r2, #0
 800659c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80065a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a2:	3354      	adds	r3, #84	; 0x54
 80065a4:	2260      	movs	r2, #96	; 0x60
 80065a6:	2100      	movs	r1, #0
 80065a8:	4618      	mov	r0, r3
 80065aa:	f001 fee1 	bl	8008370 <memset>
 80065ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b0:	4a0c      	ldr	r2, [pc, #48]	; (80065e4 <prvInitialiseNewTask+0x140>)
 80065b2:	659a      	str	r2, [r3, #88]	; 0x58
 80065b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b6:	4a0c      	ldr	r2, [pc, #48]	; (80065e8 <prvInitialiseNewTask+0x144>)
 80065b8:	65da      	str	r2, [r3, #92]	; 0x5c
 80065ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065bc:	4a0b      	ldr	r2, [pc, #44]	; (80065ec <prvInitialiseNewTask+0x148>)
 80065be:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80065c0:	683a      	ldr	r2, [r7, #0]
 80065c2:	68f9      	ldr	r1, [r7, #12]
 80065c4:	69b8      	ldr	r0, [r7, #24]
 80065c6:	f001 fa4f 	bl	8007a68 <pxPortInitialiseStack>
 80065ca:	4602      	mov	r2, r0
 80065cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ce:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80065d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d002      	beq.n	80065dc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80065d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065da:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065dc:	bf00      	nop
 80065de:	3720      	adds	r7, #32
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	08008e90 	.word	0x08008e90
 80065e8:	08008eb0 	.word	0x08008eb0
 80065ec:	08008e70 	.word	0x08008e70

080065f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80065f8:	f001 fb64 	bl	8007cc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80065fc:	4b2d      	ldr	r3, [pc, #180]	; (80066b4 <prvAddNewTaskToReadyList+0xc4>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	3301      	adds	r3, #1
 8006602:	4a2c      	ldr	r2, [pc, #176]	; (80066b4 <prvAddNewTaskToReadyList+0xc4>)
 8006604:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006606:	4b2c      	ldr	r3, [pc, #176]	; (80066b8 <prvAddNewTaskToReadyList+0xc8>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d109      	bne.n	8006622 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800660e:	4a2a      	ldr	r2, [pc, #168]	; (80066b8 <prvAddNewTaskToReadyList+0xc8>)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006614:	4b27      	ldr	r3, [pc, #156]	; (80066b4 <prvAddNewTaskToReadyList+0xc4>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d110      	bne.n	800663e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800661c:	f000 fc26 	bl	8006e6c <prvInitialiseTaskLists>
 8006620:	e00d      	b.n	800663e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006622:	4b26      	ldr	r3, [pc, #152]	; (80066bc <prvAddNewTaskToReadyList+0xcc>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d109      	bne.n	800663e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800662a:	4b23      	ldr	r3, [pc, #140]	; (80066b8 <prvAddNewTaskToReadyList+0xc8>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006634:	429a      	cmp	r2, r3
 8006636:	d802      	bhi.n	800663e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006638:	4a1f      	ldr	r2, [pc, #124]	; (80066b8 <prvAddNewTaskToReadyList+0xc8>)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800663e:	4b20      	ldr	r3, [pc, #128]	; (80066c0 <prvAddNewTaskToReadyList+0xd0>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	3301      	adds	r3, #1
 8006644:	4a1e      	ldr	r2, [pc, #120]	; (80066c0 <prvAddNewTaskToReadyList+0xd0>)
 8006646:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006648:	4b1d      	ldr	r3, [pc, #116]	; (80066c0 <prvAddNewTaskToReadyList+0xd0>)
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006654:	4b1b      	ldr	r3, [pc, #108]	; (80066c4 <prvAddNewTaskToReadyList+0xd4>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	429a      	cmp	r2, r3
 800665a:	d903      	bls.n	8006664 <prvAddNewTaskToReadyList+0x74>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006660:	4a18      	ldr	r2, [pc, #96]	; (80066c4 <prvAddNewTaskToReadyList+0xd4>)
 8006662:	6013      	str	r3, [r2, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006668:	4613      	mov	r3, r2
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	4413      	add	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4a15      	ldr	r2, [pc, #84]	; (80066c8 <prvAddNewTaskToReadyList+0xd8>)
 8006672:	441a      	add	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	3304      	adds	r3, #4
 8006678:	4619      	mov	r1, r3
 800667a:	4610      	mov	r0, r2
 800667c:	f7fe fce9 	bl	8005052 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006680:	f001 fb50 	bl	8007d24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006684:	4b0d      	ldr	r3, [pc, #52]	; (80066bc <prvAddNewTaskToReadyList+0xcc>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00e      	beq.n	80066aa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800668c:	4b0a      	ldr	r3, [pc, #40]	; (80066b8 <prvAddNewTaskToReadyList+0xc8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006696:	429a      	cmp	r2, r3
 8006698:	d207      	bcs.n	80066aa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800669a:	4b0c      	ldr	r3, [pc, #48]	; (80066cc <prvAddNewTaskToReadyList+0xdc>)
 800669c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066a0:	601a      	str	r2, [r3, #0]
 80066a2:	f3bf 8f4f 	dsb	sy
 80066a6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066aa:	bf00      	nop
 80066ac:	3708      	adds	r7, #8
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	20000f18 	.word	0x20000f18
 80066b8:	20000a44 	.word	0x20000a44
 80066bc:	20000f24 	.word	0x20000f24
 80066c0:	20000f34 	.word	0x20000f34
 80066c4:	20000f20 	.word	0x20000f20
 80066c8:	20000a48 	.word	0x20000a48
 80066cc:	e000ed04 	.word	0xe000ed04

080066d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80066d8:	2300      	movs	r3, #0
 80066da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d017      	beq.n	8006712 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80066e2:	4b13      	ldr	r3, [pc, #76]	; (8006730 <vTaskDelay+0x60>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00a      	beq.n	8006700 <vTaskDelay+0x30>
	__asm volatile
 80066ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ee:	f383 8811 	msr	BASEPRI, r3
 80066f2:	f3bf 8f6f 	isb	sy
 80066f6:	f3bf 8f4f 	dsb	sy
 80066fa:	60bb      	str	r3, [r7, #8]
}
 80066fc:	bf00      	nop
 80066fe:	e7fe      	b.n	80066fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006700:	f000 f88a 	bl	8006818 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006704:	2100      	movs	r1, #0
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 fe0c 	bl	8007324 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800670c:	f000 f892 	bl	8006834 <xTaskResumeAll>
 8006710:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d107      	bne.n	8006728 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006718:	4b06      	ldr	r3, [pc, #24]	; (8006734 <vTaskDelay+0x64>)
 800671a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800671e:	601a      	str	r2, [r3, #0]
 8006720:	f3bf 8f4f 	dsb	sy
 8006724:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006728:	bf00      	nop
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}
 8006730:	20000f40 	.word	0x20000f40
 8006734:	e000ed04 	.word	0xe000ed04

08006738 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b08a      	sub	sp, #40	; 0x28
 800673c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800673e:	2300      	movs	r3, #0
 8006740:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006742:	2300      	movs	r3, #0
 8006744:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006746:	463a      	mov	r2, r7
 8006748:	1d39      	adds	r1, r7, #4
 800674a:	f107 0308 	add.w	r3, r7, #8
 800674e:	4618      	mov	r0, r3
 8006750:	f7fe fc1e 	bl	8004f90 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006754:	6839      	ldr	r1, [r7, #0]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68ba      	ldr	r2, [r7, #8]
 800675a:	9202      	str	r2, [sp, #8]
 800675c:	9301      	str	r3, [sp, #4]
 800675e:	2300      	movs	r3, #0
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	2300      	movs	r3, #0
 8006764:	460a      	mov	r2, r1
 8006766:	4924      	ldr	r1, [pc, #144]	; (80067f8 <vTaskStartScheduler+0xc0>)
 8006768:	4824      	ldr	r0, [pc, #144]	; (80067fc <vTaskStartScheduler+0xc4>)
 800676a:	f7ff fdf9 	bl	8006360 <xTaskCreateStatic>
 800676e:	4603      	mov	r3, r0
 8006770:	4a23      	ldr	r2, [pc, #140]	; (8006800 <vTaskStartScheduler+0xc8>)
 8006772:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006774:	4b22      	ldr	r3, [pc, #136]	; (8006800 <vTaskStartScheduler+0xc8>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d002      	beq.n	8006782 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800677c:	2301      	movs	r3, #1
 800677e:	617b      	str	r3, [r7, #20]
 8006780:	e001      	b.n	8006786 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006782:	2300      	movs	r3, #0
 8006784:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d102      	bne.n	8006792 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800678c:	f000 fe1e 	bl	80073cc <xTimerCreateTimerTask>
 8006790:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	2b01      	cmp	r3, #1
 8006796:	d11b      	bne.n	80067d0 <vTaskStartScheduler+0x98>
	__asm volatile
 8006798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679c:	f383 8811 	msr	BASEPRI, r3
 80067a0:	f3bf 8f6f 	isb	sy
 80067a4:	f3bf 8f4f 	dsb	sy
 80067a8:	613b      	str	r3, [r7, #16]
}
 80067aa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80067ac:	4b15      	ldr	r3, [pc, #84]	; (8006804 <vTaskStartScheduler+0xcc>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	3354      	adds	r3, #84	; 0x54
 80067b2:	4a15      	ldr	r2, [pc, #84]	; (8006808 <vTaskStartScheduler+0xd0>)
 80067b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80067b6:	4b15      	ldr	r3, [pc, #84]	; (800680c <vTaskStartScheduler+0xd4>)
 80067b8:	f04f 32ff 	mov.w	r2, #4294967295
 80067bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80067be:	4b14      	ldr	r3, [pc, #80]	; (8006810 <vTaskStartScheduler+0xd8>)
 80067c0:	2201      	movs	r2, #1
 80067c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80067c4:	4b13      	ldr	r3, [pc, #76]	; (8006814 <vTaskStartScheduler+0xdc>)
 80067c6:	2200      	movs	r2, #0
 80067c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80067ca:	f001 f9d9 	bl	8007b80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80067ce:	e00e      	b.n	80067ee <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d6:	d10a      	bne.n	80067ee <vTaskStartScheduler+0xb6>
	__asm volatile
 80067d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067dc:	f383 8811 	msr	BASEPRI, r3
 80067e0:	f3bf 8f6f 	isb	sy
 80067e4:	f3bf 8f4f 	dsb	sy
 80067e8:	60fb      	str	r3, [r7, #12]
}
 80067ea:	bf00      	nop
 80067ec:	e7fe      	b.n	80067ec <vTaskStartScheduler+0xb4>
}
 80067ee:	bf00      	nop
 80067f0:	3718      	adds	r7, #24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	08008dd8 	.word	0x08008dd8
 80067fc:	08006e3d 	.word	0x08006e3d
 8006800:	20000f3c 	.word	0x20000f3c
 8006804:	20000a44 	.word	0x20000a44
 8006808:	20000010 	.word	0x20000010
 800680c:	20000f38 	.word	0x20000f38
 8006810:	20000f24 	.word	0x20000f24
 8006814:	20000f1c 	.word	0x20000f1c

08006818 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006818:	b480      	push	{r7}
 800681a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800681c:	4b04      	ldr	r3, [pc, #16]	; (8006830 <vTaskSuspendAll+0x18>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	3301      	adds	r3, #1
 8006822:	4a03      	ldr	r2, [pc, #12]	; (8006830 <vTaskSuspendAll+0x18>)
 8006824:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006826:	bf00      	nop
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr
 8006830:	20000f40 	.word	0x20000f40

08006834 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800683a:	2300      	movs	r3, #0
 800683c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800683e:	2300      	movs	r3, #0
 8006840:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006842:	4b42      	ldr	r3, [pc, #264]	; (800694c <xTaskResumeAll+0x118>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10a      	bne.n	8006860 <xTaskResumeAll+0x2c>
	__asm volatile
 800684a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800684e:	f383 8811 	msr	BASEPRI, r3
 8006852:	f3bf 8f6f 	isb	sy
 8006856:	f3bf 8f4f 	dsb	sy
 800685a:	603b      	str	r3, [r7, #0]
}
 800685c:	bf00      	nop
 800685e:	e7fe      	b.n	800685e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006860:	f001 fa30 	bl	8007cc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006864:	4b39      	ldr	r3, [pc, #228]	; (800694c <xTaskResumeAll+0x118>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	3b01      	subs	r3, #1
 800686a:	4a38      	ldr	r2, [pc, #224]	; (800694c <xTaskResumeAll+0x118>)
 800686c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800686e:	4b37      	ldr	r3, [pc, #220]	; (800694c <xTaskResumeAll+0x118>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d162      	bne.n	800693c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006876:	4b36      	ldr	r3, [pc, #216]	; (8006950 <xTaskResumeAll+0x11c>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d05e      	beq.n	800693c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800687e:	e02f      	b.n	80068e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006880:	4b34      	ldr	r3, [pc, #208]	; (8006954 <xTaskResumeAll+0x120>)
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	3318      	adds	r3, #24
 800688c:	4618      	mov	r0, r3
 800688e:	f7fe fc3d 	bl	800510c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	3304      	adds	r3, #4
 8006896:	4618      	mov	r0, r3
 8006898:	f7fe fc38 	bl	800510c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068a0:	4b2d      	ldr	r3, [pc, #180]	; (8006958 <xTaskResumeAll+0x124>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d903      	bls.n	80068b0 <xTaskResumeAll+0x7c>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ac:	4a2a      	ldr	r2, [pc, #168]	; (8006958 <xTaskResumeAll+0x124>)
 80068ae:	6013      	str	r3, [r2, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068b4:	4613      	mov	r3, r2
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	4413      	add	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4a27      	ldr	r2, [pc, #156]	; (800695c <xTaskResumeAll+0x128>)
 80068be:	441a      	add	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	3304      	adds	r3, #4
 80068c4:	4619      	mov	r1, r3
 80068c6:	4610      	mov	r0, r2
 80068c8:	f7fe fbc3 	bl	8005052 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068d0:	4b23      	ldr	r3, [pc, #140]	; (8006960 <xTaskResumeAll+0x12c>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d302      	bcc.n	80068e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80068da:	4b22      	ldr	r3, [pc, #136]	; (8006964 <xTaskResumeAll+0x130>)
 80068dc:	2201      	movs	r2, #1
 80068de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068e0:	4b1c      	ldr	r3, [pc, #112]	; (8006954 <xTaskResumeAll+0x120>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d1cb      	bne.n	8006880 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d001      	beq.n	80068f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80068ee:	f000 fb5f 	bl	8006fb0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80068f2:	4b1d      	ldr	r3, [pc, #116]	; (8006968 <xTaskResumeAll+0x134>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d010      	beq.n	8006920 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80068fe:	f000 f847 	bl	8006990 <xTaskIncrementTick>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d002      	beq.n	800690e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006908:	4b16      	ldr	r3, [pc, #88]	; (8006964 <xTaskResumeAll+0x130>)
 800690a:	2201      	movs	r2, #1
 800690c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	3b01      	subs	r3, #1
 8006912:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1f1      	bne.n	80068fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800691a:	4b13      	ldr	r3, [pc, #76]	; (8006968 <xTaskResumeAll+0x134>)
 800691c:	2200      	movs	r2, #0
 800691e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006920:	4b10      	ldr	r3, [pc, #64]	; (8006964 <xTaskResumeAll+0x130>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d009      	beq.n	800693c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006928:	2301      	movs	r3, #1
 800692a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800692c:	4b0f      	ldr	r3, [pc, #60]	; (800696c <xTaskResumeAll+0x138>)
 800692e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006932:	601a      	str	r2, [r3, #0]
 8006934:	f3bf 8f4f 	dsb	sy
 8006938:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800693c:	f001 f9f2 	bl	8007d24 <vPortExitCritical>

	return xAlreadyYielded;
 8006940:	68bb      	ldr	r3, [r7, #8]
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	20000f40 	.word	0x20000f40
 8006950:	20000f18 	.word	0x20000f18
 8006954:	20000ed8 	.word	0x20000ed8
 8006958:	20000f20 	.word	0x20000f20
 800695c:	20000a48 	.word	0x20000a48
 8006960:	20000a44 	.word	0x20000a44
 8006964:	20000f2c 	.word	0x20000f2c
 8006968:	20000f28 	.word	0x20000f28
 800696c:	e000ed04 	.word	0xe000ed04

08006970 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006976:	4b05      	ldr	r3, [pc, #20]	; (800698c <xTaskGetTickCount+0x1c>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800697c:	687b      	ldr	r3, [r7, #4]
}
 800697e:	4618      	mov	r0, r3
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	20000f1c 	.word	0x20000f1c

08006990 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006996:	2300      	movs	r3, #0
 8006998:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800699a:	4b4f      	ldr	r3, [pc, #316]	; (8006ad8 <xTaskIncrementTick+0x148>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f040 808f 	bne.w	8006ac2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80069a4:	4b4d      	ldr	r3, [pc, #308]	; (8006adc <xTaskIncrementTick+0x14c>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	3301      	adds	r3, #1
 80069aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80069ac:	4a4b      	ldr	r2, [pc, #300]	; (8006adc <xTaskIncrementTick+0x14c>)
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d120      	bne.n	80069fa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80069b8:	4b49      	ldr	r3, [pc, #292]	; (8006ae0 <xTaskIncrementTick+0x150>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00a      	beq.n	80069d8 <xTaskIncrementTick+0x48>
	__asm volatile
 80069c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c6:	f383 8811 	msr	BASEPRI, r3
 80069ca:	f3bf 8f6f 	isb	sy
 80069ce:	f3bf 8f4f 	dsb	sy
 80069d2:	603b      	str	r3, [r7, #0]
}
 80069d4:	bf00      	nop
 80069d6:	e7fe      	b.n	80069d6 <xTaskIncrementTick+0x46>
 80069d8:	4b41      	ldr	r3, [pc, #260]	; (8006ae0 <xTaskIncrementTick+0x150>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	60fb      	str	r3, [r7, #12]
 80069de:	4b41      	ldr	r3, [pc, #260]	; (8006ae4 <xTaskIncrementTick+0x154>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a3f      	ldr	r2, [pc, #252]	; (8006ae0 <xTaskIncrementTick+0x150>)
 80069e4:	6013      	str	r3, [r2, #0]
 80069e6:	4a3f      	ldr	r2, [pc, #252]	; (8006ae4 <xTaskIncrementTick+0x154>)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	4b3e      	ldr	r3, [pc, #248]	; (8006ae8 <xTaskIncrementTick+0x158>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3301      	adds	r3, #1
 80069f2:	4a3d      	ldr	r2, [pc, #244]	; (8006ae8 <xTaskIncrementTick+0x158>)
 80069f4:	6013      	str	r3, [r2, #0]
 80069f6:	f000 fadb 	bl	8006fb0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80069fa:	4b3c      	ldr	r3, [pc, #240]	; (8006aec <xTaskIncrementTick+0x15c>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d349      	bcc.n	8006a98 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a04:	4b36      	ldr	r3, [pc, #216]	; (8006ae0 <xTaskIncrementTick+0x150>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d104      	bne.n	8006a18 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a0e:	4b37      	ldr	r3, [pc, #220]	; (8006aec <xTaskIncrementTick+0x15c>)
 8006a10:	f04f 32ff 	mov.w	r2, #4294967295
 8006a14:	601a      	str	r2, [r3, #0]
					break;
 8006a16:	e03f      	b.n	8006a98 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a18:	4b31      	ldr	r3, [pc, #196]	; (8006ae0 <xTaskIncrementTick+0x150>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d203      	bcs.n	8006a38 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006a30:	4a2e      	ldr	r2, [pc, #184]	; (8006aec <xTaskIncrementTick+0x15c>)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006a36:	e02f      	b.n	8006a98 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7fe fb65 	bl	800510c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d004      	beq.n	8006a54 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	3318      	adds	r3, #24
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7fe fb5c 	bl	800510c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a58:	4b25      	ldr	r3, [pc, #148]	; (8006af0 <xTaskIncrementTick+0x160>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d903      	bls.n	8006a68 <xTaskIncrementTick+0xd8>
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a64:	4a22      	ldr	r2, [pc, #136]	; (8006af0 <xTaskIncrementTick+0x160>)
 8006a66:	6013      	str	r3, [r2, #0]
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4a1f      	ldr	r2, [pc, #124]	; (8006af4 <xTaskIncrementTick+0x164>)
 8006a76:	441a      	add	r2, r3
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4610      	mov	r0, r2
 8006a80:	f7fe fae7 	bl	8005052 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a88:	4b1b      	ldr	r3, [pc, #108]	; (8006af8 <xTaskIncrementTick+0x168>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d3b8      	bcc.n	8006a04 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006a92:	2301      	movs	r3, #1
 8006a94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a96:	e7b5      	b.n	8006a04 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a98:	4b17      	ldr	r3, [pc, #92]	; (8006af8 <xTaskIncrementTick+0x168>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a9e:	4915      	ldr	r1, [pc, #84]	; (8006af4 <xTaskIncrementTick+0x164>)
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	440b      	add	r3, r1
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d901      	bls.n	8006ab4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ab4:	4b11      	ldr	r3, [pc, #68]	; (8006afc <xTaskIncrementTick+0x16c>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d007      	beq.n	8006acc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006abc:	2301      	movs	r3, #1
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	e004      	b.n	8006acc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ac2:	4b0f      	ldr	r3, [pc, #60]	; (8006b00 <xTaskIncrementTick+0x170>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	4a0d      	ldr	r2, [pc, #52]	; (8006b00 <xTaskIncrementTick+0x170>)
 8006aca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006acc:	697b      	ldr	r3, [r7, #20]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3718      	adds	r7, #24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	20000f40 	.word	0x20000f40
 8006adc:	20000f1c 	.word	0x20000f1c
 8006ae0:	20000ed0 	.word	0x20000ed0
 8006ae4:	20000ed4 	.word	0x20000ed4
 8006ae8:	20000f30 	.word	0x20000f30
 8006aec:	20000f38 	.word	0x20000f38
 8006af0:	20000f20 	.word	0x20000f20
 8006af4:	20000a48 	.word	0x20000a48
 8006af8:	20000a44 	.word	0x20000a44
 8006afc:	20000f2c 	.word	0x20000f2c
 8006b00:	20000f28 	.word	0x20000f28

08006b04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b04:	b480      	push	{r7}
 8006b06:	b085      	sub	sp, #20
 8006b08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b0a:	4b2a      	ldr	r3, [pc, #168]	; (8006bb4 <vTaskSwitchContext+0xb0>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d003      	beq.n	8006b1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006b12:	4b29      	ldr	r3, [pc, #164]	; (8006bb8 <vTaskSwitchContext+0xb4>)
 8006b14:	2201      	movs	r2, #1
 8006b16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b18:	e046      	b.n	8006ba8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8006b1a:	4b27      	ldr	r3, [pc, #156]	; (8006bb8 <vTaskSwitchContext+0xb4>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b20:	4b26      	ldr	r3, [pc, #152]	; (8006bbc <vTaskSwitchContext+0xb8>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	60fb      	str	r3, [r7, #12]
 8006b26:	e010      	b.n	8006b4a <vTaskSwitchContext+0x46>
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d10a      	bne.n	8006b44 <vTaskSwitchContext+0x40>
	__asm volatile
 8006b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	607b      	str	r3, [r7, #4]
}
 8006b40:	bf00      	nop
 8006b42:	e7fe      	b.n	8006b42 <vTaskSwitchContext+0x3e>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	3b01      	subs	r3, #1
 8006b48:	60fb      	str	r3, [r7, #12]
 8006b4a:	491d      	ldr	r1, [pc, #116]	; (8006bc0 <vTaskSwitchContext+0xbc>)
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	4613      	mov	r3, r2
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	4413      	add	r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	440b      	add	r3, r1
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d0e4      	beq.n	8006b28 <vTaskSwitchContext+0x24>
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4613      	mov	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4a15      	ldr	r2, [pc, #84]	; (8006bc0 <vTaskSwitchContext+0xbc>)
 8006b6a:	4413      	add	r3, r2
 8006b6c:	60bb      	str	r3, [r7, #8]
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	605a      	str	r2, [r3, #4]
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	685a      	ldr	r2, [r3, #4]
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	3308      	adds	r3, #8
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d104      	bne.n	8006b8e <vTaskSwitchContext+0x8a>
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	685a      	ldr	r2, [r3, #4]
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	605a      	str	r2, [r3, #4]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	4a0b      	ldr	r2, [pc, #44]	; (8006bc4 <vTaskSwitchContext+0xc0>)
 8006b96:	6013      	str	r3, [r2, #0]
 8006b98:	4a08      	ldr	r2, [pc, #32]	; (8006bbc <vTaskSwitchContext+0xb8>)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006b9e:	4b09      	ldr	r3, [pc, #36]	; (8006bc4 <vTaskSwitchContext+0xc0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	3354      	adds	r3, #84	; 0x54
 8006ba4:	4a08      	ldr	r2, [pc, #32]	; (8006bc8 <vTaskSwitchContext+0xc4>)
 8006ba6:	6013      	str	r3, [r2, #0]
}
 8006ba8:	bf00      	nop
 8006baa:	3714      	adds	r7, #20
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr
 8006bb4:	20000f40 	.word	0x20000f40
 8006bb8:	20000f2c 	.word	0x20000f2c
 8006bbc:	20000f20 	.word	0x20000f20
 8006bc0:	20000a48 	.word	0x20000a48
 8006bc4:	20000a44 	.word	0x20000a44
 8006bc8:	20000010 	.word	0x20000010

08006bcc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d10a      	bne.n	8006bf2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be0:	f383 8811 	msr	BASEPRI, r3
 8006be4:	f3bf 8f6f 	isb	sy
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	60fb      	str	r3, [r7, #12]
}
 8006bee:	bf00      	nop
 8006bf0:	e7fe      	b.n	8006bf0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006bf2:	4b07      	ldr	r3, [pc, #28]	; (8006c10 <vTaskPlaceOnEventList+0x44>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3318      	adds	r3, #24
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7fe fa4d 	bl	800509a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006c00:	2101      	movs	r1, #1
 8006c02:	6838      	ldr	r0, [r7, #0]
 8006c04:	f000 fb8e 	bl	8007324 <prvAddCurrentTaskToDelayedList>
}
 8006c08:	bf00      	nop
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	20000a44 	.word	0x20000a44

08006c14 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b086      	sub	sp, #24
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10a      	bne.n	8006c3c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	617b      	str	r3, [r7, #20]
}
 8006c38:	bf00      	nop
 8006c3a:	e7fe      	b.n	8006c3a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c3c:	4b0a      	ldr	r3, [pc, #40]	; (8006c68 <vTaskPlaceOnEventListRestricted+0x54>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3318      	adds	r3, #24
 8006c42:	4619      	mov	r1, r3
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f7fe fa04 	bl	8005052 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d002      	beq.n	8006c56 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006c50:	f04f 33ff 	mov.w	r3, #4294967295
 8006c54:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006c56:	6879      	ldr	r1, [r7, #4]
 8006c58:	68b8      	ldr	r0, [r7, #8]
 8006c5a:	f000 fb63 	bl	8007324 <prvAddCurrentTaskToDelayedList>
	}
 8006c5e:	bf00      	nop
 8006c60:	3718      	adds	r7, #24
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	20000a44 	.word	0x20000a44

08006c6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b086      	sub	sp, #24
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d10a      	bne.n	8006c98 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c86:	f383 8811 	msr	BASEPRI, r3
 8006c8a:	f3bf 8f6f 	isb	sy
 8006c8e:	f3bf 8f4f 	dsb	sy
 8006c92:	60fb      	str	r3, [r7, #12]
}
 8006c94:	bf00      	nop
 8006c96:	e7fe      	b.n	8006c96 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	3318      	adds	r3, #24
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f7fe fa35 	bl	800510c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ca2:	4b1e      	ldr	r3, [pc, #120]	; (8006d1c <xTaskRemoveFromEventList+0xb0>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d11d      	bne.n	8006ce6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	3304      	adds	r3, #4
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f7fe fa2c 	bl	800510c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cb8:	4b19      	ldr	r3, [pc, #100]	; (8006d20 <xTaskRemoveFromEventList+0xb4>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d903      	bls.n	8006cc8 <xTaskRemoveFromEventList+0x5c>
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc4:	4a16      	ldr	r2, [pc, #88]	; (8006d20 <xTaskRemoveFromEventList+0xb4>)
 8006cc6:	6013      	str	r3, [r2, #0]
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ccc:	4613      	mov	r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	4413      	add	r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	4a13      	ldr	r2, [pc, #76]	; (8006d24 <xTaskRemoveFromEventList+0xb8>)
 8006cd6:	441a      	add	r2, r3
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	3304      	adds	r3, #4
 8006cdc:	4619      	mov	r1, r3
 8006cde:	4610      	mov	r0, r2
 8006ce0:	f7fe f9b7 	bl	8005052 <vListInsertEnd>
 8006ce4:	e005      	b.n	8006cf2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	3318      	adds	r3, #24
 8006cea:	4619      	mov	r1, r3
 8006cec:	480e      	ldr	r0, [pc, #56]	; (8006d28 <xTaskRemoveFromEventList+0xbc>)
 8006cee:	f7fe f9b0 	bl	8005052 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cf6:	4b0d      	ldr	r3, [pc, #52]	; (8006d2c <xTaskRemoveFromEventList+0xc0>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d905      	bls.n	8006d0c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006d00:	2301      	movs	r3, #1
 8006d02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006d04:	4b0a      	ldr	r3, [pc, #40]	; (8006d30 <xTaskRemoveFromEventList+0xc4>)
 8006d06:	2201      	movs	r2, #1
 8006d08:	601a      	str	r2, [r3, #0]
 8006d0a:	e001      	b.n	8006d10 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006d10:	697b      	ldr	r3, [r7, #20]
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3718      	adds	r7, #24
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	20000f40 	.word	0x20000f40
 8006d20:	20000f20 	.word	0x20000f20
 8006d24:	20000a48 	.word	0x20000a48
 8006d28:	20000ed8 	.word	0x20000ed8
 8006d2c:	20000a44 	.word	0x20000a44
 8006d30:	20000f2c 	.word	0x20000f2c

08006d34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006d3c:	4b06      	ldr	r3, [pc, #24]	; (8006d58 <vTaskInternalSetTimeOutState+0x24>)
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006d44:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <vTaskInternalSetTimeOutState+0x28>)
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	605a      	str	r2, [r3, #4]
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr
 8006d58:	20000f30 	.word	0x20000f30
 8006d5c:	20000f1c 	.word	0x20000f1c

08006d60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b088      	sub	sp, #32
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10a      	bne.n	8006d86 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d74:	f383 8811 	msr	BASEPRI, r3
 8006d78:	f3bf 8f6f 	isb	sy
 8006d7c:	f3bf 8f4f 	dsb	sy
 8006d80:	613b      	str	r3, [r7, #16]
}
 8006d82:	bf00      	nop
 8006d84:	e7fe      	b.n	8006d84 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d10a      	bne.n	8006da2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d90:	f383 8811 	msr	BASEPRI, r3
 8006d94:	f3bf 8f6f 	isb	sy
 8006d98:	f3bf 8f4f 	dsb	sy
 8006d9c:	60fb      	str	r3, [r7, #12]
}
 8006d9e:	bf00      	nop
 8006da0:	e7fe      	b.n	8006da0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006da2:	f000 ff8f 	bl	8007cc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006da6:	4b1d      	ldr	r3, [pc, #116]	; (8006e1c <xTaskCheckForTimeOut+0xbc>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	69ba      	ldr	r2, [r7, #24]
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dbe:	d102      	bne.n	8006dc6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	61fb      	str	r3, [r7, #28]
 8006dc4:	e023      	b.n	8006e0e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	4b15      	ldr	r3, [pc, #84]	; (8006e20 <xTaskCheckForTimeOut+0xc0>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d007      	beq.n	8006de2 <xTaskCheckForTimeOut+0x82>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	69ba      	ldr	r2, [r7, #24]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d302      	bcc.n	8006de2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	61fb      	str	r3, [r7, #28]
 8006de0:	e015      	b.n	8006e0e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d20b      	bcs.n	8006e04 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	1ad2      	subs	r2, r2, r3
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f7ff ff9b 	bl	8006d34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	61fb      	str	r3, [r7, #28]
 8006e02:	e004      	b.n	8006e0e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	2200      	movs	r2, #0
 8006e08:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006e0e:	f000 ff89 	bl	8007d24 <vPortExitCritical>

	return xReturn;
 8006e12:	69fb      	ldr	r3, [r7, #28]
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3720      	adds	r7, #32
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}
 8006e1c:	20000f1c 	.word	0x20000f1c
 8006e20:	20000f30 	.word	0x20000f30

08006e24 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006e24:	b480      	push	{r7}
 8006e26:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006e28:	4b03      	ldr	r3, [pc, #12]	; (8006e38 <vTaskMissedYield+0x14>)
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	601a      	str	r2, [r3, #0]
}
 8006e2e:	bf00      	nop
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr
 8006e38:	20000f2c 	.word	0x20000f2c

08006e3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006e44:	f000 f852 	bl	8006eec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006e48:	4b06      	ldr	r3, [pc, #24]	; (8006e64 <prvIdleTask+0x28>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d9f9      	bls.n	8006e44 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006e50:	4b05      	ldr	r3, [pc, #20]	; (8006e68 <prvIdleTask+0x2c>)
 8006e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e56:	601a      	str	r2, [r3, #0]
 8006e58:	f3bf 8f4f 	dsb	sy
 8006e5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006e60:	e7f0      	b.n	8006e44 <prvIdleTask+0x8>
 8006e62:	bf00      	nop
 8006e64:	20000a48 	.word	0x20000a48
 8006e68:	e000ed04 	.word	0xe000ed04

08006e6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b082      	sub	sp, #8
 8006e70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e72:	2300      	movs	r3, #0
 8006e74:	607b      	str	r3, [r7, #4]
 8006e76:	e00c      	b.n	8006e92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	4613      	mov	r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	4413      	add	r3, r2
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	4a12      	ldr	r2, [pc, #72]	; (8006ecc <prvInitialiseTaskLists+0x60>)
 8006e84:	4413      	add	r3, r2
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7fe f8b6 	bl	8004ff8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	3301      	adds	r3, #1
 8006e90:	607b      	str	r3, [r7, #4]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2b37      	cmp	r3, #55	; 0x37
 8006e96:	d9ef      	bls.n	8006e78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006e98:	480d      	ldr	r0, [pc, #52]	; (8006ed0 <prvInitialiseTaskLists+0x64>)
 8006e9a:	f7fe f8ad 	bl	8004ff8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006e9e:	480d      	ldr	r0, [pc, #52]	; (8006ed4 <prvInitialiseTaskLists+0x68>)
 8006ea0:	f7fe f8aa 	bl	8004ff8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006ea4:	480c      	ldr	r0, [pc, #48]	; (8006ed8 <prvInitialiseTaskLists+0x6c>)
 8006ea6:	f7fe f8a7 	bl	8004ff8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006eaa:	480c      	ldr	r0, [pc, #48]	; (8006edc <prvInitialiseTaskLists+0x70>)
 8006eac:	f7fe f8a4 	bl	8004ff8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006eb0:	480b      	ldr	r0, [pc, #44]	; (8006ee0 <prvInitialiseTaskLists+0x74>)
 8006eb2:	f7fe f8a1 	bl	8004ff8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006eb6:	4b0b      	ldr	r3, [pc, #44]	; (8006ee4 <prvInitialiseTaskLists+0x78>)
 8006eb8:	4a05      	ldr	r2, [pc, #20]	; (8006ed0 <prvInitialiseTaskLists+0x64>)
 8006eba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006ebc:	4b0a      	ldr	r3, [pc, #40]	; (8006ee8 <prvInitialiseTaskLists+0x7c>)
 8006ebe:	4a05      	ldr	r2, [pc, #20]	; (8006ed4 <prvInitialiseTaskLists+0x68>)
 8006ec0:	601a      	str	r2, [r3, #0]
}
 8006ec2:	bf00      	nop
 8006ec4:	3708      	adds	r7, #8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	20000a48 	.word	0x20000a48
 8006ed0:	20000ea8 	.word	0x20000ea8
 8006ed4:	20000ebc 	.word	0x20000ebc
 8006ed8:	20000ed8 	.word	0x20000ed8
 8006edc:	20000eec 	.word	0x20000eec
 8006ee0:	20000f04 	.word	0x20000f04
 8006ee4:	20000ed0 	.word	0x20000ed0
 8006ee8:	20000ed4 	.word	0x20000ed4

08006eec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b082      	sub	sp, #8
 8006ef0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ef2:	e019      	b.n	8006f28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ef4:	f000 fee6 	bl	8007cc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ef8:	4b10      	ldr	r3, [pc, #64]	; (8006f3c <prvCheckTasksWaitingTermination+0x50>)
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	3304      	adds	r3, #4
 8006f04:	4618      	mov	r0, r3
 8006f06:	f7fe f901 	bl	800510c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006f0a:	4b0d      	ldr	r3, [pc, #52]	; (8006f40 <prvCheckTasksWaitingTermination+0x54>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	3b01      	subs	r3, #1
 8006f10:	4a0b      	ldr	r2, [pc, #44]	; (8006f40 <prvCheckTasksWaitingTermination+0x54>)
 8006f12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006f14:	4b0b      	ldr	r3, [pc, #44]	; (8006f44 <prvCheckTasksWaitingTermination+0x58>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	4a0a      	ldr	r2, [pc, #40]	; (8006f44 <prvCheckTasksWaitingTermination+0x58>)
 8006f1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006f1e:	f000 ff01 	bl	8007d24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 f810 	bl	8006f48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f28:	4b06      	ldr	r3, [pc, #24]	; (8006f44 <prvCheckTasksWaitingTermination+0x58>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1e1      	bne.n	8006ef4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006f30:	bf00      	nop
 8006f32:	bf00      	nop
 8006f34:	3708      	adds	r7, #8
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	bf00      	nop
 8006f3c:	20000eec 	.word	0x20000eec
 8006f40:	20000f18 	.word	0x20000f18
 8006f44:	20000f00 	.word	0x20000f00

08006f48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	3354      	adds	r3, #84	; 0x54
 8006f54:	4618      	mov	r0, r3
 8006f56:	f001 fb01 	bl	800855c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d108      	bne.n	8006f76 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f001 f899 	bl	80080a0 <vPortFree>
				vPortFree( pxTCB );
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f001 f896 	bl	80080a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006f74:	e018      	b.n	8006fa8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d103      	bne.n	8006f88 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f001 f88d 	bl	80080a0 <vPortFree>
	}
 8006f86:	e00f      	b.n	8006fa8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d00a      	beq.n	8006fa8 <prvDeleteTCB+0x60>
	__asm volatile
 8006f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	60fb      	str	r3, [r7, #12]
}
 8006fa4:	bf00      	nop
 8006fa6:	e7fe      	b.n	8006fa6 <prvDeleteTCB+0x5e>
	}
 8006fa8:	bf00      	nop
 8006faa:	3710      	adds	r7, #16
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fb6:	4b0c      	ldr	r3, [pc, #48]	; (8006fe8 <prvResetNextTaskUnblockTime+0x38>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d104      	bne.n	8006fca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006fc0:	4b0a      	ldr	r3, [pc, #40]	; (8006fec <prvResetNextTaskUnblockTime+0x3c>)
 8006fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006fc6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006fc8:	e008      	b.n	8006fdc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fca:	4b07      	ldr	r3, [pc, #28]	; (8006fe8 <prvResetNextTaskUnblockTime+0x38>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	4a04      	ldr	r2, [pc, #16]	; (8006fec <prvResetNextTaskUnblockTime+0x3c>)
 8006fda:	6013      	str	r3, [r2, #0]
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr
 8006fe8:	20000ed0 	.word	0x20000ed0
 8006fec:	20000f38 	.word	0x20000f38

08006ff0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006ff6:	4b05      	ldr	r3, [pc, #20]	; (800700c <xTaskGetCurrentTaskHandle+0x1c>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006ffc:	687b      	ldr	r3, [r7, #4]
	}
 8006ffe:	4618      	mov	r0, r3
 8007000:	370c      	adds	r7, #12
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	20000a44 	.word	0x20000a44

08007010 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007010:	b480      	push	{r7}
 8007012:	b083      	sub	sp, #12
 8007014:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007016:	4b0b      	ldr	r3, [pc, #44]	; (8007044 <xTaskGetSchedulerState+0x34>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d102      	bne.n	8007024 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800701e:	2301      	movs	r3, #1
 8007020:	607b      	str	r3, [r7, #4]
 8007022:	e008      	b.n	8007036 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007024:	4b08      	ldr	r3, [pc, #32]	; (8007048 <xTaskGetSchedulerState+0x38>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d102      	bne.n	8007032 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800702c:	2302      	movs	r3, #2
 800702e:	607b      	str	r3, [r7, #4]
 8007030:	e001      	b.n	8007036 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007032:	2300      	movs	r3, #0
 8007034:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007036:	687b      	ldr	r3, [r7, #4]
	}
 8007038:	4618      	mov	r0, r3
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr
 8007044:	20000f24 	.word	0x20000f24
 8007048:	20000f40 	.word	0x20000f40

0800704c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007058:	2300      	movs	r3, #0
 800705a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d051      	beq.n	8007106 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007066:	4b2a      	ldr	r3, [pc, #168]	; (8007110 <xTaskPriorityInherit+0xc4>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800706c:	429a      	cmp	r2, r3
 800706e:	d241      	bcs.n	80070f4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	699b      	ldr	r3, [r3, #24]
 8007074:	2b00      	cmp	r3, #0
 8007076:	db06      	blt.n	8007086 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007078:	4b25      	ldr	r3, [pc, #148]	; (8007110 <xTaskPriorityInherit+0xc4>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800707e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	6959      	ldr	r1, [r3, #20]
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800708e:	4613      	mov	r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	4413      	add	r3, r2
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	4a1f      	ldr	r2, [pc, #124]	; (8007114 <xTaskPriorityInherit+0xc8>)
 8007098:	4413      	add	r3, r2
 800709a:	4299      	cmp	r1, r3
 800709c:	d122      	bne.n	80070e4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	3304      	adds	r3, #4
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7fe f832 	bl	800510c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80070a8:	4b19      	ldr	r3, [pc, #100]	; (8007110 <xTaskPriorityInherit+0xc4>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070b6:	4b18      	ldr	r3, [pc, #96]	; (8007118 <xTaskPriorityInherit+0xcc>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d903      	bls.n	80070c6 <xTaskPriorityInherit+0x7a>
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c2:	4a15      	ldr	r2, [pc, #84]	; (8007118 <xTaskPriorityInherit+0xcc>)
 80070c4:	6013      	str	r3, [r2, #0]
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070ca:	4613      	mov	r3, r2
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	4413      	add	r3, r2
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	4a10      	ldr	r2, [pc, #64]	; (8007114 <xTaskPriorityInherit+0xc8>)
 80070d4:	441a      	add	r2, r3
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	3304      	adds	r3, #4
 80070da:	4619      	mov	r1, r3
 80070dc:	4610      	mov	r0, r2
 80070de:	f7fd ffb8 	bl	8005052 <vListInsertEnd>
 80070e2:	e004      	b.n	80070ee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80070e4:	4b0a      	ldr	r3, [pc, #40]	; (8007110 <xTaskPriorityInherit+0xc4>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80070ee:	2301      	movs	r3, #1
 80070f0:	60fb      	str	r3, [r7, #12]
 80070f2:	e008      	b.n	8007106 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80070f8:	4b05      	ldr	r3, [pc, #20]	; (8007110 <xTaskPriorityInherit+0xc4>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070fe:	429a      	cmp	r2, r3
 8007100:	d201      	bcs.n	8007106 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007102:	2301      	movs	r3, #1
 8007104:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007106:	68fb      	ldr	r3, [r7, #12]
	}
 8007108:	4618      	mov	r0, r3
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}
 8007110:	20000a44 	.word	0x20000a44
 8007114:	20000a48 	.word	0x20000a48
 8007118:	20000f20 	.word	0x20000f20

0800711c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007128:	2300      	movs	r3, #0
 800712a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d056      	beq.n	80071e0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007132:	4b2e      	ldr	r3, [pc, #184]	; (80071ec <xTaskPriorityDisinherit+0xd0>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	693a      	ldr	r2, [r7, #16]
 8007138:	429a      	cmp	r2, r3
 800713a:	d00a      	beq.n	8007152 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800713c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007140:	f383 8811 	msr	BASEPRI, r3
 8007144:	f3bf 8f6f 	isb	sy
 8007148:	f3bf 8f4f 	dsb	sy
 800714c:	60fb      	str	r3, [r7, #12]
}
 800714e:	bf00      	nop
 8007150:	e7fe      	b.n	8007150 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007156:	2b00      	cmp	r3, #0
 8007158:	d10a      	bne.n	8007170 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800715a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715e:	f383 8811 	msr	BASEPRI, r3
 8007162:	f3bf 8f6f 	isb	sy
 8007166:	f3bf 8f4f 	dsb	sy
 800716a:	60bb      	str	r3, [r7, #8]
}
 800716c:	bf00      	nop
 800716e:	e7fe      	b.n	800716e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007174:	1e5a      	subs	r2, r3, #1
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007182:	429a      	cmp	r2, r3
 8007184:	d02c      	beq.n	80071e0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800718a:	2b00      	cmp	r3, #0
 800718c:	d128      	bne.n	80071e0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	3304      	adds	r3, #4
 8007192:	4618      	mov	r0, r3
 8007194:	f7fd ffba 	bl	800510c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071b0:	4b0f      	ldr	r3, [pc, #60]	; (80071f0 <xTaskPriorityDisinherit+0xd4>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d903      	bls.n	80071c0 <xTaskPriorityDisinherit+0xa4>
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071bc:	4a0c      	ldr	r2, [pc, #48]	; (80071f0 <xTaskPriorityDisinherit+0xd4>)
 80071be:	6013      	str	r3, [r2, #0]
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071c4:	4613      	mov	r3, r2
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	4413      	add	r3, r2
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4a09      	ldr	r2, [pc, #36]	; (80071f4 <xTaskPriorityDisinherit+0xd8>)
 80071ce:	441a      	add	r2, r3
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	3304      	adds	r3, #4
 80071d4:	4619      	mov	r1, r3
 80071d6:	4610      	mov	r0, r2
 80071d8:	f7fd ff3b 	bl	8005052 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80071dc:	2301      	movs	r3, #1
 80071de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80071e0:	697b      	ldr	r3, [r7, #20]
	}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3718      	adds	r7, #24
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
 80071ea:	bf00      	nop
 80071ec:	20000a44 	.word	0x20000a44
 80071f0:	20000f20 	.word	0x20000f20
 80071f4:	20000a48 	.word	0x20000a48

080071f8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b088      	sub	sp, #32
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007206:	2301      	movs	r3, #1
 8007208:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d06a      	beq.n	80072e6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007210:	69bb      	ldr	r3, [r7, #24]
 8007212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007214:	2b00      	cmp	r3, #0
 8007216:	d10a      	bne.n	800722e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721c:	f383 8811 	msr	BASEPRI, r3
 8007220:	f3bf 8f6f 	isb	sy
 8007224:	f3bf 8f4f 	dsb	sy
 8007228:	60fb      	str	r3, [r7, #12]
}
 800722a:	bf00      	nop
 800722c:	e7fe      	b.n	800722c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007232:	683a      	ldr	r2, [r7, #0]
 8007234:	429a      	cmp	r2, r3
 8007236:	d902      	bls.n	800723e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	61fb      	str	r3, [r7, #28]
 800723c:	e002      	b.n	8007244 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007242:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007248:	69fa      	ldr	r2, [r7, #28]
 800724a:	429a      	cmp	r2, r3
 800724c:	d04b      	beq.n	80072e6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	429a      	cmp	r2, r3
 8007256:	d146      	bne.n	80072e6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007258:	4b25      	ldr	r3, [pc, #148]	; (80072f0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	69ba      	ldr	r2, [r7, #24]
 800725e:	429a      	cmp	r2, r3
 8007260:	d10a      	bne.n	8007278 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007266:	f383 8811 	msr	BASEPRI, r3
 800726a:	f3bf 8f6f 	isb	sy
 800726e:	f3bf 8f4f 	dsb	sy
 8007272:	60bb      	str	r3, [r7, #8]
}
 8007274:	bf00      	nop
 8007276:	e7fe      	b.n	8007276 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007278:	69bb      	ldr	r3, [r7, #24]
 800727a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	69fa      	ldr	r2, [r7, #28]
 8007282:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007284:	69bb      	ldr	r3, [r7, #24]
 8007286:	699b      	ldr	r3, [r3, #24]
 8007288:	2b00      	cmp	r3, #0
 800728a:	db04      	blt.n	8007296 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	6959      	ldr	r1, [r3, #20]
 800729a:	693a      	ldr	r2, [r7, #16]
 800729c:	4613      	mov	r3, r2
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	4413      	add	r3, r2
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	4a13      	ldr	r2, [pc, #76]	; (80072f4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80072a6:	4413      	add	r3, r2
 80072a8:	4299      	cmp	r1, r3
 80072aa:	d11c      	bne.n	80072e6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	3304      	adds	r3, #4
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7fd ff2b 	bl	800510c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80072b6:	69bb      	ldr	r3, [r7, #24]
 80072b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ba:	4b0f      	ldr	r3, [pc, #60]	; (80072f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d903      	bls.n	80072ca <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c6:	4a0c      	ldr	r2, [pc, #48]	; (80072f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80072c8:	6013      	str	r3, [r2, #0]
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ce:	4613      	mov	r3, r2
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	4413      	add	r3, r2
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4a07      	ldr	r2, [pc, #28]	; (80072f4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80072d8:	441a      	add	r2, r3
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	3304      	adds	r3, #4
 80072de:	4619      	mov	r1, r3
 80072e0:	4610      	mov	r0, r2
 80072e2:	f7fd feb6 	bl	8005052 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072e6:	bf00      	nop
 80072e8:	3720      	adds	r7, #32
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	20000a44 	.word	0x20000a44
 80072f4:	20000a48 	.word	0x20000a48
 80072f8:	20000f20 	.word	0x20000f20

080072fc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80072fc:	b480      	push	{r7}
 80072fe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007300:	4b07      	ldr	r3, [pc, #28]	; (8007320 <pvTaskIncrementMutexHeldCount+0x24>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d004      	beq.n	8007312 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007308:	4b05      	ldr	r3, [pc, #20]	; (8007320 <pvTaskIncrementMutexHeldCount+0x24>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800730e:	3201      	adds	r2, #1
 8007310:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007312:	4b03      	ldr	r3, [pc, #12]	; (8007320 <pvTaskIncrementMutexHeldCount+0x24>)
 8007314:	681b      	ldr	r3, [r3, #0]
	}
 8007316:	4618      	mov	r0, r3
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr
 8007320:	20000a44 	.word	0x20000a44

08007324 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800732e:	4b21      	ldr	r3, [pc, #132]	; (80073b4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007334:	4b20      	ldr	r3, [pc, #128]	; (80073b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	3304      	adds	r3, #4
 800733a:	4618      	mov	r0, r3
 800733c:	f7fd fee6 	bl	800510c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007346:	d10a      	bne.n	800735e <prvAddCurrentTaskToDelayedList+0x3a>
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d007      	beq.n	800735e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800734e:	4b1a      	ldr	r3, [pc, #104]	; (80073b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3304      	adds	r3, #4
 8007354:	4619      	mov	r1, r3
 8007356:	4819      	ldr	r0, [pc, #100]	; (80073bc <prvAddCurrentTaskToDelayedList+0x98>)
 8007358:	f7fd fe7b 	bl	8005052 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800735c:	e026      	b.n	80073ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4413      	add	r3, r2
 8007364:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007366:	4b14      	ldr	r3, [pc, #80]	; (80073b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	68ba      	ldr	r2, [r7, #8]
 800736c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800736e:	68ba      	ldr	r2, [r7, #8]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	429a      	cmp	r2, r3
 8007374:	d209      	bcs.n	800738a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007376:	4b12      	ldr	r3, [pc, #72]	; (80073c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	4b0f      	ldr	r3, [pc, #60]	; (80073b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	3304      	adds	r3, #4
 8007380:	4619      	mov	r1, r3
 8007382:	4610      	mov	r0, r2
 8007384:	f7fd fe89 	bl	800509a <vListInsert>
}
 8007388:	e010      	b.n	80073ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800738a:	4b0e      	ldr	r3, [pc, #56]	; (80073c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	4b0a      	ldr	r3, [pc, #40]	; (80073b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	3304      	adds	r3, #4
 8007394:	4619      	mov	r1, r3
 8007396:	4610      	mov	r0, r2
 8007398:	f7fd fe7f 	bl	800509a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800739c:	4b0a      	ldr	r3, [pc, #40]	; (80073c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d202      	bcs.n	80073ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80073a6:	4a08      	ldr	r2, [pc, #32]	; (80073c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	6013      	str	r3, [r2, #0]
}
 80073ac:	bf00      	nop
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	20000f1c 	.word	0x20000f1c
 80073b8:	20000a44 	.word	0x20000a44
 80073bc:	20000f04 	.word	0x20000f04
 80073c0:	20000ed4 	.word	0x20000ed4
 80073c4:	20000ed0 	.word	0x20000ed0
 80073c8:	20000f38 	.word	0x20000f38

080073cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b08a      	sub	sp, #40	; 0x28
 80073d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80073d2:	2300      	movs	r3, #0
 80073d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80073d6:	f000 fb07 	bl	80079e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80073da:	4b1c      	ldr	r3, [pc, #112]	; (800744c <xTimerCreateTimerTask+0x80>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d021      	beq.n	8007426 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80073e2:	2300      	movs	r3, #0
 80073e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80073e6:	2300      	movs	r3, #0
 80073e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80073ea:	1d3a      	adds	r2, r7, #4
 80073ec:	f107 0108 	add.w	r1, r7, #8
 80073f0:	f107 030c 	add.w	r3, r7, #12
 80073f4:	4618      	mov	r0, r3
 80073f6:	f7fd fde5 	bl	8004fc4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80073fa:	6879      	ldr	r1, [r7, #4]
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	9202      	str	r2, [sp, #8]
 8007402:	9301      	str	r3, [sp, #4]
 8007404:	2302      	movs	r3, #2
 8007406:	9300      	str	r3, [sp, #0]
 8007408:	2300      	movs	r3, #0
 800740a:	460a      	mov	r2, r1
 800740c:	4910      	ldr	r1, [pc, #64]	; (8007450 <xTimerCreateTimerTask+0x84>)
 800740e:	4811      	ldr	r0, [pc, #68]	; (8007454 <xTimerCreateTimerTask+0x88>)
 8007410:	f7fe ffa6 	bl	8006360 <xTaskCreateStatic>
 8007414:	4603      	mov	r3, r0
 8007416:	4a10      	ldr	r2, [pc, #64]	; (8007458 <xTimerCreateTimerTask+0x8c>)
 8007418:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800741a:	4b0f      	ldr	r3, [pc, #60]	; (8007458 <xTimerCreateTimerTask+0x8c>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d001      	beq.n	8007426 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007422:	2301      	movs	r3, #1
 8007424:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d10a      	bne.n	8007442 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800742c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007430:	f383 8811 	msr	BASEPRI, r3
 8007434:	f3bf 8f6f 	isb	sy
 8007438:	f3bf 8f4f 	dsb	sy
 800743c:	613b      	str	r3, [r7, #16]
}
 800743e:	bf00      	nop
 8007440:	e7fe      	b.n	8007440 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007442:	697b      	ldr	r3, [r7, #20]
}
 8007444:	4618      	mov	r0, r3
 8007446:	3718      	adds	r7, #24
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	20000f74 	.word	0x20000f74
 8007450:	08008de0 	.word	0x08008de0
 8007454:	08007591 	.word	0x08007591
 8007458:	20000f78 	.word	0x20000f78

0800745c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b08a      	sub	sp, #40	; 0x28
 8007460:	af00      	add	r7, sp, #0
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
 8007468:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800746a:	2300      	movs	r3, #0
 800746c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10a      	bne.n	800748a <xTimerGenericCommand+0x2e>
	__asm volatile
 8007474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	623b      	str	r3, [r7, #32]
}
 8007486:	bf00      	nop
 8007488:	e7fe      	b.n	8007488 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800748a:	4b1a      	ldr	r3, [pc, #104]	; (80074f4 <xTimerGenericCommand+0x98>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d02a      	beq.n	80074e8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	2b05      	cmp	r3, #5
 80074a2:	dc18      	bgt.n	80074d6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80074a4:	f7ff fdb4 	bl	8007010 <xTaskGetSchedulerState>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	d109      	bne.n	80074c2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80074ae:	4b11      	ldr	r3, [pc, #68]	; (80074f4 <xTimerGenericCommand+0x98>)
 80074b0:	6818      	ldr	r0, [r3, #0]
 80074b2:	f107 0110 	add.w	r1, r7, #16
 80074b6:	2300      	movs	r3, #0
 80074b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074ba:	f7fe f8af 	bl	800561c <xQueueGenericSend>
 80074be:	6278      	str	r0, [r7, #36]	; 0x24
 80074c0:	e012      	b.n	80074e8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80074c2:	4b0c      	ldr	r3, [pc, #48]	; (80074f4 <xTimerGenericCommand+0x98>)
 80074c4:	6818      	ldr	r0, [r3, #0]
 80074c6:	f107 0110 	add.w	r1, r7, #16
 80074ca:	2300      	movs	r3, #0
 80074cc:	2200      	movs	r2, #0
 80074ce:	f7fe f8a5 	bl	800561c <xQueueGenericSend>
 80074d2:	6278      	str	r0, [r7, #36]	; 0x24
 80074d4:	e008      	b.n	80074e8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80074d6:	4b07      	ldr	r3, [pc, #28]	; (80074f4 <xTimerGenericCommand+0x98>)
 80074d8:	6818      	ldr	r0, [r3, #0]
 80074da:	f107 0110 	add.w	r1, r7, #16
 80074de:	2300      	movs	r3, #0
 80074e0:	683a      	ldr	r2, [r7, #0]
 80074e2:	f7fe f999 	bl	8005818 <xQueueGenericSendFromISR>
 80074e6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80074e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3728      	adds	r7, #40	; 0x28
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	bf00      	nop
 80074f4:	20000f74 	.word	0x20000f74

080074f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b088      	sub	sp, #32
 80074fc:	af02      	add	r7, sp, #8
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007502:	4b22      	ldr	r3, [pc, #136]	; (800758c <prvProcessExpiredTimer+0x94>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	3304      	adds	r3, #4
 8007510:	4618      	mov	r0, r3
 8007512:	f7fd fdfb 	bl	800510c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800751c:	f003 0304 	and.w	r3, r3, #4
 8007520:	2b00      	cmp	r3, #0
 8007522:	d022      	beq.n	800756a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	699a      	ldr	r2, [r3, #24]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	18d1      	adds	r1, r2, r3
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	683a      	ldr	r2, [r7, #0]
 8007530:	6978      	ldr	r0, [r7, #20]
 8007532:	f000 f8d1 	bl	80076d8 <prvInsertTimerInActiveList>
 8007536:	4603      	mov	r3, r0
 8007538:	2b00      	cmp	r3, #0
 800753a:	d01f      	beq.n	800757c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800753c:	2300      	movs	r3, #0
 800753e:	9300      	str	r3, [sp, #0]
 8007540:	2300      	movs	r3, #0
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	2100      	movs	r1, #0
 8007546:	6978      	ldr	r0, [r7, #20]
 8007548:	f7ff ff88 	bl	800745c <xTimerGenericCommand>
 800754c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d113      	bne.n	800757c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007558:	f383 8811 	msr	BASEPRI, r3
 800755c:	f3bf 8f6f 	isb	sy
 8007560:	f3bf 8f4f 	dsb	sy
 8007564:	60fb      	str	r3, [r7, #12]
}
 8007566:	bf00      	nop
 8007568:	e7fe      	b.n	8007568 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007570:	f023 0301 	bic.w	r3, r3, #1
 8007574:	b2da      	uxtb	r2, r3
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	6a1b      	ldr	r3, [r3, #32]
 8007580:	6978      	ldr	r0, [r7, #20]
 8007582:	4798      	blx	r3
}
 8007584:	bf00      	nop
 8007586:	3718      	adds	r7, #24
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	20000f6c 	.word	0x20000f6c

08007590 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007598:	f107 0308 	add.w	r3, r7, #8
 800759c:	4618      	mov	r0, r3
 800759e:	f000 f857 	bl	8007650 <prvGetNextExpireTime>
 80075a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	4619      	mov	r1, r3
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f000 f803 	bl	80075b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80075ae:	f000 f8d5 	bl	800775c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075b2:	e7f1      	b.n	8007598 <prvTimerTask+0x8>

080075b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80075be:	f7ff f92b 	bl	8006818 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075c2:	f107 0308 	add.w	r3, r7, #8
 80075c6:	4618      	mov	r0, r3
 80075c8:	f000 f866 	bl	8007698 <prvSampleTimeNow>
 80075cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d130      	bne.n	8007636 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10a      	bne.n	80075f0 <prvProcessTimerOrBlockTask+0x3c>
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d806      	bhi.n	80075f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80075e2:	f7ff f927 	bl	8006834 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80075e6:	68f9      	ldr	r1, [r7, #12]
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f7ff ff85 	bl	80074f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80075ee:	e024      	b.n	800763a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d008      	beq.n	8007608 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80075f6:	4b13      	ldr	r3, [pc, #76]	; (8007644 <prvProcessTimerOrBlockTask+0x90>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d101      	bne.n	8007604 <prvProcessTimerOrBlockTask+0x50>
 8007600:	2301      	movs	r3, #1
 8007602:	e000      	b.n	8007606 <prvProcessTimerOrBlockTask+0x52>
 8007604:	2300      	movs	r3, #0
 8007606:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007608:	4b0f      	ldr	r3, [pc, #60]	; (8007648 <prvProcessTimerOrBlockTask+0x94>)
 800760a:	6818      	ldr	r0, [r3, #0]
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	4619      	mov	r1, r3
 8007616:	f7fe fe6f 	bl	80062f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800761a:	f7ff f90b 	bl	8006834 <xTaskResumeAll>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10a      	bne.n	800763a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007624:	4b09      	ldr	r3, [pc, #36]	; (800764c <prvProcessTimerOrBlockTask+0x98>)
 8007626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800762a:	601a      	str	r2, [r3, #0]
 800762c:	f3bf 8f4f 	dsb	sy
 8007630:	f3bf 8f6f 	isb	sy
}
 8007634:	e001      	b.n	800763a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007636:	f7ff f8fd 	bl	8006834 <xTaskResumeAll>
}
 800763a:	bf00      	nop
 800763c:	3710      	adds	r7, #16
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	20000f70 	.word	0x20000f70
 8007648:	20000f74 	.word	0x20000f74
 800764c:	e000ed04 	.word	0xe000ed04

08007650 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007650:	b480      	push	{r7}
 8007652:	b085      	sub	sp, #20
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007658:	4b0e      	ldr	r3, [pc, #56]	; (8007694 <prvGetNextExpireTime+0x44>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d101      	bne.n	8007666 <prvGetNextExpireTime+0x16>
 8007662:	2201      	movs	r2, #1
 8007664:	e000      	b.n	8007668 <prvGetNextExpireTime+0x18>
 8007666:	2200      	movs	r2, #0
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d105      	bne.n	8007680 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007674:	4b07      	ldr	r3, [pc, #28]	; (8007694 <prvGetNextExpireTime+0x44>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	60fb      	str	r3, [r7, #12]
 800767e:	e001      	b.n	8007684 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007680:	2300      	movs	r3, #0
 8007682:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007684:	68fb      	ldr	r3, [r7, #12]
}
 8007686:	4618      	mov	r0, r3
 8007688:	3714      	adds	r7, #20
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	20000f6c 	.word	0x20000f6c

08007698 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80076a0:	f7ff f966 	bl	8006970 <xTaskGetTickCount>
 80076a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80076a6:	4b0b      	ldr	r3, [pc, #44]	; (80076d4 <prvSampleTimeNow+0x3c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d205      	bcs.n	80076bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80076b0:	f000 f936 	bl	8007920 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	601a      	str	r2, [r3, #0]
 80076ba:	e002      	b.n	80076c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80076c2:	4a04      	ldr	r2, [pc, #16]	; (80076d4 <prvSampleTimeNow+0x3c>)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80076c8:	68fb      	ldr	r3, [r7, #12]
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	20000f7c 	.word	0x20000f7c

080076d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
 80076e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80076e6:	2300      	movs	r3, #0
 80076e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	68ba      	ldr	r2, [r7, #8]
 80076ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	68fa      	ldr	r2, [r7, #12]
 80076f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80076f6:	68ba      	ldr	r2, [r7, #8]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d812      	bhi.n	8007724 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	1ad2      	subs	r2, r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	699b      	ldr	r3, [r3, #24]
 8007708:	429a      	cmp	r2, r3
 800770a:	d302      	bcc.n	8007712 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800770c:	2301      	movs	r3, #1
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	e01b      	b.n	800774a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007712:	4b10      	ldr	r3, [pc, #64]	; (8007754 <prvInsertTimerInActiveList+0x7c>)
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	3304      	adds	r3, #4
 800771a:	4619      	mov	r1, r3
 800771c:	4610      	mov	r0, r2
 800771e:	f7fd fcbc 	bl	800509a <vListInsert>
 8007722:	e012      	b.n	800774a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	429a      	cmp	r2, r3
 800772a:	d206      	bcs.n	800773a <prvInsertTimerInActiveList+0x62>
 800772c:	68ba      	ldr	r2, [r7, #8]
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	429a      	cmp	r2, r3
 8007732:	d302      	bcc.n	800773a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007734:	2301      	movs	r3, #1
 8007736:	617b      	str	r3, [r7, #20]
 8007738:	e007      	b.n	800774a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800773a:	4b07      	ldr	r3, [pc, #28]	; (8007758 <prvInsertTimerInActiveList+0x80>)
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	3304      	adds	r3, #4
 8007742:	4619      	mov	r1, r3
 8007744:	4610      	mov	r0, r2
 8007746:	f7fd fca8 	bl	800509a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800774a:	697b      	ldr	r3, [r7, #20]
}
 800774c:	4618      	mov	r0, r3
 800774e:	3718      	adds	r7, #24
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}
 8007754:	20000f70 	.word	0x20000f70
 8007758:	20000f6c 	.word	0x20000f6c

0800775c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b08e      	sub	sp, #56	; 0x38
 8007760:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007762:	e0ca      	b.n	80078fa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	da18      	bge.n	800779c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800776a:	1d3b      	adds	r3, r7, #4
 800776c:	3304      	adds	r3, #4
 800776e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007772:	2b00      	cmp	r3, #0
 8007774:	d10a      	bne.n	800778c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777a:	f383 8811 	msr	BASEPRI, r3
 800777e:	f3bf 8f6f 	isb	sy
 8007782:	f3bf 8f4f 	dsb	sy
 8007786:	61fb      	str	r3, [r7, #28]
}
 8007788:	bf00      	nop
 800778a:	e7fe      	b.n	800778a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800778c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007792:	6850      	ldr	r0, [r2, #4]
 8007794:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007796:	6892      	ldr	r2, [r2, #8]
 8007798:	4611      	mov	r1, r2
 800779a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	f2c0 80aa 	blt.w	80078f8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80077a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077aa:	695b      	ldr	r3, [r3, #20]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d004      	beq.n	80077ba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b2:	3304      	adds	r3, #4
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7fd fca9 	bl	800510c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80077ba:	463b      	mov	r3, r7
 80077bc:	4618      	mov	r0, r3
 80077be:	f7ff ff6b 	bl	8007698 <prvSampleTimeNow>
 80077c2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2b09      	cmp	r3, #9
 80077c8:	f200 8097 	bhi.w	80078fa <prvProcessReceivedCommands+0x19e>
 80077cc:	a201      	add	r2, pc, #4	; (adr r2, 80077d4 <prvProcessReceivedCommands+0x78>)
 80077ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d2:	bf00      	nop
 80077d4:	080077fd 	.word	0x080077fd
 80077d8:	080077fd 	.word	0x080077fd
 80077dc:	080077fd 	.word	0x080077fd
 80077e0:	08007871 	.word	0x08007871
 80077e4:	08007885 	.word	0x08007885
 80077e8:	080078cf 	.word	0x080078cf
 80077ec:	080077fd 	.word	0x080077fd
 80077f0:	080077fd 	.word	0x080077fd
 80077f4:	08007871 	.word	0x08007871
 80077f8:	08007885 	.word	0x08007885
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80077fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007802:	f043 0301 	orr.w	r3, r3, #1
 8007806:	b2da      	uxtb	r2, r3
 8007808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007812:	699b      	ldr	r3, [r3, #24]
 8007814:	18d1      	adds	r1, r2, r3
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800781a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800781c:	f7ff ff5c 	bl	80076d8 <prvInsertTimerInActiveList>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d069      	beq.n	80078fa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007828:	6a1b      	ldr	r3, [r3, #32]
 800782a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800782c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800782e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007830:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007834:	f003 0304 	and.w	r3, r3, #4
 8007838:	2b00      	cmp	r3, #0
 800783a:	d05e      	beq.n	80078fa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800783c:	68ba      	ldr	r2, [r7, #8]
 800783e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	441a      	add	r2, r3
 8007844:	2300      	movs	r3, #0
 8007846:	9300      	str	r3, [sp, #0]
 8007848:	2300      	movs	r3, #0
 800784a:	2100      	movs	r1, #0
 800784c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800784e:	f7ff fe05 	bl	800745c <xTimerGenericCommand>
 8007852:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007854:	6a3b      	ldr	r3, [r7, #32]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d14f      	bne.n	80078fa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800785a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800785e:	f383 8811 	msr	BASEPRI, r3
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	f3bf 8f4f 	dsb	sy
 800786a:	61bb      	str	r3, [r7, #24]
}
 800786c:	bf00      	nop
 800786e:	e7fe      	b.n	800786e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007872:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007876:	f023 0301 	bic.w	r3, r3, #1
 800787a:	b2da      	uxtb	r2, r3
 800787c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800787e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007882:	e03a      	b.n	80078fa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007886:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800788a:	f043 0301 	orr.w	r3, r3, #1
 800788e:	b2da      	uxtb	r2, r3
 8007890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007892:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007896:	68ba      	ldr	r2, [r7, #8]
 8007898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800789c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10a      	bne.n	80078ba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80078a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a8:	f383 8811 	msr	BASEPRI, r3
 80078ac:	f3bf 8f6f 	isb	sy
 80078b0:	f3bf 8f4f 	dsb	sy
 80078b4:	617b      	str	r3, [r7, #20]
}
 80078b6:	bf00      	nop
 80078b8:	e7fe      	b.n	80078b8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80078ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078bc:	699a      	ldr	r2, [r3, #24]
 80078be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c0:	18d1      	adds	r1, r2, r3
 80078c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078c8:	f7ff ff06 	bl	80076d8 <prvInsertTimerInActiveList>
					break;
 80078cc:	e015      	b.n	80078fa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80078ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078d4:	f003 0302 	and.w	r3, r3, #2
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d103      	bne.n	80078e4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80078dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078de:	f000 fbdf 	bl	80080a0 <vPortFree>
 80078e2:	e00a      	b.n	80078fa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078ea:	f023 0301 	bic.w	r3, r3, #1
 80078ee:	b2da      	uxtb	r2, r3
 80078f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80078f6:	e000      	b.n	80078fa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80078f8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078fa:	4b08      	ldr	r3, [pc, #32]	; (800791c <prvProcessReceivedCommands+0x1c0>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	1d39      	adds	r1, r7, #4
 8007900:	2200      	movs	r2, #0
 8007902:	4618      	mov	r0, r3
 8007904:	f7fe f8b0 	bl	8005a68 <xQueueReceive>
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	f47f af2a 	bne.w	8007764 <prvProcessReceivedCommands+0x8>
	}
}
 8007910:	bf00      	nop
 8007912:	bf00      	nop
 8007914:	3730      	adds	r7, #48	; 0x30
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	20000f74 	.word	0x20000f74

08007920 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b088      	sub	sp, #32
 8007924:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007926:	e048      	b.n	80079ba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007928:	4b2d      	ldr	r3, [pc, #180]	; (80079e0 <prvSwitchTimerLists+0xc0>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007932:	4b2b      	ldr	r3, [pc, #172]	; (80079e0 <prvSwitchTimerLists+0xc0>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	3304      	adds	r3, #4
 8007940:	4618      	mov	r0, r3
 8007942:	f7fd fbe3 	bl	800510c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	68f8      	ldr	r0, [r7, #12]
 800794c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007954:	f003 0304 	and.w	r3, r3, #4
 8007958:	2b00      	cmp	r3, #0
 800795a:	d02e      	beq.n	80079ba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	699b      	ldr	r3, [r3, #24]
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	4413      	add	r3, r2
 8007964:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	429a      	cmp	r2, r3
 800796c:	d90e      	bls.n	800798c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	68ba      	ldr	r2, [r7, #8]
 8007972:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800797a:	4b19      	ldr	r3, [pc, #100]	; (80079e0 <prvSwitchTimerLists+0xc0>)
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	3304      	adds	r3, #4
 8007982:	4619      	mov	r1, r3
 8007984:	4610      	mov	r0, r2
 8007986:	f7fd fb88 	bl	800509a <vListInsert>
 800798a:	e016      	b.n	80079ba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800798c:	2300      	movs	r3, #0
 800798e:	9300      	str	r3, [sp, #0]
 8007990:	2300      	movs	r3, #0
 8007992:	693a      	ldr	r2, [r7, #16]
 8007994:	2100      	movs	r1, #0
 8007996:	68f8      	ldr	r0, [r7, #12]
 8007998:	f7ff fd60 	bl	800745c <xTimerGenericCommand>
 800799c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d10a      	bne.n	80079ba <prvSwitchTimerLists+0x9a>
	__asm volatile
 80079a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a8:	f383 8811 	msr	BASEPRI, r3
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f3bf 8f4f 	dsb	sy
 80079b4:	603b      	str	r3, [r7, #0]
}
 80079b6:	bf00      	nop
 80079b8:	e7fe      	b.n	80079b8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80079ba:	4b09      	ldr	r3, [pc, #36]	; (80079e0 <prvSwitchTimerLists+0xc0>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d1b1      	bne.n	8007928 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80079c4:	4b06      	ldr	r3, [pc, #24]	; (80079e0 <prvSwitchTimerLists+0xc0>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80079ca:	4b06      	ldr	r3, [pc, #24]	; (80079e4 <prvSwitchTimerLists+0xc4>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a04      	ldr	r2, [pc, #16]	; (80079e0 <prvSwitchTimerLists+0xc0>)
 80079d0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80079d2:	4a04      	ldr	r2, [pc, #16]	; (80079e4 <prvSwitchTimerLists+0xc4>)
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	6013      	str	r3, [r2, #0]
}
 80079d8:	bf00      	nop
 80079da:	3718      	adds	r7, #24
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}
 80079e0:	20000f6c 	.word	0x20000f6c
 80079e4:	20000f70 	.word	0x20000f70

080079e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b082      	sub	sp, #8
 80079ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80079ee:	f000 f969 	bl	8007cc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80079f2:	4b15      	ldr	r3, [pc, #84]	; (8007a48 <prvCheckForValidListAndQueue+0x60>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d120      	bne.n	8007a3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80079fa:	4814      	ldr	r0, [pc, #80]	; (8007a4c <prvCheckForValidListAndQueue+0x64>)
 80079fc:	f7fd fafc 	bl	8004ff8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007a00:	4813      	ldr	r0, [pc, #76]	; (8007a50 <prvCheckForValidListAndQueue+0x68>)
 8007a02:	f7fd faf9 	bl	8004ff8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007a06:	4b13      	ldr	r3, [pc, #76]	; (8007a54 <prvCheckForValidListAndQueue+0x6c>)
 8007a08:	4a10      	ldr	r2, [pc, #64]	; (8007a4c <prvCheckForValidListAndQueue+0x64>)
 8007a0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007a0c:	4b12      	ldr	r3, [pc, #72]	; (8007a58 <prvCheckForValidListAndQueue+0x70>)
 8007a0e:	4a10      	ldr	r2, [pc, #64]	; (8007a50 <prvCheckForValidListAndQueue+0x68>)
 8007a10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007a12:	2300      	movs	r3, #0
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	4b11      	ldr	r3, [pc, #68]	; (8007a5c <prvCheckForValidListAndQueue+0x74>)
 8007a18:	4a11      	ldr	r2, [pc, #68]	; (8007a60 <prvCheckForValidListAndQueue+0x78>)
 8007a1a:	2110      	movs	r1, #16
 8007a1c:	200a      	movs	r0, #10
 8007a1e:	f7fd fc07 	bl	8005230 <xQueueGenericCreateStatic>
 8007a22:	4603      	mov	r3, r0
 8007a24:	4a08      	ldr	r2, [pc, #32]	; (8007a48 <prvCheckForValidListAndQueue+0x60>)
 8007a26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007a28:	4b07      	ldr	r3, [pc, #28]	; (8007a48 <prvCheckForValidListAndQueue+0x60>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d005      	beq.n	8007a3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007a30:	4b05      	ldr	r3, [pc, #20]	; (8007a48 <prvCheckForValidListAndQueue+0x60>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	490b      	ldr	r1, [pc, #44]	; (8007a64 <prvCheckForValidListAndQueue+0x7c>)
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7fe fc0a 	bl	8006250 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a3c:	f000 f972 	bl	8007d24 <vPortExitCritical>
}
 8007a40:	bf00      	nop
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}
 8007a46:	bf00      	nop
 8007a48:	20000f74 	.word	0x20000f74
 8007a4c:	20000f44 	.word	0x20000f44
 8007a50:	20000f58 	.word	0x20000f58
 8007a54:	20000f6c 	.word	0x20000f6c
 8007a58:	20000f70 	.word	0x20000f70
 8007a5c:	20001020 	.word	0x20001020
 8007a60:	20000f80 	.word	0x20000f80
 8007a64:	08008de8 	.word	0x08008de8

08007a68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b085      	sub	sp, #20
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	60b9      	str	r1, [r7, #8]
 8007a72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	3b04      	subs	r3, #4
 8007a78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007a80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	3b04      	subs	r3, #4
 8007a86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	f023 0201 	bic.w	r2, r3, #1
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	3b04      	subs	r3, #4
 8007a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007a98:	4a0c      	ldr	r2, [pc, #48]	; (8007acc <pxPortInitialiseStack+0x64>)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	3b14      	subs	r3, #20
 8007aa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	3b04      	subs	r3, #4
 8007aae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f06f 0202 	mvn.w	r2, #2
 8007ab6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	3b20      	subs	r3, #32
 8007abc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007abe:	68fb      	ldr	r3, [r7, #12]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3714      	adds	r7, #20
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr
 8007acc:	08007ad1 	.word	0x08007ad1

08007ad0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b085      	sub	sp, #20
 8007ad4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007ada:	4b12      	ldr	r3, [pc, #72]	; (8007b24 <prvTaskExitError+0x54>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae2:	d00a      	beq.n	8007afa <prvTaskExitError+0x2a>
	__asm volatile
 8007ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ae8:	f383 8811 	msr	BASEPRI, r3
 8007aec:	f3bf 8f6f 	isb	sy
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	60fb      	str	r3, [r7, #12]
}
 8007af6:	bf00      	nop
 8007af8:	e7fe      	b.n	8007af8 <prvTaskExitError+0x28>
	__asm volatile
 8007afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007afe:	f383 8811 	msr	BASEPRI, r3
 8007b02:	f3bf 8f6f 	isb	sy
 8007b06:	f3bf 8f4f 	dsb	sy
 8007b0a:	60bb      	str	r3, [r7, #8]
}
 8007b0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007b0e:	bf00      	nop
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d0fc      	beq.n	8007b10 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007b16:	bf00      	nop
 8007b18:	bf00      	nop
 8007b1a:	3714      	adds	r7, #20
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr
 8007b24:	2000000c 	.word	0x2000000c
	...

08007b30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007b30:	4b07      	ldr	r3, [pc, #28]	; (8007b50 <pxCurrentTCBConst2>)
 8007b32:	6819      	ldr	r1, [r3, #0]
 8007b34:	6808      	ldr	r0, [r1, #0]
 8007b36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3a:	f380 8809 	msr	PSP, r0
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f04f 0000 	mov.w	r0, #0
 8007b46:	f380 8811 	msr	BASEPRI, r0
 8007b4a:	4770      	bx	lr
 8007b4c:	f3af 8000 	nop.w

08007b50 <pxCurrentTCBConst2>:
 8007b50:	20000a44 	.word	0x20000a44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007b54:	bf00      	nop
 8007b56:	bf00      	nop

08007b58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007b58:	4808      	ldr	r0, [pc, #32]	; (8007b7c <prvPortStartFirstTask+0x24>)
 8007b5a:	6800      	ldr	r0, [r0, #0]
 8007b5c:	6800      	ldr	r0, [r0, #0]
 8007b5e:	f380 8808 	msr	MSP, r0
 8007b62:	f04f 0000 	mov.w	r0, #0
 8007b66:	f380 8814 	msr	CONTROL, r0
 8007b6a:	b662      	cpsie	i
 8007b6c:	b661      	cpsie	f
 8007b6e:	f3bf 8f4f 	dsb	sy
 8007b72:	f3bf 8f6f 	isb	sy
 8007b76:	df00      	svc	0
 8007b78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007b7a:	bf00      	nop
 8007b7c:	e000ed08 	.word	0xe000ed08

08007b80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b086      	sub	sp, #24
 8007b84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007b86:	4b46      	ldr	r3, [pc, #280]	; (8007ca0 <xPortStartScheduler+0x120>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a46      	ldr	r2, [pc, #280]	; (8007ca4 <xPortStartScheduler+0x124>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d10a      	bne.n	8007ba6 <xPortStartScheduler+0x26>
	__asm volatile
 8007b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b94:	f383 8811 	msr	BASEPRI, r3
 8007b98:	f3bf 8f6f 	isb	sy
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	613b      	str	r3, [r7, #16]
}
 8007ba2:	bf00      	nop
 8007ba4:	e7fe      	b.n	8007ba4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007ba6:	4b3e      	ldr	r3, [pc, #248]	; (8007ca0 <xPortStartScheduler+0x120>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a3f      	ldr	r2, [pc, #252]	; (8007ca8 <xPortStartScheduler+0x128>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d10a      	bne.n	8007bc6 <xPortStartScheduler+0x46>
	__asm volatile
 8007bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	60fb      	str	r3, [r7, #12]
}
 8007bc2:	bf00      	nop
 8007bc4:	e7fe      	b.n	8007bc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007bc6:	4b39      	ldr	r3, [pc, #228]	; (8007cac <xPortStartScheduler+0x12c>)
 8007bc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	781b      	ldrb	r3, [r3, #0]
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	22ff      	movs	r2, #255	; 0xff
 8007bd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007be0:	78fb      	ldrb	r3, [r7, #3]
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007be8:	b2da      	uxtb	r2, r3
 8007bea:	4b31      	ldr	r3, [pc, #196]	; (8007cb0 <xPortStartScheduler+0x130>)
 8007bec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007bee:	4b31      	ldr	r3, [pc, #196]	; (8007cb4 <xPortStartScheduler+0x134>)
 8007bf0:	2207      	movs	r2, #7
 8007bf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007bf4:	e009      	b.n	8007c0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007bf6:	4b2f      	ldr	r3, [pc, #188]	; (8007cb4 <xPortStartScheduler+0x134>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	3b01      	subs	r3, #1
 8007bfc:	4a2d      	ldr	r2, [pc, #180]	; (8007cb4 <xPortStartScheduler+0x134>)
 8007bfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007c00:	78fb      	ldrb	r3, [r7, #3]
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	005b      	lsls	r3, r3, #1
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c0a:	78fb      	ldrb	r3, [r7, #3]
 8007c0c:	b2db      	uxtb	r3, r3
 8007c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c12:	2b80      	cmp	r3, #128	; 0x80
 8007c14:	d0ef      	beq.n	8007bf6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007c16:	4b27      	ldr	r3, [pc, #156]	; (8007cb4 <xPortStartScheduler+0x134>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f1c3 0307 	rsb	r3, r3, #7
 8007c1e:	2b04      	cmp	r3, #4
 8007c20:	d00a      	beq.n	8007c38 <xPortStartScheduler+0xb8>
	__asm volatile
 8007c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c26:	f383 8811 	msr	BASEPRI, r3
 8007c2a:	f3bf 8f6f 	isb	sy
 8007c2e:	f3bf 8f4f 	dsb	sy
 8007c32:	60bb      	str	r3, [r7, #8]
}
 8007c34:	bf00      	nop
 8007c36:	e7fe      	b.n	8007c36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007c38:	4b1e      	ldr	r3, [pc, #120]	; (8007cb4 <xPortStartScheduler+0x134>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	021b      	lsls	r3, r3, #8
 8007c3e:	4a1d      	ldr	r2, [pc, #116]	; (8007cb4 <xPortStartScheduler+0x134>)
 8007c40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007c42:	4b1c      	ldr	r3, [pc, #112]	; (8007cb4 <xPortStartScheduler+0x134>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c4a:	4a1a      	ldr	r2, [pc, #104]	; (8007cb4 <xPortStartScheduler+0x134>)
 8007c4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	b2da      	uxtb	r2, r3
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007c56:	4b18      	ldr	r3, [pc, #96]	; (8007cb8 <xPortStartScheduler+0x138>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a17      	ldr	r2, [pc, #92]	; (8007cb8 <xPortStartScheduler+0x138>)
 8007c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007c60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007c62:	4b15      	ldr	r3, [pc, #84]	; (8007cb8 <xPortStartScheduler+0x138>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a14      	ldr	r2, [pc, #80]	; (8007cb8 <xPortStartScheduler+0x138>)
 8007c68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007c6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007c6e:	f000 f8dd 	bl	8007e2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007c72:	4b12      	ldr	r3, [pc, #72]	; (8007cbc <xPortStartScheduler+0x13c>)
 8007c74:	2200      	movs	r2, #0
 8007c76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007c78:	f000 f8fc 	bl	8007e74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007c7c:	4b10      	ldr	r3, [pc, #64]	; (8007cc0 <xPortStartScheduler+0x140>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a0f      	ldr	r2, [pc, #60]	; (8007cc0 <xPortStartScheduler+0x140>)
 8007c82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007c86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007c88:	f7ff ff66 	bl	8007b58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007c8c:	f7fe ff3a 	bl	8006b04 <vTaskSwitchContext>
	prvTaskExitError();
 8007c90:	f7ff ff1e 	bl	8007ad0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3718      	adds	r7, #24
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	e000ed00 	.word	0xe000ed00
 8007ca4:	410fc271 	.word	0x410fc271
 8007ca8:	410fc270 	.word	0x410fc270
 8007cac:	e000e400 	.word	0xe000e400
 8007cb0:	20001070 	.word	0x20001070
 8007cb4:	20001074 	.word	0x20001074
 8007cb8:	e000ed20 	.word	0xe000ed20
 8007cbc:	2000000c 	.word	0x2000000c
 8007cc0:	e000ef34 	.word	0xe000ef34

08007cc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
	__asm volatile
 8007cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cce:	f383 8811 	msr	BASEPRI, r3
 8007cd2:	f3bf 8f6f 	isb	sy
 8007cd6:	f3bf 8f4f 	dsb	sy
 8007cda:	607b      	str	r3, [r7, #4]
}
 8007cdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007cde:	4b0f      	ldr	r3, [pc, #60]	; (8007d1c <vPortEnterCritical+0x58>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	4a0d      	ldr	r2, [pc, #52]	; (8007d1c <vPortEnterCritical+0x58>)
 8007ce6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007ce8:	4b0c      	ldr	r3, [pc, #48]	; (8007d1c <vPortEnterCritical+0x58>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d10f      	bne.n	8007d10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007cf0:	4b0b      	ldr	r3, [pc, #44]	; (8007d20 <vPortEnterCritical+0x5c>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00a      	beq.n	8007d10 <vPortEnterCritical+0x4c>
	__asm volatile
 8007cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfe:	f383 8811 	msr	BASEPRI, r3
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	f3bf 8f4f 	dsb	sy
 8007d0a:	603b      	str	r3, [r7, #0]
}
 8007d0c:	bf00      	nop
 8007d0e:	e7fe      	b.n	8007d0e <vPortEnterCritical+0x4a>
	}
}
 8007d10:	bf00      	nop
 8007d12:	370c      	adds	r7, #12
 8007d14:	46bd      	mov	sp, r7
 8007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1a:	4770      	bx	lr
 8007d1c:	2000000c 	.word	0x2000000c
 8007d20:	e000ed04 	.word	0xe000ed04

08007d24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007d2a:	4b12      	ldr	r3, [pc, #72]	; (8007d74 <vPortExitCritical+0x50>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d10a      	bne.n	8007d48 <vPortExitCritical+0x24>
	__asm volatile
 8007d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d36:	f383 8811 	msr	BASEPRI, r3
 8007d3a:	f3bf 8f6f 	isb	sy
 8007d3e:	f3bf 8f4f 	dsb	sy
 8007d42:	607b      	str	r3, [r7, #4]
}
 8007d44:	bf00      	nop
 8007d46:	e7fe      	b.n	8007d46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007d48:	4b0a      	ldr	r3, [pc, #40]	; (8007d74 <vPortExitCritical+0x50>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	4a09      	ldr	r2, [pc, #36]	; (8007d74 <vPortExitCritical+0x50>)
 8007d50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007d52:	4b08      	ldr	r3, [pc, #32]	; (8007d74 <vPortExitCritical+0x50>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d105      	bne.n	8007d66 <vPortExitCritical+0x42>
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	f383 8811 	msr	BASEPRI, r3
}
 8007d64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007d66:	bf00      	nop
 8007d68:	370c      	adds	r7, #12
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	2000000c 	.word	0x2000000c
	...

08007d80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007d80:	f3ef 8009 	mrs	r0, PSP
 8007d84:	f3bf 8f6f 	isb	sy
 8007d88:	4b15      	ldr	r3, [pc, #84]	; (8007de0 <pxCurrentTCBConst>)
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	f01e 0f10 	tst.w	lr, #16
 8007d90:	bf08      	it	eq
 8007d92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007d96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9a:	6010      	str	r0, [r2, #0]
 8007d9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007da0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007da4:	f380 8811 	msr	BASEPRI, r0
 8007da8:	f3bf 8f4f 	dsb	sy
 8007dac:	f3bf 8f6f 	isb	sy
 8007db0:	f7fe fea8 	bl	8006b04 <vTaskSwitchContext>
 8007db4:	f04f 0000 	mov.w	r0, #0
 8007db8:	f380 8811 	msr	BASEPRI, r0
 8007dbc:	bc09      	pop	{r0, r3}
 8007dbe:	6819      	ldr	r1, [r3, #0]
 8007dc0:	6808      	ldr	r0, [r1, #0]
 8007dc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc6:	f01e 0f10 	tst.w	lr, #16
 8007dca:	bf08      	it	eq
 8007dcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007dd0:	f380 8809 	msr	PSP, r0
 8007dd4:	f3bf 8f6f 	isb	sy
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop
 8007ddc:	f3af 8000 	nop.w

08007de0 <pxCurrentTCBConst>:
 8007de0:	20000a44 	.word	0x20000a44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007de4:	bf00      	nop
 8007de6:	bf00      	nop

08007de8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
	__asm volatile
 8007dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df2:	f383 8811 	msr	BASEPRI, r3
 8007df6:	f3bf 8f6f 	isb	sy
 8007dfa:	f3bf 8f4f 	dsb	sy
 8007dfe:	607b      	str	r3, [r7, #4]
}
 8007e00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007e02:	f7fe fdc5 	bl	8006990 <xTaskIncrementTick>
 8007e06:	4603      	mov	r3, r0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d003      	beq.n	8007e14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007e0c:	4b06      	ldr	r3, [pc, #24]	; (8007e28 <xPortSysTickHandler+0x40>)
 8007e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e12:	601a      	str	r2, [r3, #0]
 8007e14:	2300      	movs	r3, #0
 8007e16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	f383 8811 	msr	BASEPRI, r3
}
 8007e1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007e20:	bf00      	nop
 8007e22:	3708      	adds	r7, #8
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	e000ed04 	.word	0xe000ed04

08007e2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007e30:	4b0b      	ldr	r3, [pc, #44]	; (8007e60 <vPortSetupTimerInterrupt+0x34>)
 8007e32:	2200      	movs	r2, #0
 8007e34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007e36:	4b0b      	ldr	r3, [pc, #44]	; (8007e64 <vPortSetupTimerInterrupt+0x38>)
 8007e38:	2200      	movs	r2, #0
 8007e3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007e3c:	4b0a      	ldr	r3, [pc, #40]	; (8007e68 <vPortSetupTimerInterrupt+0x3c>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a0a      	ldr	r2, [pc, #40]	; (8007e6c <vPortSetupTimerInterrupt+0x40>)
 8007e42:	fba2 2303 	umull	r2, r3, r2, r3
 8007e46:	095b      	lsrs	r3, r3, #5
 8007e48:	4a09      	ldr	r2, [pc, #36]	; (8007e70 <vPortSetupTimerInterrupt+0x44>)
 8007e4a:	3b01      	subs	r3, #1
 8007e4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007e4e:	4b04      	ldr	r3, [pc, #16]	; (8007e60 <vPortSetupTimerInterrupt+0x34>)
 8007e50:	2207      	movs	r2, #7
 8007e52:	601a      	str	r2, [r3, #0]
}
 8007e54:	bf00      	nop
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	e000e010 	.word	0xe000e010
 8007e64:	e000e018 	.word	0xe000e018
 8007e68:	20000000 	.word	0x20000000
 8007e6c:	10624dd3 	.word	0x10624dd3
 8007e70:	e000e014 	.word	0xe000e014

08007e74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007e74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007e84 <vPortEnableVFP+0x10>
 8007e78:	6801      	ldr	r1, [r0, #0]
 8007e7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007e7e:	6001      	str	r1, [r0, #0]
 8007e80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007e82:	bf00      	nop
 8007e84:	e000ed88 	.word	0xe000ed88

08007e88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007e8e:	f3ef 8305 	mrs	r3, IPSR
 8007e92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2b0f      	cmp	r3, #15
 8007e98:	d914      	bls.n	8007ec4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007e9a:	4a17      	ldr	r2, [pc, #92]	; (8007ef8 <vPortValidateInterruptPriority+0x70>)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	4413      	add	r3, r2
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007ea4:	4b15      	ldr	r3, [pc, #84]	; (8007efc <vPortValidateInterruptPriority+0x74>)
 8007ea6:	781b      	ldrb	r3, [r3, #0]
 8007ea8:	7afa      	ldrb	r2, [r7, #11]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d20a      	bcs.n	8007ec4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb2:	f383 8811 	msr	BASEPRI, r3
 8007eb6:	f3bf 8f6f 	isb	sy
 8007eba:	f3bf 8f4f 	dsb	sy
 8007ebe:	607b      	str	r3, [r7, #4]
}
 8007ec0:	bf00      	nop
 8007ec2:	e7fe      	b.n	8007ec2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ec4:	4b0e      	ldr	r3, [pc, #56]	; (8007f00 <vPortValidateInterruptPriority+0x78>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007ecc:	4b0d      	ldr	r3, [pc, #52]	; (8007f04 <vPortValidateInterruptPriority+0x7c>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d90a      	bls.n	8007eea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed8:	f383 8811 	msr	BASEPRI, r3
 8007edc:	f3bf 8f6f 	isb	sy
 8007ee0:	f3bf 8f4f 	dsb	sy
 8007ee4:	603b      	str	r3, [r7, #0]
}
 8007ee6:	bf00      	nop
 8007ee8:	e7fe      	b.n	8007ee8 <vPortValidateInterruptPriority+0x60>
	}
 8007eea:	bf00      	nop
 8007eec:	3714      	adds	r7, #20
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	e000e3f0 	.word	0xe000e3f0
 8007efc:	20001070 	.word	0x20001070
 8007f00:	e000ed0c 	.word	0xe000ed0c
 8007f04:	20001074 	.word	0x20001074

08007f08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b08a      	sub	sp, #40	; 0x28
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007f10:	2300      	movs	r3, #0
 8007f12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007f14:	f7fe fc80 	bl	8006818 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007f18:	4b5b      	ldr	r3, [pc, #364]	; (8008088 <pvPortMalloc+0x180>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d101      	bne.n	8007f24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007f20:	f000 f920 	bl	8008164 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f24:	4b59      	ldr	r3, [pc, #356]	; (800808c <pvPortMalloc+0x184>)
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	4013      	ands	r3, r2
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f040 8093 	bne.w	8008058 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d01d      	beq.n	8007f74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007f38:	2208      	movs	r2, #8
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4413      	add	r3, r2
 8007f3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f003 0307 	and.w	r3, r3, #7
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d014      	beq.n	8007f74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f023 0307 	bic.w	r3, r3, #7
 8007f50:	3308      	adds	r3, #8
 8007f52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00a      	beq.n	8007f74 <pvPortMalloc+0x6c>
	__asm volatile
 8007f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	617b      	str	r3, [r7, #20]
}
 8007f70:	bf00      	nop
 8007f72:	e7fe      	b.n	8007f72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d06e      	beq.n	8008058 <pvPortMalloc+0x150>
 8007f7a:	4b45      	ldr	r3, [pc, #276]	; (8008090 <pvPortMalloc+0x188>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d869      	bhi.n	8008058 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007f84:	4b43      	ldr	r3, [pc, #268]	; (8008094 <pvPortMalloc+0x18c>)
 8007f86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007f88:	4b42      	ldr	r3, [pc, #264]	; (8008094 <pvPortMalloc+0x18c>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007f8e:	e004      	b.n	8007f9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d903      	bls.n	8007fac <pvPortMalloc+0xa4>
 8007fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1f1      	bne.n	8007f90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007fac:	4b36      	ldr	r3, [pc, #216]	; (8008088 <pvPortMalloc+0x180>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d050      	beq.n	8008058 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007fb6:	6a3b      	ldr	r3, [r7, #32]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2208      	movs	r2, #8
 8007fbc:	4413      	add	r3, r2
 8007fbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	6a3b      	ldr	r3, [r7, #32]
 8007fc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	1ad2      	subs	r2, r2, r3
 8007fd0:	2308      	movs	r3, #8
 8007fd2:	005b      	lsls	r3, r3, #1
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d91f      	bls.n	8008018 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	4413      	add	r3, r2
 8007fde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	f003 0307 	and.w	r3, r3, #7
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00a      	beq.n	8008000 <pvPortMalloc+0xf8>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	613b      	str	r3, [r7, #16]
}
 8007ffc:	bf00      	nop
 8007ffe:	e7fe      	b.n	8007ffe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008002:	685a      	ldr	r2, [r3, #4]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	1ad2      	subs	r2, r2, r3
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800800c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008012:	69b8      	ldr	r0, [r7, #24]
 8008014:	f000 f908 	bl	8008228 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008018:	4b1d      	ldr	r3, [pc, #116]	; (8008090 <pvPortMalloc+0x188>)
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	1ad3      	subs	r3, r2, r3
 8008022:	4a1b      	ldr	r2, [pc, #108]	; (8008090 <pvPortMalloc+0x188>)
 8008024:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008026:	4b1a      	ldr	r3, [pc, #104]	; (8008090 <pvPortMalloc+0x188>)
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	4b1b      	ldr	r3, [pc, #108]	; (8008098 <pvPortMalloc+0x190>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	429a      	cmp	r2, r3
 8008030:	d203      	bcs.n	800803a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008032:	4b17      	ldr	r3, [pc, #92]	; (8008090 <pvPortMalloc+0x188>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a18      	ldr	r2, [pc, #96]	; (8008098 <pvPortMalloc+0x190>)
 8008038:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800803a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803c:	685a      	ldr	r2, [r3, #4]
 800803e:	4b13      	ldr	r3, [pc, #76]	; (800808c <pvPortMalloc+0x184>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	431a      	orrs	r2, r3
 8008044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008046:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804a:	2200      	movs	r2, #0
 800804c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800804e:	4b13      	ldr	r3, [pc, #76]	; (800809c <pvPortMalloc+0x194>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3301      	adds	r3, #1
 8008054:	4a11      	ldr	r2, [pc, #68]	; (800809c <pvPortMalloc+0x194>)
 8008056:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008058:	f7fe fbec 	bl	8006834 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	f003 0307 	and.w	r3, r3, #7
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00a      	beq.n	800807c <pvPortMalloc+0x174>
	__asm volatile
 8008066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800806a:	f383 8811 	msr	BASEPRI, r3
 800806e:	f3bf 8f6f 	isb	sy
 8008072:	f3bf 8f4f 	dsb	sy
 8008076:	60fb      	str	r3, [r7, #12]
}
 8008078:	bf00      	nop
 800807a:	e7fe      	b.n	800807a <pvPortMalloc+0x172>
	return pvReturn;
 800807c:	69fb      	ldr	r3, [r7, #28]
}
 800807e:	4618      	mov	r0, r3
 8008080:	3728      	adds	r7, #40	; 0x28
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	20005080 	.word	0x20005080
 800808c:	20005094 	.word	0x20005094
 8008090:	20005084 	.word	0x20005084
 8008094:	20005078 	.word	0x20005078
 8008098:	20005088 	.word	0x20005088
 800809c:	2000508c 	.word	0x2000508c

080080a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b086      	sub	sp, #24
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d04d      	beq.n	800814e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80080b2:	2308      	movs	r3, #8
 80080b4:	425b      	negs	r3, r3
 80080b6:	697a      	ldr	r2, [r7, #20]
 80080b8:	4413      	add	r3, r2
 80080ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	685a      	ldr	r2, [r3, #4]
 80080c4:	4b24      	ldr	r3, [pc, #144]	; (8008158 <vPortFree+0xb8>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4013      	ands	r3, r2
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d10a      	bne.n	80080e4 <vPortFree+0x44>
	__asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	60fb      	str	r3, [r7, #12]
}
 80080e0:	bf00      	nop
 80080e2:	e7fe      	b.n	80080e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00a      	beq.n	8008102 <vPortFree+0x62>
	__asm volatile
 80080ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	60bb      	str	r3, [r7, #8]
}
 80080fe:	bf00      	nop
 8008100:	e7fe      	b.n	8008100 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	685a      	ldr	r2, [r3, #4]
 8008106:	4b14      	ldr	r3, [pc, #80]	; (8008158 <vPortFree+0xb8>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4013      	ands	r3, r2
 800810c:	2b00      	cmp	r3, #0
 800810e:	d01e      	beq.n	800814e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d11a      	bne.n	800814e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	685a      	ldr	r2, [r3, #4]
 800811c:	4b0e      	ldr	r3, [pc, #56]	; (8008158 <vPortFree+0xb8>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	43db      	mvns	r3, r3
 8008122:	401a      	ands	r2, r3
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008128:	f7fe fb76 	bl	8006818 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	685a      	ldr	r2, [r3, #4]
 8008130:	4b0a      	ldr	r3, [pc, #40]	; (800815c <vPortFree+0xbc>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4413      	add	r3, r2
 8008136:	4a09      	ldr	r2, [pc, #36]	; (800815c <vPortFree+0xbc>)
 8008138:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800813a:	6938      	ldr	r0, [r7, #16]
 800813c:	f000 f874 	bl	8008228 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008140:	4b07      	ldr	r3, [pc, #28]	; (8008160 <vPortFree+0xc0>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	3301      	adds	r3, #1
 8008146:	4a06      	ldr	r2, [pc, #24]	; (8008160 <vPortFree+0xc0>)
 8008148:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800814a:	f7fe fb73 	bl	8006834 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800814e:	bf00      	nop
 8008150:	3718      	adds	r7, #24
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	20005094 	.word	0x20005094
 800815c:	20005084 	.word	0x20005084
 8008160:	20005090 	.word	0x20005090

08008164 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008164:	b480      	push	{r7}
 8008166:	b085      	sub	sp, #20
 8008168:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800816a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800816e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008170:	4b27      	ldr	r3, [pc, #156]	; (8008210 <prvHeapInit+0xac>)
 8008172:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f003 0307 	and.w	r3, r3, #7
 800817a:	2b00      	cmp	r3, #0
 800817c:	d00c      	beq.n	8008198 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	3307      	adds	r3, #7
 8008182:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f023 0307 	bic.w	r3, r3, #7
 800818a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800818c:	68ba      	ldr	r2, [r7, #8]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	1ad3      	subs	r3, r2, r3
 8008192:	4a1f      	ldr	r2, [pc, #124]	; (8008210 <prvHeapInit+0xac>)
 8008194:	4413      	add	r3, r2
 8008196:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800819c:	4a1d      	ldr	r2, [pc, #116]	; (8008214 <prvHeapInit+0xb0>)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80081a2:	4b1c      	ldr	r3, [pc, #112]	; (8008214 <prvHeapInit+0xb0>)
 80081a4:	2200      	movs	r2, #0
 80081a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	68ba      	ldr	r2, [r7, #8]
 80081ac:	4413      	add	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80081b0:	2208      	movs	r2, #8
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	1a9b      	subs	r3, r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f023 0307 	bic.w	r3, r3, #7
 80081be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	4a15      	ldr	r2, [pc, #84]	; (8008218 <prvHeapInit+0xb4>)
 80081c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80081c6:	4b14      	ldr	r3, [pc, #80]	; (8008218 <prvHeapInit+0xb4>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	2200      	movs	r2, #0
 80081cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80081ce:	4b12      	ldr	r3, [pc, #72]	; (8008218 <prvHeapInit+0xb4>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2200      	movs	r2, #0
 80081d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	1ad2      	subs	r2, r2, r3
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80081e4:	4b0c      	ldr	r3, [pc, #48]	; (8008218 <prvHeapInit+0xb4>)
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	4a0a      	ldr	r2, [pc, #40]	; (800821c <prvHeapInit+0xb8>)
 80081f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	4a09      	ldr	r2, [pc, #36]	; (8008220 <prvHeapInit+0xbc>)
 80081fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80081fc:	4b09      	ldr	r3, [pc, #36]	; (8008224 <prvHeapInit+0xc0>)
 80081fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008202:	601a      	str	r2, [r3, #0]
}
 8008204:	bf00      	nop
 8008206:	3714      	adds	r7, #20
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr
 8008210:	20001078 	.word	0x20001078
 8008214:	20005078 	.word	0x20005078
 8008218:	20005080 	.word	0x20005080
 800821c:	20005088 	.word	0x20005088
 8008220:	20005084 	.word	0x20005084
 8008224:	20005094 	.word	0x20005094

08008228 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008230:	4b28      	ldr	r3, [pc, #160]	; (80082d4 <prvInsertBlockIntoFreeList+0xac>)
 8008232:	60fb      	str	r3, [r7, #12]
 8008234:	e002      	b.n	800823c <prvInsertBlockIntoFreeList+0x14>
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	60fb      	str	r3, [r7, #12]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	429a      	cmp	r2, r3
 8008244:	d8f7      	bhi.n	8008236 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	685b      	ldr	r3, [r3, #4]
 800824e:	68ba      	ldr	r2, [r7, #8]
 8008250:	4413      	add	r3, r2
 8008252:	687a      	ldr	r2, [r7, #4]
 8008254:	429a      	cmp	r2, r3
 8008256:	d108      	bne.n	800826a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	685a      	ldr	r2, [r3, #4]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	441a      	add	r2, r3
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	68ba      	ldr	r2, [r7, #8]
 8008274:	441a      	add	r2, r3
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	429a      	cmp	r2, r3
 800827c:	d118      	bne.n	80082b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	4b15      	ldr	r3, [pc, #84]	; (80082d8 <prvInsertBlockIntoFreeList+0xb0>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	429a      	cmp	r2, r3
 8008288:	d00d      	beq.n	80082a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	685a      	ldr	r2, [r3, #4]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	441a      	add	r2, r3
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	681a      	ldr	r2, [r3, #0]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	601a      	str	r2, [r3, #0]
 80082a4:	e008      	b.n	80082b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80082a6:	4b0c      	ldr	r3, [pc, #48]	; (80082d8 <prvInsertBlockIntoFreeList+0xb0>)
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	601a      	str	r2, [r3, #0]
 80082ae:	e003      	b.n	80082b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80082b8:	68fa      	ldr	r2, [r7, #12]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	429a      	cmp	r2, r3
 80082be:	d002      	beq.n	80082c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082c6:	bf00      	nop
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	20005078 	.word	0x20005078
 80082d8:	20005080 	.word	0x20005080

080082dc <__errno>:
 80082dc:	4b01      	ldr	r3, [pc, #4]	; (80082e4 <__errno+0x8>)
 80082de:	6818      	ldr	r0, [r3, #0]
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	20000010 	.word	0x20000010

080082e8 <__libc_init_array>:
 80082e8:	b570      	push	{r4, r5, r6, lr}
 80082ea:	4d0d      	ldr	r5, [pc, #52]	; (8008320 <__libc_init_array+0x38>)
 80082ec:	4c0d      	ldr	r4, [pc, #52]	; (8008324 <__libc_init_array+0x3c>)
 80082ee:	1b64      	subs	r4, r4, r5
 80082f0:	10a4      	asrs	r4, r4, #2
 80082f2:	2600      	movs	r6, #0
 80082f4:	42a6      	cmp	r6, r4
 80082f6:	d109      	bne.n	800830c <__libc_init_array+0x24>
 80082f8:	4d0b      	ldr	r5, [pc, #44]	; (8008328 <__libc_init_array+0x40>)
 80082fa:	4c0c      	ldr	r4, [pc, #48]	; (800832c <__libc_init_array+0x44>)
 80082fc:	f000 fd28 	bl	8008d50 <_init>
 8008300:	1b64      	subs	r4, r4, r5
 8008302:	10a4      	asrs	r4, r4, #2
 8008304:	2600      	movs	r6, #0
 8008306:	42a6      	cmp	r6, r4
 8008308:	d105      	bne.n	8008316 <__libc_init_array+0x2e>
 800830a:	bd70      	pop	{r4, r5, r6, pc}
 800830c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008310:	4798      	blx	r3
 8008312:	3601      	adds	r6, #1
 8008314:	e7ee      	b.n	80082f4 <__libc_init_array+0xc>
 8008316:	f855 3b04 	ldr.w	r3, [r5], #4
 800831a:	4798      	blx	r3
 800831c:	3601      	adds	r6, #1
 800831e:	e7f2      	b.n	8008306 <__libc_init_array+0x1e>
 8008320:	08008f0c 	.word	0x08008f0c
 8008324:	08008f0c 	.word	0x08008f0c
 8008328:	08008f0c 	.word	0x08008f0c
 800832c:	08008f10 	.word	0x08008f10

08008330 <__retarget_lock_acquire_recursive>:
 8008330:	4770      	bx	lr

08008332 <__retarget_lock_release_recursive>:
 8008332:	4770      	bx	lr

08008334 <malloc>:
 8008334:	4b02      	ldr	r3, [pc, #8]	; (8008340 <malloc+0xc>)
 8008336:	4601      	mov	r1, r0
 8008338:	6818      	ldr	r0, [r3, #0]
 800833a:	f000 b88d 	b.w	8008458 <_malloc_r>
 800833e:	bf00      	nop
 8008340:	20000010 	.word	0x20000010

08008344 <free>:
 8008344:	4b02      	ldr	r3, [pc, #8]	; (8008350 <free+0xc>)
 8008346:	4601      	mov	r1, r0
 8008348:	6818      	ldr	r0, [r3, #0]
 800834a:	f000 b819 	b.w	8008380 <_free_r>
 800834e:	bf00      	nop
 8008350:	20000010 	.word	0x20000010

08008354 <memcpy>:
 8008354:	440a      	add	r2, r1
 8008356:	4291      	cmp	r1, r2
 8008358:	f100 33ff 	add.w	r3, r0, #4294967295
 800835c:	d100      	bne.n	8008360 <memcpy+0xc>
 800835e:	4770      	bx	lr
 8008360:	b510      	push	{r4, lr}
 8008362:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008366:	f803 4f01 	strb.w	r4, [r3, #1]!
 800836a:	4291      	cmp	r1, r2
 800836c:	d1f9      	bne.n	8008362 <memcpy+0xe>
 800836e:	bd10      	pop	{r4, pc}

08008370 <memset>:
 8008370:	4402      	add	r2, r0
 8008372:	4603      	mov	r3, r0
 8008374:	4293      	cmp	r3, r2
 8008376:	d100      	bne.n	800837a <memset+0xa>
 8008378:	4770      	bx	lr
 800837a:	f803 1b01 	strb.w	r1, [r3], #1
 800837e:	e7f9      	b.n	8008374 <memset+0x4>

08008380 <_free_r>:
 8008380:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008382:	2900      	cmp	r1, #0
 8008384:	d044      	beq.n	8008410 <_free_r+0x90>
 8008386:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800838a:	9001      	str	r0, [sp, #4]
 800838c:	2b00      	cmp	r3, #0
 800838e:	f1a1 0404 	sub.w	r4, r1, #4
 8008392:	bfb8      	it	lt
 8008394:	18e4      	addlt	r4, r4, r3
 8008396:	f000 f98d 	bl	80086b4 <__malloc_lock>
 800839a:	4a1e      	ldr	r2, [pc, #120]	; (8008414 <_free_r+0x94>)
 800839c:	9801      	ldr	r0, [sp, #4]
 800839e:	6813      	ldr	r3, [r2, #0]
 80083a0:	b933      	cbnz	r3, 80083b0 <_free_r+0x30>
 80083a2:	6063      	str	r3, [r4, #4]
 80083a4:	6014      	str	r4, [r2, #0]
 80083a6:	b003      	add	sp, #12
 80083a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083ac:	f000 b988 	b.w	80086c0 <__malloc_unlock>
 80083b0:	42a3      	cmp	r3, r4
 80083b2:	d908      	bls.n	80083c6 <_free_r+0x46>
 80083b4:	6825      	ldr	r5, [r4, #0]
 80083b6:	1961      	adds	r1, r4, r5
 80083b8:	428b      	cmp	r3, r1
 80083ba:	bf01      	itttt	eq
 80083bc:	6819      	ldreq	r1, [r3, #0]
 80083be:	685b      	ldreq	r3, [r3, #4]
 80083c0:	1949      	addeq	r1, r1, r5
 80083c2:	6021      	streq	r1, [r4, #0]
 80083c4:	e7ed      	b.n	80083a2 <_free_r+0x22>
 80083c6:	461a      	mov	r2, r3
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	b10b      	cbz	r3, 80083d0 <_free_r+0x50>
 80083cc:	42a3      	cmp	r3, r4
 80083ce:	d9fa      	bls.n	80083c6 <_free_r+0x46>
 80083d0:	6811      	ldr	r1, [r2, #0]
 80083d2:	1855      	adds	r5, r2, r1
 80083d4:	42a5      	cmp	r5, r4
 80083d6:	d10b      	bne.n	80083f0 <_free_r+0x70>
 80083d8:	6824      	ldr	r4, [r4, #0]
 80083da:	4421      	add	r1, r4
 80083dc:	1854      	adds	r4, r2, r1
 80083de:	42a3      	cmp	r3, r4
 80083e0:	6011      	str	r1, [r2, #0]
 80083e2:	d1e0      	bne.n	80083a6 <_free_r+0x26>
 80083e4:	681c      	ldr	r4, [r3, #0]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	6053      	str	r3, [r2, #4]
 80083ea:	4421      	add	r1, r4
 80083ec:	6011      	str	r1, [r2, #0]
 80083ee:	e7da      	b.n	80083a6 <_free_r+0x26>
 80083f0:	d902      	bls.n	80083f8 <_free_r+0x78>
 80083f2:	230c      	movs	r3, #12
 80083f4:	6003      	str	r3, [r0, #0]
 80083f6:	e7d6      	b.n	80083a6 <_free_r+0x26>
 80083f8:	6825      	ldr	r5, [r4, #0]
 80083fa:	1961      	adds	r1, r4, r5
 80083fc:	428b      	cmp	r3, r1
 80083fe:	bf04      	itt	eq
 8008400:	6819      	ldreq	r1, [r3, #0]
 8008402:	685b      	ldreq	r3, [r3, #4]
 8008404:	6063      	str	r3, [r4, #4]
 8008406:	bf04      	itt	eq
 8008408:	1949      	addeq	r1, r1, r5
 800840a:	6021      	streq	r1, [r4, #0]
 800840c:	6054      	str	r4, [r2, #4]
 800840e:	e7ca      	b.n	80083a6 <_free_r+0x26>
 8008410:	b003      	add	sp, #12
 8008412:	bd30      	pop	{r4, r5, pc}
 8008414:	2000509c 	.word	0x2000509c

08008418 <sbrk_aligned>:
 8008418:	b570      	push	{r4, r5, r6, lr}
 800841a:	4e0e      	ldr	r6, [pc, #56]	; (8008454 <sbrk_aligned+0x3c>)
 800841c:	460c      	mov	r4, r1
 800841e:	6831      	ldr	r1, [r6, #0]
 8008420:	4605      	mov	r5, r0
 8008422:	b911      	cbnz	r1, 800842a <sbrk_aligned+0x12>
 8008424:	f000 f8f6 	bl	8008614 <_sbrk_r>
 8008428:	6030      	str	r0, [r6, #0]
 800842a:	4621      	mov	r1, r4
 800842c:	4628      	mov	r0, r5
 800842e:	f000 f8f1 	bl	8008614 <_sbrk_r>
 8008432:	1c43      	adds	r3, r0, #1
 8008434:	d00a      	beq.n	800844c <sbrk_aligned+0x34>
 8008436:	1cc4      	adds	r4, r0, #3
 8008438:	f024 0403 	bic.w	r4, r4, #3
 800843c:	42a0      	cmp	r0, r4
 800843e:	d007      	beq.n	8008450 <sbrk_aligned+0x38>
 8008440:	1a21      	subs	r1, r4, r0
 8008442:	4628      	mov	r0, r5
 8008444:	f000 f8e6 	bl	8008614 <_sbrk_r>
 8008448:	3001      	adds	r0, #1
 800844a:	d101      	bne.n	8008450 <sbrk_aligned+0x38>
 800844c:	f04f 34ff 	mov.w	r4, #4294967295
 8008450:	4620      	mov	r0, r4
 8008452:	bd70      	pop	{r4, r5, r6, pc}
 8008454:	200050a0 	.word	0x200050a0

08008458 <_malloc_r>:
 8008458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800845c:	1ccd      	adds	r5, r1, #3
 800845e:	f025 0503 	bic.w	r5, r5, #3
 8008462:	3508      	adds	r5, #8
 8008464:	2d0c      	cmp	r5, #12
 8008466:	bf38      	it	cc
 8008468:	250c      	movcc	r5, #12
 800846a:	2d00      	cmp	r5, #0
 800846c:	4607      	mov	r7, r0
 800846e:	db01      	blt.n	8008474 <_malloc_r+0x1c>
 8008470:	42a9      	cmp	r1, r5
 8008472:	d905      	bls.n	8008480 <_malloc_r+0x28>
 8008474:	230c      	movs	r3, #12
 8008476:	603b      	str	r3, [r7, #0]
 8008478:	2600      	movs	r6, #0
 800847a:	4630      	mov	r0, r6
 800847c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008480:	4e2e      	ldr	r6, [pc, #184]	; (800853c <_malloc_r+0xe4>)
 8008482:	f000 f917 	bl	80086b4 <__malloc_lock>
 8008486:	6833      	ldr	r3, [r6, #0]
 8008488:	461c      	mov	r4, r3
 800848a:	bb34      	cbnz	r4, 80084da <_malloc_r+0x82>
 800848c:	4629      	mov	r1, r5
 800848e:	4638      	mov	r0, r7
 8008490:	f7ff ffc2 	bl	8008418 <sbrk_aligned>
 8008494:	1c43      	adds	r3, r0, #1
 8008496:	4604      	mov	r4, r0
 8008498:	d14d      	bne.n	8008536 <_malloc_r+0xde>
 800849a:	6834      	ldr	r4, [r6, #0]
 800849c:	4626      	mov	r6, r4
 800849e:	2e00      	cmp	r6, #0
 80084a0:	d140      	bne.n	8008524 <_malloc_r+0xcc>
 80084a2:	6823      	ldr	r3, [r4, #0]
 80084a4:	4631      	mov	r1, r6
 80084a6:	4638      	mov	r0, r7
 80084a8:	eb04 0803 	add.w	r8, r4, r3
 80084ac:	f000 f8b2 	bl	8008614 <_sbrk_r>
 80084b0:	4580      	cmp	r8, r0
 80084b2:	d13a      	bne.n	800852a <_malloc_r+0xd2>
 80084b4:	6821      	ldr	r1, [r4, #0]
 80084b6:	3503      	adds	r5, #3
 80084b8:	1a6d      	subs	r5, r5, r1
 80084ba:	f025 0503 	bic.w	r5, r5, #3
 80084be:	3508      	adds	r5, #8
 80084c0:	2d0c      	cmp	r5, #12
 80084c2:	bf38      	it	cc
 80084c4:	250c      	movcc	r5, #12
 80084c6:	4629      	mov	r1, r5
 80084c8:	4638      	mov	r0, r7
 80084ca:	f7ff ffa5 	bl	8008418 <sbrk_aligned>
 80084ce:	3001      	adds	r0, #1
 80084d0:	d02b      	beq.n	800852a <_malloc_r+0xd2>
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	442b      	add	r3, r5
 80084d6:	6023      	str	r3, [r4, #0]
 80084d8:	e00e      	b.n	80084f8 <_malloc_r+0xa0>
 80084da:	6822      	ldr	r2, [r4, #0]
 80084dc:	1b52      	subs	r2, r2, r5
 80084de:	d41e      	bmi.n	800851e <_malloc_r+0xc6>
 80084e0:	2a0b      	cmp	r2, #11
 80084e2:	d916      	bls.n	8008512 <_malloc_r+0xba>
 80084e4:	1961      	adds	r1, r4, r5
 80084e6:	42a3      	cmp	r3, r4
 80084e8:	6025      	str	r5, [r4, #0]
 80084ea:	bf18      	it	ne
 80084ec:	6059      	strne	r1, [r3, #4]
 80084ee:	6863      	ldr	r3, [r4, #4]
 80084f0:	bf08      	it	eq
 80084f2:	6031      	streq	r1, [r6, #0]
 80084f4:	5162      	str	r2, [r4, r5]
 80084f6:	604b      	str	r3, [r1, #4]
 80084f8:	4638      	mov	r0, r7
 80084fa:	f104 060b 	add.w	r6, r4, #11
 80084fe:	f000 f8df 	bl	80086c0 <__malloc_unlock>
 8008502:	f026 0607 	bic.w	r6, r6, #7
 8008506:	1d23      	adds	r3, r4, #4
 8008508:	1af2      	subs	r2, r6, r3
 800850a:	d0b6      	beq.n	800847a <_malloc_r+0x22>
 800850c:	1b9b      	subs	r3, r3, r6
 800850e:	50a3      	str	r3, [r4, r2]
 8008510:	e7b3      	b.n	800847a <_malloc_r+0x22>
 8008512:	6862      	ldr	r2, [r4, #4]
 8008514:	42a3      	cmp	r3, r4
 8008516:	bf0c      	ite	eq
 8008518:	6032      	streq	r2, [r6, #0]
 800851a:	605a      	strne	r2, [r3, #4]
 800851c:	e7ec      	b.n	80084f8 <_malloc_r+0xa0>
 800851e:	4623      	mov	r3, r4
 8008520:	6864      	ldr	r4, [r4, #4]
 8008522:	e7b2      	b.n	800848a <_malloc_r+0x32>
 8008524:	4634      	mov	r4, r6
 8008526:	6876      	ldr	r6, [r6, #4]
 8008528:	e7b9      	b.n	800849e <_malloc_r+0x46>
 800852a:	230c      	movs	r3, #12
 800852c:	603b      	str	r3, [r7, #0]
 800852e:	4638      	mov	r0, r7
 8008530:	f000 f8c6 	bl	80086c0 <__malloc_unlock>
 8008534:	e7a1      	b.n	800847a <_malloc_r+0x22>
 8008536:	6025      	str	r5, [r4, #0]
 8008538:	e7de      	b.n	80084f8 <_malloc_r+0xa0>
 800853a:	bf00      	nop
 800853c:	2000509c 	.word	0x2000509c

08008540 <cleanup_glue>:
 8008540:	b538      	push	{r3, r4, r5, lr}
 8008542:	460c      	mov	r4, r1
 8008544:	6809      	ldr	r1, [r1, #0]
 8008546:	4605      	mov	r5, r0
 8008548:	b109      	cbz	r1, 800854e <cleanup_glue+0xe>
 800854a:	f7ff fff9 	bl	8008540 <cleanup_glue>
 800854e:	4621      	mov	r1, r4
 8008550:	4628      	mov	r0, r5
 8008552:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008556:	f7ff bf13 	b.w	8008380 <_free_r>
	...

0800855c <_reclaim_reent>:
 800855c:	4b2c      	ldr	r3, [pc, #176]	; (8008610 <_reclaim_reent+0xb4>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4283      	cmp	r3, r0
 8008562:	b570      	push	{r4, r5, r6, lr}
 8008564:	4604      	mov	r4, r0
 8008566:	d051      	beq.n	800860c <_reclaim_reent+0xb0>
 8008568:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800856a:	b143      	cbz	r3, 800857e <_reclaim_reent+0x22>
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d14a      	bne.n	8008608 <_reclaim_reent+0xac>
 8008572:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008574:	6819      	ldr	r1, [r3, #0]
 8008576:	b111      	cbz	r1, 800857e <_reclaim_reent+0x22>
 8008578:	4620      	mov	r0, r4
 800857a:	f7ff ff01 	bl	8008380 <_free_r>
 800857e:	6961      	ldr	r1, [r4, #20]
 8008580:	b111      	cbz	r1, 8008588 <_reclaim_reent+0x2c>
 8008582:	4620      	mov	r0, r4
 8008584:	f7ff fefc 	bl	8008380 <_free_r>
 8008588:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800858a:	b111      	cbz	r1, 8008592 <_reclaim_reent+0x36>
 800858c:	4620      	mov	r0, r4
 800858e:	f7ff fef7 	bl	8008380 <_free_r>
 8008592:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008594:	b111      	cbz	r1, 800859c <_reclaim_reent+0x40>
 8008596:	4620      	mov	r0, r4
 8008598:	f7ff fef2 	bl	8008380 <_free_r>
 800859c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800859e:	b111      	cbz	r1, 80085a6 <_reclaim_reent+0x4a>
 80085a0:	4620      	mov	r0, r4
 80085a2:	f7ff feed 	bl	8008380 <_free_r>
 80085a6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80085a8:	b111      	cbz	r1, 80085b0 <_reclaim_reent+0x54>
 80085aa:	4620      	mov	r0, r4
 80085ac:	f7ff fee8 	bl	8008380 <_free_r>
 80085b0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80085b2:	b111      	cbz	r1, 80085ba <_reclaim_reent+0x5e>
 80085b4:	4620      	mov	r0, r4
 80085b6:	f7ff fee3 	bl	8008380 <_free_r>
 80085ba:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80085bc:	b111      	cbz	r1, 80085c4 <_reclaim_reent+0x68>
 80085be:	4620      	mov	r0, r4
 80085c0:	f7ff fede 	bl	8008380 <_free_r>
 80085c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085c6:	b111      	cbz	r1, 80085ce <_reclaim_reent+0x72>
 80085c8:	4620      	mov	r0, r4
 80085ca:	f7ff fed9 	bl	8008380 <_free_r>
 80085ce:	69a3      	ldr	r3, [r4, #24]
 80085d0:	b1e3      	cbz	r3, 800860c <_reclaim_reent+0xb0>
 80085d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80085d4:	4620      	mov	r0, r4
 80085d6:	4798      	blx	r3
 80085d8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80085da:	b1b9      	cbz	r1, 800860c <_reclaim_reent+0xb0>
 80085dc:	4620      	mov	r0, r4
 80085de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80085e2:	f7ff bfad 	b.w	8008540 <cleanup_glue>
 80085e6:	5949      	ldr	r1, [r1, r5]
 80085e8:	b941      	cbnz	r1, 80085fc <_reclaim_reent+0xa0>
 80085ea:	3504      	adds	r5, #4
 80085ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085ee:	2d80      	cmp	r5, #128	; 0x80
 80085f0:	68d9      	ldr	r1, [r3, #12]
 80085f2:	d1f8      	bne.n	80085e6 <_reclaim_reent+0x8a>
 80085f4:	4620      	mov	r0, r4
 80085f6:	f7ff fec3 	bl	8008380 <_free_r>
 80085fa:	e7ba      	b.n	8008572 <_reclaim_reent+0x16>
 80085fc:	680e      	ldr	r6, [r1, #0]
 80085fe:	4620      	mov	r0, r4
 8008600:	f7ff febe 	bl	8008380 <_free_r>
 8008604:	4631      	mov	r1, r6
 8008606:	e7ef      	b.n	80085e8 <_reclaim_reent+0x8c>
 8008608:	2500      	movs	r5, #0
 800860a:	e7ef      	b.n	80085ec <_reclaim_reent+0x90>
 800860c:	bd70      	pop	{r4, r5, r6, pc}
 800860e:	bf00      	nop
 8008610:	20000010 	.word	0x20000010

08008614 <_sbrk_r>:
 8008614:	b538      	push	{r3, r4, r5, lr}
 8008616:	4d06      	ldr	r5, [pc, #24]	; (8008630 <_sbrk_r+0x1c>)
 8008618:	2300      	movs	r3, #0
 800861a:	4604      	mov	r4, r0
 800861c:	4608      	mov	r0, r1
 800861e:	602b      	str	r3, [r5, #0]
 8008620:	f7f9 f94c 	bl	80018bc <_sbrk>
 8008624:	1c43      	adds	r3, r0, #1
 8008626:	d102      	bne.n	800862e <_sbrk_r+0x1a>
 8008628:	682b      	ldr	r3, [r5, #0]
 800862a:	b103      	cbz	r3, 800862e <_sbrk_r+0x1a>
 800862c:	6023      	str	r3, [r4, #0]
 800862e:	bd38      	pop	{r3, r4, r5, pc}
 8008630:	200050a4 	.word	0x200050a4

08008634 <sniprintf>:
 8008634:	b40c      	push	{r2, r3}
 8008636:	b530      	push	{r4, r5, lr}
 8008638:	4b17      	ldr	r3, [pc, #92]	; (8008698 <sniprintf+0x64>)
 800863a:	1e0c      	subs	r4, r1, #0
 800863c:	681d      	ldr	r5, [r3, #0]
 800863e:	b09d      	sub	sp, #116	; 0x74
 8008640:	da08      	bge.n	8008654 <sniprintf+0x20>
 8008642:	238b      	movs	r3, #139	; 0x8b
 8008644:	602b      	str	r3, [r5, #0]
 8008646:	f04f 30ff 	mov.w	r0, #4294967295
 800864a:	b01d      	add	sp, #116	; 0x74
 800864c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008650:	b002      	add	sp, #8
 8008652:	4770      	bx	lr
 8008654:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008658:	f8ad 3014 	strh.w	r3, [sp, #20]
 800865c:	bf14      	ite	ne
 800865e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008662:	4623      	moveq	r3, r4
 8008664:	9304      	str	r3, [sp, #16]
 8008666:	9307      	str	r3, [sp, #28]
 8008668:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800866c:	9002      	str	r0, [sp, #8]
 800866e:	9006      	str	r0, [sp, #24]
 8008670:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008674:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008676:	ab21      	add	r3, sp, #132	; 0x84
 8008678:	a902      	add	r1, sp, #8
 800867a:	4628      	mov	r0, r5
 800867c:	9301      	str	r3, [sp, #4]
 800867e:	f000 f881 	bl	8008784 <_svfiprintf_r>
 8008682:	1c43      	adds	r3, r0, #1
 8008684:	bfbc      	itt	lt
 8008686:	238b      	movlt	r3, #139	; 0x8b
 8008688:	602b      	strlt	r3, [r5, #0]
 800868a:	2c00      	cmp	r4, #0
 800868c:	d0dd      	beq.n	800864a <sniprintf+0x16>
 800868e:	9b02      	ldr	r3, [sp, #8]
 8008690:	2200      	movs	r2, #0
 8008692:	701a      	strb	r2, [r3, #0]
 8008694:	e7d9      	b.n	800864a <sniprintf+0x16>
 8008696:	bf00      	nop
 8008698:	20000010 	.word	0x20000010

0800869c <strnlen>:
 800869c:	b510      	push	{r4, lr}
 800869e:	4602      	mov	r2, r0
 80086a0:	4401      	add	r1, r0
 80086a2:	428a      	cmp	r2, r1
 80086a4:	4613      	mov	r3, r2
 80086a6:	d003      	beq.n	80086b0 <strnlen+0x14>
 80086a8:	781c      	ldrb	r4, [r3, #0]
 80086aa:	3201      	adds	r2, #1
 80086ac:	2c00      	cmp	r4, #0
 80086ae:	d1f8      	bne.n	80086a2 <strnlen+0x6>
 80086b0:	1a18      	subs	r0, r3, r0
 80086b2:	bd10      	pop	{r4, pc}

080086b4 <__malloc_lock>:
 80086b4:	4801      	ldr	r0, [pc, #4]	; (80086bc <__malloc_lock+0x8>)
 80086b6:	f7ff be3b 	b.w	8008330 <__retarget_lock_acquire_recursive>
 80086ba:	bf00      	nop
 80086bc:	20005098 	.word	0x20005098

080086c0 <__malloc_unlock>:
 80086c0:	4801      	ldr	r0, [pc, #4]	; (80086c8 <__malloc_unlock+0x8>)
 80086c2:	f7ff be36 	b.w	8008332 <__retarget_lock_release_recursive>
 80086c6:	bf00      	nop
 80086c8:	20005098 	.word	0x20005098

080086cc <__ssputs_r>:
 80086cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086d0:	688e      	ldr	r6, [r1, #8]
 80086d2:	429e      	cmp	r6, r3
 80086d4:	4682      	mov	sl, r0
 80086d6:	460c      	mov	r4, r1
 80086d8:	4690      	mov	r8, r2
 80086da:	461f      	mov	r7, r3
 80086dc:	d838      	bhi.n	8008750 <__ssputs_r+0x84>
 80086de:	898a      	ldrh	r2, [r1, #12]
 80086e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80086e4:	d032      	beq.n	800874c <__ssputs_r+0x80>
 80086e6:	6825      	ldr	r5, [r4, #0]
 80086e8:	6909      	ldr	r1, [r1, #16]
 80086ea:	eba5 0901 	sub.w	r9, r5, r1
 80086ee:	6965      	ldr	r5, [r4, #20]
 80086f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086f8:	3301      	adds	r3, #1
 80086fa:	444b      	add	r3, r9
 80086fc:	106d      	asrs	r5, r5, #1
 80086fe:	429d      	cmp	r5, r3
 8008700:	bf38      	it	cc
 8008702:	461d      	movcc	r5, r3
 8008704:	0553      	lsls	r3, r2, #21
 8008706:	d531      	bpl.n	800876c <__ssputs_r+0xa0>
 8008708:	4629      	mov	r1, r5
 800870a:	f7ff fea5 	bl	8008458 <_malloc_r>
 800870e:	4606      	mov	r6, r0
 8008710:	b950      	cbnz	r0, 8008728 <__ssputs_r+0x5c>
 8008712:	230c      	movs	r3, #12
 8008714:	f8ca 3000 	str.w	r3, [sl]
 8008718:	89a3      	ldrh	r3, [r4, #12]
 800871a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800871e:	81a3      	strh	r3, [r4, #12]
 8008720:	f04f 30ff 	mov.w	r0, #4294967295
 8008724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008728:	6921      	ldr	r1, [r4, #16]
 800872a:	464a      	mov	r2, r9
 800872c:	f7ff fe12 	bl	8008354 <memcpy>
 8008730:	89a3      	ldrh	r3, [r4, #12]
 8008732:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008736:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800873a:	81a3      	strh	r3, [r4, #12]
 800873c:	6126      	str	r6, [r4, #16]
 800873e:	6165      	str	r5, [r4, #20]
 8008740:	444e      	add	r6, r9
 8008742:	eba5 0509 	sub.w	r5, r5, r9
 8008746:	6026      	str	r6, [r4, #0]
 8008748:	60a5      	str	r5, [r4, #8]
 800874a:	463e      	mov	r6, r7
 800874c:	42be      	cmp	r6, r7
 800874e:	d900      	bls.n	8008752 <__ssputs_r+0x86>
 8008750:	463e      	mov	r6, r7
 8008752:	6820      	ldr	r0, [r4, #0]
 8008754:	4632      	mov	r2, r6
 8008756:	4641      	mov	r1, r8
 8008758:	f000 faa8 	bl	8008cac <memmove>
 800875c:	68a3      	ldr	r3, [r4, #8]
 800875e:	1b9b      	subs	r3, r3, r6
 8008760:	60a3      	str	r3, [r4, #8]
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	4433      	add	r3, r6
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	2000      	movs	r0, #0
 800876a:	e7db      	b.n	8008724 <__ssputs_r+0x58>
 800876c:	462a      	mov	r2, r5
 800876e:	f000 fab7 	bl	8008ce0 <_realloc_r>
 8008772:	4606      	mov	r6, r0
 8008774:	2800      	cmp	r0, #0
 8008776:	d1e1      	bne.n	800873c <__ssputs_r+0x70>
 8008778:	6921      	ldr	r1, [r4, #16]
 800877a:	4650      	mov	r0, sl
 800877c:	f7ff fe00 	bl	8008380 <_free_r>
 8008780:	e7c7      	b.n	8008712 <__ssputs_r+0x46>
	...

08008784 <_svfiprintf_r>:
 8008784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008788:	4698      	mov	r8, r3
 800878a:	898b      	ldrh	r3, [r1, #12]
 800878c:	061b      	lsls	r3, r3, #24
 800878e:	b09d      	sub	sp, #116	; 0x74
 8008790:	4607      	mov	r7, r0
 8008792:	460d      	mov	r5, r1
 8008794:	4614      	mov	r4, r2
 8008796:	d50e      	bpl.n	80087b6 <_svfiprintf_r+0x32>
 8008798:	690b      	ldr	r3, [r1, #16]
 800879a:	b963      	cbnz	r3, 80087b6 <_svfiprintf_r+0x32>
 800879c:	2140      	movs	r1, #64	; 0x40
 800879e:	f7ff fe5b 	bl	8008458 <_malloc_r>
 80087a2:	6028      	str	r0, [r5, #0]
 80087a4:	6128      	str	r0, [r5, #16]
 80087a6:	b920      	cbnz	r0, 80087b2 <_svfiprintf_r+0x2e>
 80087a8:	230c      	movs	r3, #12
 80087aa:	603b      	str	r3, [r7, #0]
 80087ac:	f04f 30ff 	mov.w	r0, #4294967295
 80087b0:	e0d1      	b.n	8008956 <_svfiprintf_r+0x1d2>
 80087b2:	2340      	movs	r3, #64	; 0x40
 80087b4:	616b      	str	r3, [r5, #20]
 80087b6:	2300      	movs	r3, #0
 80087b8:	9309      	str	r3, [sp, #36]	; 0x24
 80087ba:	2320      	movs	r3, #32
 80087bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80087c4:	2330      	movs	r3, #48	; 0x30
 80087c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008970 <_svfiprintf_r+0x1ec>
 80087ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087ce:	f04f 0901 	mov.w	r9, #1
 80087d2:	4623      	mov	r3, r4
 80087d4:	469a      	mov	sl, r3
 80087d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087da:	b10a      	cbz	r2, 80087e0 <_svfiprintf_r+0x5c>
 80087dc:	2a25      	cmp	r2, #37	; 0x25
 80087de:	d1f9      	bne.n	80087d4 <_svfiprintf_r+0x50>
 80087e0:	ebba 0b04 	subs.w	fp, sl, r4
 80087e4:	d00b      	beq.n	80087fe <_svfiprintf_r+0x7a>
 80087e6:	465b      	mov	r3, fp
 80087e8:	4622      	mov	r2, r4
 80087ea:	4629      	mov	r1, r5
 80087ec:	4638      	mov	r0, r7
 80087ee:	f7ff ff6d 	bl	80086cc <__ssputs_r>
 80087f2:	3001      	adds	r0, #1
 80087f4:	f000 80aa 	beq.w	800894c <_svfiprintf_r+0x1c8>
 80087f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087fa:	445a      	add	r2, fp
 80087fc:	9209      	str	r2, [sp, #36]	; 0x24
 80087fe:	f89a 3000 	ldrb.w	r3, [sl]
 8008802:	2b00      	cmp	r3, #0
 8008804:	f000 80a2 	beq.w	800894c <_svfiprintf_r+0x1c8>
 8008808:	2300      	movs	r3, #0
 800880a:	f04f 32ff 	mov.w	r2, #4294967295
 800880e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008812:	f10a 0a01 	add.w	sl, sl, #1
 8008816:	9304      	str	r3, [sp, #16]
 8008818:	9307      	str	r3, [sp, #28]
 800881a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800881e:	931a      	str	r3, [sp, #104]	; 0x68
 8008820:	4654      	mov	r4, sl
 8008822:	2205      	movs	r2, #5
 8008824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008828:	4851      	ldr	r0, [pc, #324]	; (8008970 <_svfiprintf_r+0x1ec>)
 800882a:	f7f7 fcd9 	bl	80001e0 <memchr>
 800882e:	9a04      	ldr	r2, [sp, #16]
 8008830:	b9d8      	cbnz	r0, 800886a <_svfiprintf_r+0xe6>
 8008832:	06d0      	lsls	r0, r2, #27
 8008834:	bf44      	itt	mi
 8008836:	2320      	movmi	r3, #32
 8008838:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800883c:	0711      	lsls	r1, r2, #28
 800883e:	bf44      	itt	mi
 8008840:	232b      	movmi	r3, #43	; 0x2b
 8008842:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008846:	f89a 3000 	ldrb.w	r3, [sl]
 800884a:	2b2a      	cmp	r3, #42	; 0x2a
 800884c:	d015      	beq.n	800887a <_svfiprintf_r+0xf6>
 800884e:	9a07      	ldr	r2, [sp, #28]
 8008850:	4654      	mov	r4, sl
 8008852:	2000      	movs	r0, #0
 8008854:	f04f 0c0a 	mov.w	ip, #10
 8008858:	4621      	mov	r1, r4
 800885a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800885e:	3b30      	subs	r3, #48	; 0x30
 8008860:	2b09      	cmp	r3, #9
 8008862:	d94e      	bls.n	8008902 <_svfiprintf_r+0x17e>
 8008864:	b1b0      	cbz	r0, 8008894 <_svfiprintf_r+0x110>
 8008866:	9207      	str	r2, [sp, #28]
 8008868:	e014      	b.n	8008894 <_svfiprintf_r+0x110>
 800886a:	eba0 0308 	sub.w	r3, r0, r8
 800886e:	fa09 f303 	lsl.w	r3, r9, r3
 8008872:	4313      	orrs	r3, r2
 8008874:	9304      	str	r3, [sp, #16]
 8008876:	46a2      	mov	sl, r4
 8008878:	e7d2      	b.n	8008820 <_svfiprintf_r+0x9c>
 800887a:	9b03      	ldr	r3, [sp, #12]
 800887c:	1d19      	adds	r1, r3, #4
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	9103      	str	r1, [sp, #12]
 8008882:	2b00      	cmp	r3, #0
 8008884:	bfbb      	ittet	lt
 8008886:	425b      	neglt	r3, r3
 8008888:	f042 0202 	orrlt.w	r2, r2, #2
 800888c:	9307      	strge	r3, [sp, #28]
 800888e:	9307      	strlt	r3, [sp, #28]
 8008890:	bfb8      	it	lt
 8008892:	9204      	strlt	r2, [sp, #16]
 8008894:	7823      	ldrb	r3, [r4, #0]
 8008896:	2b2e      	cmp	r3, #46	; 0x2e
 8008898:	d10c      	bne.n	80088b4 <_svfiprintf_r+0x130>
 800889a:	7863      	ldrb	r3, [r4, #1]
 800889c:	2b2a      	cmp	r3, #42	; 0x2a
 800889e:	d135      	bne.n	800890c <_svfiprintf_r+0x188>
 80088a0:	9b03      	ldr	r3, [sp, #12]
 80088a2:	1d1a      	adds	r2, r3, #4
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	9203      	str	r2, [sp, #12]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	bfb8      	it	lt
 80088ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80088b0:	3402      	adds	r4, #2
 80088b2:	9305      	str	r3, [sp, #20]
 80088b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008980 <_svfiprintf_r+0x1fc>
 80088b8:	7821      	ldrb	r1, [r4, #0]
 80088ba:	2203      	movs	r2, #3
 80088bc:	4650      	mov	r0, sl
 80088be:	f7f7 fc8f 	bl	80001e0 <memchr>
 80088c2:	b140      	cbz	r0, 80088d6 <_svfiprintf_r+0x152>
 80088c4:	2340      	movs	r3, #64	; 0x40
 80088c6:	eba0 000a 	sub.w	r0, r0, sl
 80088ca:	fa03 f000 	lsl.w	r0, r3, r0
 80088ce:	9b04      	ldr	r3, [sp, #16]
 80088d0:	4303      	orrs	r3, r0
 80088d2:	3401      	adds	r4, #1
 80088d4:	9304      	str	r3, [sp, #16]
 80088d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088da:	4826      	ldr	r0, [pc, #152]	; (8008974 <_svfiprintf_r+0x1f0>)
 80088dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088e0:	2206      	movs	r2, #6
 80088e2:	f7f7 fc7d 	bl	80001e0 <memchr>
 80088e6:	2800      	cmp	r0, #0
 80088e8:	d038      	beq.n	800895c <_svfiprintf_r+0x1d8>
 80088ea:	4b23      	ldr	r3, [pc, #140]	; (8008978 <_svfiprintf_r+0x1f4>)
 80088ec:	bb1b      	cbnz	r3, 8008936 <_svfiprintf_r+0x1b2>
 80088ee:	9b03      	ldr	r3, [sp, #12]
 80088f0:	3307      	adds	r3, #7
 80088f2:	f023 0307 	bic.w	r3, r3, #7
 80088f6:	3308      	adds	r3, #8
 80088f8:	9303      	str	r3, [sp, #12]
 80088fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088fc:	4433      	add	r3, r6
 80088fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008900:	e767      	b.n	80087d2 <_svfiprintf_r+0x4e>
 8008902:	fb0c 3202 	mla	r2, ip, r2, r3
 8008906:	460c      	mov	r4, r1
 8008908:	2001      	movs	r0, #1
 800890a:	e7a5      	b.n	8008858 <_svfiprintf_r+0xd4>
 800890c:	2300      	movs	r3, #0
 800890e:	3401      	adds	r4, #1
 8008910:	9305      	str	r3, [sp, #20]
 8008912:	4619      	mov	r1, r3
 8008914:	f04f 0c0a 	mov.w	ip, #10
 8008918:	4620      	mov	r0, r4
 800891a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800891e:	3a30      	subs	r2, #48	; 0x30
 8008920:	2a09      	cmp	r2, #9
 8008922:	d903      	bls.n	800892c <_svfiprintf_r+0x1a8>
 8008924:	2b00      	cmp	r3, #0
 8008926:	d0c5      	beq.n	80088b4 <_svfiprintf_r+0x130>
 8008928:	9105      	str	r1, [sp, #20]
 800892a:	e7c3      	b.n	80088b4 <_svfiprintf_r+0x130>
 800892c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008930:	4604      	mov	r4, r0
 8008932:	2301      	movs	r3, #1
 8008934:	e7f0      	b.n	8008918 <_svfiprintf_r+0x194>
 8008936:	ab03      	add	r3, sp, #12
 8008938:	9300      	str	r3, [sp, #0]
 800893a:	462a      	mov	r2, r5
 800893c:	4b0f      	ldr	r3, [pc, #60]	; (800897c <_svfiprintf_r+0x1f8>)
 800893e:	a904      	add	r1, sp, #16
 8008940:	4638      	mov	r0, r7
 8008942:	f3af 8000 	nop.w
 8008946:	1c42      	adds	r2, r0, #1
 8008948:	4606      	mov	r6, r0
 800894a:	d1d6      	bne.n	80088fa <_svfiprintf_r+0x176>
 800894c:	89ab      	ldrh	r3, [r5, #12]
 800894e:	065b      	lsls	r3, r3, #25
 8008950:	f53f af2c 	bmi.w	80087ac <_svfiprintf_r+0x28>
 8008954:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008956:	b01d      	add	sp, #116	; 0x74
 8008958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800895c:	ab03      	add	r3, sp, #12
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	462a      	mov	r2, r5
 8008962:	4b06      	ldr	r3, [pc, #24]	; (800897c <_svfiprintf_r+0x1f8>)
 8008964:	a904      	add	r1, sp, #16
 8008966:	4638      	mov	r0, r7
 8008968:	f000 f87a 	bl	8008a60 <_printf_i>
 800896c:	e7eb      	b.n	8008946 <_svfiprintf_r+0x1c2>
 800896e:	bf00      	nop
 8008970:	08008ed0 	.word	0x08008ed0
 8008974:	08008eda 	.word	0x08008eda
 8008978:	00000000 	.word	0x00000000
 800897c:	080086cd 	.word	0x080086cd
 8008980:	08008ed6 	.word	0x08008ed6

08008984 <_printf_common>:
 8008984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008988:	4616      	mov	r6, r2
 800898a:	4699      	mov	r9, r3
 800898c:	688a      	ldr	r2, [r1, #8]
 800898e:	690b      	ldr	r3, [r1, #16]
 8008990:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008994:	4293      	cmp	r3, r2
 8008996:	bfb8      	it	lt
 8008998:	4613      	movlt	r3, r2
 800899a:	6033      	str	r3, [r6, #0]
 800899c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089a0:	4607      	mov	r7, r0
 80089a2:	460c      	mov	r4, r1
 80089a4:	b10a      	cbz	r2, 80089aa <_printf_common+0x26>
 80089a6:	3301      	adds	r3, #1
 80089a8:	6033      	str	r3, [r6, #0]
 80089aa:	6823      	ldr	r3, [r4, #0]
 80089ac:	0699      	lsls	r1, r3, #26
 80089ae:	bf42      	ittt	mi
 80089b0:	6833      	ldrmi	r3, [r6, #0]
 80089b2:	3302      	addmi	r3, #2
 80089b4:	6033      	strmi	r3, [r6, #0]
 80089b6:	6825      	ldr	r5, [r4, #0]
 80089b8:	f015 0506 	ands.w	r5, r5, #6
 80089bc:	d106      	bne.n	80089cc <_printf_common+0x48>
 80089be:	f104 0a19 	add.w	sl, r4, #25
 80089c2:	68e3      	ldr	r3, [r4, #12]
 80089c4:	6832      	ldr	r2, [r6, #0]
 80089c6:	1a9b      	subs	r3, r3, r2
 80089c8:	42ab      	cmp	r3, r5
 80089ca:	dc26      	bgt.n	8008a1a <_printf_common+0x96>
 80089cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80089d0:	1e13      	subs	r3, r2, #0
 80089d2:	6822      	ldr	r2, [r4, #0]
 80089d4:	bf18      	it	ne
 80089d6:	2301      	movne	r3, #1
 80089d8:	0692      	lsls	r2, r2, #26
 80089da:	d42b      	bmi.n	8008a34 <_printf_common+0xb0>
 80089dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089e0:	4649      	mov	r1, r9
 80089e2:	4638      	mov	r0, r7
 80089e4:	47c0      	blx	r8
 80089e6:	3001      	adds	r0, #1
 80089e8:	d01e      	beq.n	8008a28 <_printf_common+0xa4>
 80089ea:	6823      	ldr	r3, [r4, #0]
 80089ec:	68e5      	ldr	r5, [r4, #12]
 80089ee:	6832      	ldr	r2, [r6, #0]
 80089f0:	f003 0306 	and.w	r3, r3, #6
 80089f4:	2b04      	cmp	r3, #4
 80089f6:	bf08      	it	eq
 80089f8:	1aad      	subeq	r5, r5, r2
 80089fa:	68a3      	ldr	r3, [r4, #8]
 80089fc:	6922      	ldr	r2, [r4, #16]
 80089fe:	bf0c      	ite	eq
 8008a00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a04:	2500      	movne	r5, #0
 8008a06:	4293      	cmp	r3, r2
 8008a08:	bfc4      	itt	gt
 8008a0a:	1a9b      	subgt	r3, r3, r2
 8008a0c:	18ed      	addgt	r5, r5, r3
 8008a0e:	2600      	movs	r6, #0
 8008a10:	341a      	adds	r4, #26
 8008a12:	42b5      	cmp	r5, r6
 8008a14:	d11a      	bne.n	8008a4c <_printf_common+0xc8>
 8008a16:	2000      	movs	r0, #0
 8008a18:	e008      	b.n	8008a2c <_printf_common+0xa8>
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	4652      	mov	r2, sl
 8008a1e:	4649      	mov	r1, r9
 8008a20:	4638      	mov	r0, r7
 8008a22:	47c0      	blx	r8
 8008a24:	3001      	adds	r0, #1
 8008a26:	d103      	bne.n	8008a30 <_printf_common+0xac>
 8008a28:	f04f 30ff 	mov.w	r0, #4294967295
 8008a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a30:	3501      	adds	r5, #1
 8008a32:	e7c6      	b.n	80089c2 <_printf_common+0x3e>
 8008a34:	18e1      	adds	r1, r4, r3
 8008a36:	1c5a      	adds	r2, r3, #1
 8008a38:	2030      	movs	r0, #48	; 0x30
 8008a3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a3e:	4422      	add	r2, r4
 8008a40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a48:	3302      	adds	r3, #2
 8008a4a:	e7c7      	b.n	80089dc <_printf_common+0x58>
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	4622      	mov	r2, r4
 8008a50:	4649      	mov	r1, r9
 8008a52:	4638      	mov	r0, r7
 8008a54:	47c0      	blx	r8
 8008a56:	3001      	adds	r0, #1
 8008a58:	d0e6      	beq.n	8008a28 <_printf_common+0xa4>
 8008a5a:	3601      	adds	r6, #1
 8008a5c:	e7d9      	b.n	8008a12 <_printf_common+0x8e>
	...

08008a60 <_printf_i>:
 8008a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a64:	7e0f      	ldrb	r7, [r1, #24]
 8008a66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a68:	2f78      	cmp	r7, #120	; 0x78
 8008a6a:	4691      	mov	r9, r2
 8008a6c:	4680      	mov	r8, r0
 8008a6e:	460c      	mov	r4, r1
 8008a70:	469a      	mov	sl, r3
 8008a72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a76:	d807      	bhi.n	8008a88 <_printf_i+0x28>
 8008a78:	2f62      	cmp	r7, #98	; 0x62
 8008a7a:	d80a      	bhi.n	8008a92 <_printf_i+0x32>
 8008a7c:	2f00      	cmp	r7, #0
 8008a7e:	f000 80d8 	beq.w	8008c32 <_printf_i+0x1d2>
 8008a82:	2f58      	cmp	r7, #88	; 0x58
 8008a84:	f000 80a3 	beq.w	8008bce <_printf_i+0x16e>
 8008a88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a90:	e03a      	b.n	8008b08 <_printf_i+0xa8>
 8008a92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a96:	2b15      	cmp	r3, #21
 8008a98:	d8f6      	bhi.n	8008a88 <_printf_i+0x28>
 8008a9a:	a101      	add	r1, pc, #4	; (adr r1, 8008aa0 <_printf_i+0x40>)
 8008a9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008aa0:	08008af9 	.word	0x08008af9
 8008aa4:	08008b0d 	.word	0x08008b0d
 8008aa8:	08008a89 	.word	0x08008a89
 8008aac:	08008a89 	.word	0x08008a89
 8008ab0:	08008a89 	.word	0x08008a89
 8008ab4:	08008a89 	.word	0x08008a89
 8008ab8:	08008b0d 	.word	0x08008b0d
 8008abc:	08008a89 	.word	0x08008a89
 8008ac0:	08008a89 	.word	0x08008a89
 8008ac4:	08008a89 	.word	0x08008a89
 8008ac8:	08008a89 	.word	0x08008a89
 8008acc:	08008c19 	.word	0x08008c19
 8008ad0:	08008b3d 	.word	0x08008b3d
 8008ad4:	08008bfb 	.word	0x08008bfb
 8008ad8:	08008a89 	.word	0x08008a89
 8008adc:	08008a89 	.word	0x08008a89
 8008ae0:	08008c3b 	.word	0x08008c3b
 8008ae4:	08008a89 	.word	0x08008a89
 8008ae8:	08008b3d 	.word	0x08008b3d
 8008aec:	08008a89 	.word	0x08008a89
 8008af0:	08008a89 	.word	0x08008a89
 8008af4:	08008c03 	.word	0x08008c03
 8008af8:	682b      	ldr	r3, [r5, #0]
 8008afa:	1d1a      	adds	r2, r3, #4
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	602a      	str	r2, [r5, #0]
 8008b00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b08:	2301      	movs	r3, #1
 8008b0a:	e0a3      	b.n	8008c54 <_printf_i+0x1f4>
 8008b0c:	6820      	ldr	r0, [r4, #0]
 8008b0e:	6829      	ldr	r1, [r5, #0]
 8008b10:	0606      	lsls	r6, r0, #24
 8008b12:	f101 0304 	add.w	r3, r1, #4
 8008b16:	d50a      	bpl.n	8008b2e <_printf_i+0xce>
 8008b18:	680e      	ldr	r6, [r1, #0]
 8008b1a:	602b      	str	r3, [r5, #0]
 8008b1c:	2e00      	cmp	r6, #0
 8008b1e:	da03      	bge.n	8008b28 <_printf_i+0xc8>
 8008b20:	232d      	movs	r3, #45	; 0x2d
 8008b22:	4276      	negs	r6, r6
 8008b24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b28:	485e      	ldr	r0, [pc, #376]	; (8008ca4 <_printf_i+0x244>)
 8008b2a:	230a      	movs	r3, #10
 8008b2c:	e019      	b.n	8008b62 <_printf_i+0x102>
 8008b2e:	680e      	ldr	r6, [r1, #0]
 8008b30:	602b      	str	r3, [r5, #0]
 8008b32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008b36:	bf18      	it	ne
 8008b38:	b236      	sxthne	r6, r6
 8008b3a:	e7ef      	b.n	8008b1c <_printf_i+0xbc>
 8008b3c:	682b      	ldr	r3, [r5, #0]
 8008b3e:	6820      	ldr	r0, [r4, #0]
 8008b40:	1d19      	adds	r1, r3, #4
 8008b42:	6029      	str	r1, [r5, #0]
 8008b44:	0601      	lsls	r1, r0, #24
 8008b46:	d501      	bpl.n	8008b4c <_printf_i+0xec>
 8008b48:	681e      	ldr	r6, [r3, #0]
 8008b4a:	e002      	b.n	8008b52 <_printf_i+0xf2>
 8008b4c:	0646      	lsls	r6, r0, #25
 8008b4e:	d5fb      	bpl.n	8008b48 <_printf_i+0xe8>
 8008b50:	881e      	ldrh	r6, [r3, #0]
 8008b52:	4854      	ldr	r0, [pc, #336]	; (8008ca4 <_printf_i+0x244>)
 8008b54:	2f6f      	cmp	r7, #111	; 0x6f
 8008b56:	bf0c      	ite	eq
 8008b58:	2308      	moveq	r3, #8
 8008b5a:	230a      	movne	r3, #10
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b62:	6865      	ldr	r5, [r4, #4]
 8008b64:	60a5      	str	r5, [r4, #8]
 8008b66:	2d00      	cmp	r5, #0
 8008b68:	bfa2      	ittt	ge
 8008b6a:	6821      	ldrge	r1, [r4, #0]
 8008b6c:	f021 0104 	bicge.w	r1, r1, #4
 8008b70:	6021      	strge	r1, [r4, #0]
 8008b72:	b90e      	cbnz	r6, 8008b78 <_printf_i+0x118>
 8008b74:	2d00      	cmp	r5, #0
 8008b76:	d04d      	beq.n	8008c14 <_printf_i+0x1b4>
 8008b78:	4615      	mov	r5, r2
 8008b7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b7e:	fb03 6711 	mls	r7, r3, r1, r6
 8008b82:	5dc7      	ldrb	r7, [r0, r7]
 8008b84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008b88:	4637      	mov	r7, r6
 8008b8a:	42bb      	cmp	r3, r7
 8008b8c:	460e      	mov	r6, r1
 8008b8e:	d9f4      	bls.n	8008b7a <_printf_i+0x11a>
 8008b90:	2b08      	cmp	r3, #8
 8008b92:	d10b      	bne.n	8008bac <_printf_i+0x14c>
 8008b94:	6823      	ldr	r3, [r4, #0]
 8008b96:	07de      	lsls	r6, r3, #31
 8008b98:	d508      	bpl.n	8008bac <_printf_i+0x14c>
 8008b9a:	6923      	ldr	r3, [r4, #16]
 8008b9c:	6861      	ldr	r1, [r4, #4]
 8008b9e:	4299      	cmp	r1, r3
 8008ba0:	bfde      	ittt	le
 8008ba2:	2330      	movle	r3, #48	; 0x30
 8008ba4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008ba8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008bac:	1b52      	subs	r2, r2, r5
 8008bae:	6122      	str	r2, [r4, #16]
 8008bb0:	f8cd a000 	str.w	sl, [sp]
 8008bb4:	464b      	mov	r3, r9
 8008bb6:	aa03      	add	r2, sp, #12
 8008bb8:	4621      	mov	r1, r4
 8008bba:	4640      	mov	r0, r8
 8008bbc:	f7ff fee2 	bl	8008984 <_printf_common>
 8008bc0:	3001      	adds	r0, #1
 8008bc2:	d14c      	bne.n	8008c5e <_printf_i+0x1fe>
 8008bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc8:	b004      	add	sp, #16
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	4835      	ldr	r0, [pc, #212]	; (8008ca4 <_printf_i+0x244>)
 8008bd0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008bd4:	6829      	ldr	r1, [r5, #0]
 8008bd6:	6823      	ldr	r3, [r4, #0]
 8008bd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8008bdc:	6029      	str	r1, [r5, #0]
 8008bde:	061d      	lsls	r5, r3, #24
 8008be0:	d514      	bpl.n	8008c0c <_printf_i+0x1ac>
 8008be2:	07df      	lsls	r7, r3, #31
 8008be4:	bf44      	itt	mi
 8008be6:	f043 0320 	orrmi.w	r3, r3, #32
 8008bea:	6023      	strmi	r3, [r4, #0]
 8008bec:	b91e      	cbnz	r6, 8008bf6 <_printf_i+0x196>
 8008bee:	6823      	ldr	r3, [r4, #0]
 8008bf0:	f023 0320 	bic.w	r3, r3, #32
 8008bf4:	6023      	str	r3, [r4, #0]
 8008bf6:	2310      	movs	r3, #16
 8008bf8:	e7b0      	b.n	8008b5c <_printf_i+0xfc>
 8008bfa:	6823      	ldr	r3, [r4, #0]
 8008bfc:	f043 0320 	orr.w	r3, r3, #32
 8008c00:	6023      	str	r3, [r4, #0]
 8008c02:	2378      	movs	r3, #120	; 0x78
 8008c04:	4828      	ldr	r0, [pc, #160]	; (8008ca8 <_printf_i+0x248>)
 8008c06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c0a:	e7e3      	b.n	8008bd4 <_printf_i+0x174>
 8008c0c:	0659      	lsls	r1, r3, #25
 8008c0e:	bf48      	it	mi
 8008c10:	b2b6      	uxthmi	r6, r6
 8008c12:	e7e6      	b.n	8008be2 <_printf_i+0x182>
 8008c14:	4615      	mov	r5, r2
 8008c16:	e7bb      	b.n	8008b90 <_printf_i+0x130>
 8008c18:	682b      	ldr	r3, [r5, #0]
 8008c1a:	6826      	ldr	r6, [r4, #0]
 8008c1c:	6961      	ldr	r1, [r4, #20]
 8008c1e:	1d18      	adds	r0, r3, #4
 8008c20:	6028      	str	r0, [r5, #0]
 8008c22:	0635      	lsls	r5, r6, #24
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	d501      	bpl.n	8008c2c <_printf_i+0x1cc>
 8008c28:	6019      	str	r1, [r3, #0]
 8008c2a:	e002      	b.n	8008c32 <_printf_i+0x1d2>
 8008c2c:	0670      	lsls	r0, r6, #25
 8008c2e:	d5fb      	bpl.n	8008c28 <_printf_i+0x1c8>
 8008c30:	8019      	strh	r1, [r3, #0]
 8008c32:	2300      	movs	r3, #0
 8008c34:	6123      	str	r3, [r4, #16]
 8008c36:	4615      	mov	r5, r2
 8008c38:	e7ba      	b.n	8008bb0 <_printf_i+0x150>
 8008c3a:	682b      	ldr	r3, [r5, #0]
 8008c3c:	1d1a      	adds	r2, r3, #4
 8008c3e:	602a      	str	r2, [r5, #0]
 8008c40:	681d      	ldr	r5, [r3, #0]
 8008c42:	6862      	ldr	r2, [r4, #4]
 8008c44:	2100      	movs	r1, #0
 8008c46:	4628      	mov	r0, r5
 8008c48:	f7f7 faca 	bl	80001e0 <memchr>
 8008c4c:	b108      	cbz	r0, 8008c52 <_printf_i+0x1f2>
 8008c4e:	1b40      	subs	r0, r0, r5
 8008c50:	6060      	str	r0, [r4, #4]
 8008c52:	6863      	ldr	r3, [r4, #4]
 8008c54:	6123      	str	r3, [r4, #16]
 8008c56:	2300      	movs	r3, #0
 8008c58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c5c:	e7a8      	b.n	8008bb0 <_printf_i+0x150>
 8008c5e:	6923      	ldr	r3, [r4, #16]
 8008c60:	462a      	mov	r2, r5
 8008c62:	4649      	mov	r1, r9
 8008c64:	4640      	mov	r0, r8
 8008c66:	47d0      	blx	sl
 8008c68:	3001      	adds	r0, #1
 8008c6a:	d0ab      	beq.n	8008bc4 <_printf_i+0x164>
 8008c6c:	6823      	ldr	r3, [r4, #0]
 8008c6e:	079b      	lsls	r3, r3, #30
 8008c70:	d413      	bmi.n	8008c9a <_printf_i+0x23a>
 8008c72:	68e0      	ldr	r0, [r4, #12]
 8008c74:	9b03      	ldr	r3, [sp, #12]
 8008c76:	4298      	cmp	r0, r3
 8008c78:	bfb8      	it	lt
 8008c7a:	4618      	movlt	r0, r3
 8008c7c:	e7a4      	b.n	8008bc8 <_printf_i+0x168>
 8008c7e:	2301      	movs	r3, #1
 8008c80:	4632      	mov	r2, r6
 8008c82:	4649      	mov	r1, r9
 8008c84:	4640      	mov	r0, r8
 8008c86:	47d0      	blx	sl
 8008c88:	3001      	adds	r0, #1
 8008c8a:	d09b      	beq.n	8008bc4 <_printf_i+0x164>
 8008c8c:	3501      	adds	r5, #1
 8008c8e:	68e3      	ldr	r3, [r4, #12]
 8008c90:	9903      	ldr	r1, [sp, #12]
 8008c92:	1a5b      	subs	r3, r3, r1
 8008c94:	42ab      	cmp	r3, r5
 8008c96:	dcf2      	bgt.n	8008c7e <_printf_i+0x21e>
 8008c98:	e7eb      	b.n	8008c72 <_printf_i+0x212>
 8008c9a:	2500      	movs	r5, #0
 8008c9c:	f104 0619 	add.w	r6, r4, #25
 8008ca0:	e7f5      	b.n	8008c8e <_printf_i+0x22e>
 8008ca2:	bf00      	nop
 8008ca4:	08008ee1 	.word	0x08008ee1
 8008ca8:	08008ef2 	.word	0x08008ef2

08008cac <memmove>:
 8008cac:	4288      	cmp	r0, r1
 8008cae:	b510      	push	{r4, lr}
 8008cb0:	eb01 0402 	add.w	r4, r1, r2
 8008cb4:	d902      	bls.n	8008cbc <memmove+0x10>
 8008cb6:	4284      	cmp	r4, r0
 8008cb8:	4623      	mov	r3, r4
 8008cba:	d807      	bhi.n	8008ccc <memmove+0x20>
 8008cbc:	1e43      	subs	r3, r0, #1
 8008cbe:	42a1      	cmp	r1, r4
 8008cc0:	d008      	beq.n	8008cd4 <memmove+0x28>
 8008cc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008cca:	e7f8      	b.n	8008cbe <memmove+0x12>
 8008ccc:	4402      	add	r2, r0
 8008cce:	4601      	mov	r1, r0
 8008cd0:	428a      	cmp	r2, r1
 8008cd2:	d100      	bne.n	8008cd6 <memmove+0x2a>
 8008cd4:	bd10      	pop	{r4, pc}
 8008cd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008cda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008cde:	e7f7      	b.n	8008cd0 <memmove+0x24>

08008ce0 <_realloc_r>:
 8008ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ce4:	4680      	mov	r8, r0
 8008ce6:	4614      	mov	r4, r2
 8008ce8:	460e      	mov	r6, r1
 8008cea:	b921      	cbnz	r1, 8008cf6 <_realloc_r+0x16>
 8008cec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf0:	4611      	mov	r1, r2
 8008cf2:	f7ff bbb1 	b.w	8008458 <_malloc_r>
 8008cf6:	b92a      	cbnz	r2, 8008d04 <_realloc_r+0x24>
 8008cf8:	f7ff fb42 	bl	8008380 <_free_r>
 8008cfc:	4625      	mov	r5, r4
 8008cfe:	4628      	mov	r0, r5
 8008d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d04:	f000 f81b 	bl	8008d3e <_malloc_usable_size_r>
 8008d08:	4284      	cmp	r4, r0
 8008d0a:	4607      	mov	r7, r0
 8008d0c:	d802      	bhi.n	8008d14 <_realloc_r+0x34>
 8008d0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d12:	d812      	bhi.n	8008d3a <_realloc_r+0x5a>
 8008d14:	4621      	mov	r1, r4
 8008d16:	4640      	mov	r0, r8
 8008d18:	f7ff fb9e 	bl	8008458 <_malloc_r>
 8008d1c:	4605      	mov	r5, r0
 8008d1e:	2800      	cmp	r0, #0
 8008d20:	d0ed      	beq.n	8008cfe <_realloc_r+0x1e>
 8008d22:	42bc      	cmp	r4, r7
 8008d24:	4622      	mov	r2, r4
 8008d26:	4631      	mov	r1, r6
 8008d28:	bf28      	it	cs
 8008d2a:	463a      	movcs	r2, r7
 8008d2c:	f7ff fb12 	bl	8008354 <memcpy>
 8008d30:	4631      	mov	r1, r6
 8008d32:	4640      	mov	r0, r8
 8008d34:	f7ff fb24 	bl	8008380 <_free_r>
 8008d38:	e7e1      	b.n	8008cfe <_realloc_r+0x1e>
 8008d3a:	4635      	mov	r5, r6
 8008d3c:	e7df      	b.n	8008cfe <_realloc_r+0x1e>

08008d3e <_malloc_usable_size_r>:
 8008d3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d42:	1f18      	subs	r0, r3, #4
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	bfbc      	itt	lt
 8008d48:	580b      	ldrlt	r3, [r1, r0]
 8008d4a:	18c0      	addlt	r0, r0, r3
 8008d4c:	4770      	bx	lr
	...

08008d50 <_init>:
 8008d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d52:	bf00      	nop
 8008d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d56:	bc08      	pop	{r3}
 8008d58:	469e      	mov	lr, r3
 8008d5a:	4770      	bx	lr

08008d5c <_fini>:
 8008d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d5e:	bf00      	nop
 8008d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d62:	bc08      	pop	{r3}
 8008d64:	469e      	mov	lr, r3
 8008d66:	4770      	bx	lr
