<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="uart_with_fifo_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="uart_with_fifo_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="220.201 ns"></ZoomEndTime>
      <Cursor1Time time="105.100 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="248"></NameColumnWidth>
      <ValueColumnWidth column_width="94"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="19" />
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/clk_in" type="logic">
      <obj_property name="ElementShortName">clk_in</obj_property>
      <obj_property name="ObjectShortName">clk_in</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/rx" type="logic">
      <obj_property name="ElementShortName">rx</obj_property>
      <obj_property name="ObjectShortName">rx</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/tx" type="logic">
      <obj_property name="ElementShortName">tx</obj_property>
      <obj_property name="ObjectShortName">tx</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/tx_data_in" type="array">
      <obj_property name="ElementShortName">tx_data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">tx_data_in[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/tx_data_vld" type="logic">
      <obj_property name="ElementShortName">tx_data_vld</obj_property>
      <obj_property name="ObjectShortName">tx_data_vld</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/tx_rdy" type="logic">
      <obj_property name="ElementShortName">tx_rdy</obj_property>
      <obj_property name="ObjectShortName">tx_rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/rx_rdy" type="logic">
      <obj_property name="ElementShortName">rx_rdy</obj_property>
      <obj_property name="ObjectShortName">rx_rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/rx_data_out" type="array">
      <obj_property name="ElementShortName">rx_data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">rx_data_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/rx_data_vld" type="logic">
      <obj_property name="ElementShortName">rx_data_vld</obj_property>
      <obj_property name="ObjectShortName">rx_data_vld</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/tx_rd_en" type="logic">
      <obj_property name="ElementShortName">tx_rd_en</obj_property>
      <obj_property name="ObjectShortName">tx_rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/tx_data" type="array">
      <obj_property name="ElementShortName">tx_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">tx_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/tx_fifo_full" type="logic">
      <obj_property name="ElementShortName">tx_fifo_full</obj_property>
      <obj_property name="ObjectShortName">tx_fifo_full</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/tx_fifo_empty" type="logic">
      <obj_property name="ElementShortName">tx_fifo_empty</obj_property>
      <obj_property name="ObjectShortName">tx_fifo_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/CLK_FREQUENCE" type="array">
      <obj_property name="ElementShortName">CLK_FREQUENCE[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLK_FREQUENCE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/BAUD_RATE" type="array">
      <obj_property name="ElementShortName">BAUD_RATE[31:0]</obj_property>
      <obj_property name="ObjectShortName">BAUD_RATE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/DATA_WIDTH" type="array">
      <obj_property name="ElementShortName">DATA_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DATA_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group1013" type="group">
      <obj_property name="label">tx_fifo</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/rst" type="logic">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/din" type="array">
         <obj_property name="ElementShortName">din[7:0]</obj_property>
         <obj_property name="ObjectShortName">din[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/wr_en" type="logic">
         <obj_property name="ElementShortName">wr_en</obj_property>
         <obj_property name="ObjectShortName">wr_en</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/rd_en" type="logic">
         <obj_property name="ElementShortName">rd_en</obj_property>
         <obj_property name="ObjectShortName">rd_en</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/dout" type="array">
         <obj_property name="ElementShortName">dout[7:0]</obj_property>
         <obj_property name="ObjectShortName">dout[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/full" type="logic">
         <obj_property name="ElementShortName">full</obj_property>
         <obj_property name="ObjectShortName">full</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/empty" type="logic">
         <obj_property name="ElementShortName">empty</obj_property>
         <obj_property name="ObjectShortName">empty</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/wr_rst_busy" type="logic">
         <obj_property name="ElementShortName">wr_rst_busy</obj_property>
         <obj_property name="ObjectShortName">wr_rst_busy</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_fifo_sync_0_tx/rd_rst_busy" type="logic">
         <obj_property name="ElementShortName">rd_rst_busy</obj_property>
         <obj_property name="ObjectShortName">rd_rst_busy</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group1036" type="group">
      <obj_property name="label">uart_tx</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/clk_in" type="logic">
         <obj_property name="ElementShortName">clk_in</obj_property>
         <obj_property name="ObjectShortName">clk_in</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/rst_n" type="logic">
         <obj_property name="ElementShortName">rst_n</obj_property>
         <obj_property name="ObjectShortName">rst_n</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/data_in" type="array">
         <obj_property name="ElementShortName">data_in[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/fifo_empty_in" type="logic">
         <obj_property name="ElementShortName">fifo_empty_in</obj_property>
         <obj_property name="ObjectShortName">fifo_empty_in</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/tx" type="logic">
         <obj_property name="ElementShortName">tx</obj_property>
         <obj_property name="ObjectShortName">tx</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/tx_rd_en" type="logic">
         <obj_property name="ElementShortName">tx_rd_en</obj_property>
         <obj_property name="ObjectShortName">tx_rd_en</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/state_current" type="array">
         <obj_property name="ElementShortName">state_current[3:0]</obj_property>
         <obj_property name="ObjectShortName">state_current[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/state_next" type="array">
         <obj_property name="ElementShortName">state_next[3:0]</obj_property>
         <obj_property name="ObjectShortName">state_next[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/data_shift" type="array">
         <obj_property name="ElementShortName">data_shift[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_shift[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/bps_clk" type="logic">
         <obj_property name="ElementShortName">bps_clk</obj_property>
         <obj_property name="ObjectShortName">bps_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/bit_cnt" type="array">
         <obj_property name="ElementShortName">bit_cnt[3:0]</obj_property>
         <obj_property name="ObjectShortName">bit_cnt[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/add_cnt" type="logic">
         <obj_property name="ElementShortName">add_cnt</obj_property>
         <obj_property name="ObjectShortName">add_cnt</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/end_cnt" type="logic">
         <obj_property name="ElementShortName">end_cnt</obj_property>
         <obj_property name="ObjectShortName">end_cnt</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/tx_r" type="logic">
         <obj_property name="ElementShortName">tx_r</obj_property>
         <obj_property name="ObjectShortName">tx_r</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/CLK_FREQUENCE" type="array">
         <obj_property name="ElementShortName">CLK_FREQUENCE[31:0]</obj_property>
         <obj_property name="ObjectShortName">CLK_FREQUENCE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/BAUD_RATE" type="array">
         <obj_property name="ElementShortName">BAUD_RATE[31:0]</obj_property>
         <obj_property name="ObjectShortName">BAUD_RATE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/DATA_WIDTH" type="array">
         <obj_property name="ElementShortName">DATA_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/STATE_IDLE" type="array">
         <obj_property name="ElementShortName">STATE_IDLE[3:0]</obj_property>
         <obj_property name="ObjectShortName">STATE_IDLE[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/STATE_START" type="array">
         <obj_property name="ElementShortName">STATE_START[3:0]</obj_property>
         <obj_property name="ObjectShortName">STATE_START[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/STATE_DATA" type="array">
         <obj_property name="ElementShortName">STATE_DATA[3:0]</obj_property>
         <obj_property name="ObjectShortName">STATE_DATA[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/STATE_STOP" type="array">
         <obj_property name="ElementShortName">STATE_STOP[3:0]</obj_property>
         <obj_property name="ObjectShortName">STATE_STOP[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/uart_with_fifo_tb/U_UART_WITH_FIFO_0/u_uart_tx_0/bps_clk_en" type="logic">
         <obj_property name="ElementShortName">bps_clk_en</obj_property>
         <obj_property name="ObjectShortName">bps_clk_en</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
