#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff19bf04220 .scope module, "counter" "counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST_X"
    .port_info 2 /OUTPUT 4 "cnt"
o0x7ff19be32008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff19bf04430_0 .net "CLK", 0 0, o0x7ff19be32008;  0 drivers
o0x7ff19be32038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff19bf144e0_0 .net "RST_X", 0 0, o0x7ff19be32038;  0 drivers
v0x7ff19bf14580_0 .var "cnt", 3 0;
E_0x7ff19bf043e0 .event posedge, v0x7ff19bf04430_0;
    .scope S_0x7ff19bf04220;
T_0 ;
    %wait E_0x7ff19bf043e0;
    %load/vec4 v0x7ff19bf144e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff19bf14580_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff19bf14580_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff19bf14580_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "counter.v";
