Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Sep 28 15:21:46 2015
| Host         : Austin-MBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    23 |
| Minimum Number of register sites lost to control set restrictions |    84 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------+----------------------------------------+------------------+----------------+
|               Clock Signal               |         Enable Signal        |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+------------------------------+----------------------------------------+------------------+----------------+
|  sequencer_map/flag_15_reg/G0            |                              |                                        |                1 |              1 |
|  test_count_BUFG[2]                      |                              | sequencer_map/ltOp                     |                1 |              1 |
| ~sequencer_map/counter_for_logic[2]      |                              |                                        |                1 |              1 |
|  sequencer_map/flag_00                   |                              | sequencer_map/ltOp_0                   |                1 |              1 |
|  sequencer_map/FLAG_an2_out              |                              |                                        |                1 |              1 |
|  sequencer_map/test_count_reg[2]_i_1_n_0 |                              |                                        |                2 |              3 |
|  sequencer_map/test_count_reg[2]_i_1_n_0 |                              | BTNC_IBUF                              |                2 |              3 |
|  divider_map/O28[0]                      |                              |                                        |                2 |              3 |
|  sequencer_map/SEG[2]_9[0]               |                              |                                        |                1 |              4 |
|  sequencer_map/SEG[2]_6[0]               |                              |                                        |                1 |              4 |
|  sequencer_map/SEG[2]_4[0]               |                              |                                        |                1 |              4 |
|  sequencer_map/SEG[2]_11[0]              |                              |                                        |                3 |              4 |
|  sequencer_map/SEG[2]_10[0]              |                              |                                        |                2 |              4 |
|  sequencer_map/SEG[2]_1[0]               |                              |                                        |                1 |              4 |
|  CLK_OUT_SLOW_BUFG                       | sequencer_map/state_counter0 | sequencer_map/state_counter[4]_i_3_n_0 |                2 |              5 |
|  sequencer_map/E[0]                      |                              |                                        |                2 |              6 |
|  sequencer_map/SEG[2]_8[0]               |                              |                                        |                5 |              8 |
|  sequencer_map/SEG[2]_7[0]               |                              |                                        |                5 |              8 |
|  sequencer_map/SEG[2]_5[0]               |                              |                                        |                4 |              8 |
|  sequencer_map/SEG[2]_2[0]               |                              |                                        |                4 |              8 |
|  sequencer_map/SEG[2]_12[0]              |                              |                                        |                4 |              8 |
|  CLK_IN_IBUF_BUFG                        |                              |                                        |                7 |             27 |
|  CLK_OUT_SLOW_BUFG                       | logic_map/review[0]_i_1_n_0  |                                        |                8 |             32 |
+------------------------------------------+------------------------------+----------------------------------------+------------------+----------------+


