Flow report for verilog-uart
Sun Nov 17 00:40:25 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Sun Nov 17 00:40:25 2019       ;
; Quartus Prime Version ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name         ; verilog-uart                                ;
; Top-level Entity Name ; entry                                       ;
; Family                ; MAX II                                      ;
; Device                ; EPM240T100C5                                ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 52 / 240 ( 22 % )                           ;
; Total pins            ; 3 / 80 ( 4 % )                              ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/17/2019 00:38:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; verilog-uart        ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                  ;
+---------------------------------------+--------------------------------+---------------+-------------+------------+
; Assignment Name                       ; Value                          ; Default Value ; Entity Name ; Section Id ;
+---------------------------------------+--------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID                 ; 79349036680531.157394030000672 ; --            ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP                ; 85                             ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP                ; 0                              ; --            ; --          ; --         ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                           ; --            ; --          ; --         ;
; POWER_PRESET_COOLING_SOLUTION         ; No Heat Sink With Still Air    ; --            ; --          ; --         ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                   ; --            ; --          ; --         ;
; TOP_LEVEL_ENTITY                      ; entry                          ; verilog-uart  ; --          ; --         ;
+---------------------------------------+--------------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:14     ; 1.0                     ; 4692 MB             ; 00:00:31                           ;
; Fitter               ; 00:00:02     ; 1.0                     ; 4978 MB             ; 00:00:02                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 4643 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4637 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4596 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4605 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4596 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4604 MB             ; 00:00:01                           ;
; Total                ; 00:00:22     ; --                      ; --                  ; 00:00:39                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-JI6JOVHS  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; LAPTOP-JI6JOVHS  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; LAPTOP-JI6JOVHS  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; LAPTOP-JI6JOVHS  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-JI6JOVHS  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-JI6JOVHS  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-JI6JOVHS  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-JI6JOVHS  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off verilog-uart -c verilog-uart
quartus_fit --read_settings_files=off --write_settings_files=off verilog-uart -c verilog-uart
quartus_asm --read_settings_files=off --write_settings_files=off verilog-uart -c verilog-uart
quartus_sta verilog-uart -c verilog-uart
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off verilog-uart -c verilog-uart --vector_source=C:/Github/verilog-uart/Waveform.vwf --testbench_file=C:/Github/verilog-uart/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Github/verilog-uart/simulation/qsim/ verilog-uart -c verilog-uart
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off verilog-uart -c verilog-uart --vector_source=C:/Github/verilog-uart/Waveform.vwf --testbench_file=C:/Github/verilog-uart/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Github/verilog-uart/simulation/qsim/ verilog-uart -c verilog-uart



