<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p213" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_213{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_213{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_213{left:645px;bottom:1141px;letter-spacing:-0.14px;}
#t4_213{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_213{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_213{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t7_213{left:70px;bottom:1030px;letter-spacing:-0.19px;word-spacing:-0.9px;}
#t8_213{left:70px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_213{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_213{left:70px;bottom:972px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tb_213{left:70px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_213{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_213{left:70px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#te_213{left:70px;bottom:897px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tf_213{left:70px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#tg_213{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_213{left:70px;bottom:804px;letter-spacing:0.13px;}
#ti_213{left:152px;bottom:804px;letter-spacing:0.15px;}
#tj_213{left:70px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_213{left:70px;bottom:764px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tl_213{left:70px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tm_213{left:70px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_213{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_213{left:70px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_213{left:70px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_213{left:70px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_213{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#ts_213{left:70px;bottom:614px;letter-spacing:-0.29px;word-spacing:-0.32px;}
#tt_213{left:70px;bottom:597px;letter-spacing:-0.43px;}
#tu_213{left:70px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_213{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_213{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_213{left:70px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_213{left:70px;bottom:488px;}
#tz_213{left:96px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_213{left:96px;bottom:475px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t11_213{left:70px;bottom:449px;}
#t12_213{left:96px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_213{left:70px;bottom:426px;}
#t14_213{left:96px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_213{left:96px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t16_213{left:70px;bottom:386px;}
#t17_213{left:96px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_213{left:70px;bottom:365px;letter-spacing:-0.23px;word-spacing:-0.41px;}
#t19_213{left:70px;bottom:348px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1a_213{left:70px;bottom:322px;}
#t1b_213{left:96px;bottom:325px;letter-spacing:-0.25px;word-spacing:-0.38px;}
#t1c_213{left:70px;bottom:299px;}
#t1d_213{left:96px;bottom:302px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1e_213{left:96px;bottom:278px;}
#t1f_213{left:122px;bottom:278px;letter-spacing:-0.17px;word-spacing:-0.91px;}
#t1g_213{left:96px;bottom:254px;}
#t1h_213{left:122px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_213{left:70px;bottom:227px;}
#t1j_213{left:96px;bottom:231px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t1k_213{left:96px;bottom:214px;letter-spacing:-0.14px;}
#t1l_213{left:96px;bottom:189px;}
#t1m_213{left:122px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t1n_213{left:96px;bottom:165px;}
#t1o_213{left:122px;bottom:165px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1p_213{left:122px;bottom:148px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1q_213{left:122px;bottom:131px;letter-spacing:-0.16px;}

.s1_213{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_213{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_213{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_213{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_213{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts213" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg213Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg213" style="-webkit-user-select: none;"><object width="935" height="1210" data="213/213.svg" type="image/svg+xml" id="pdf213" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_213" class="t s1_213">Vol. 1 </span><span id="t2_213" class="t s1_213">8-9 </span>
<span id="t3_213" class="t s2_213">PROGRAMMING WITH THE X87 FPU </span>
<span id="t4_213" class="t s3_213">The x87 FPU uses the tag values to detect stack overflow and underflow conditions (see Section 8.5.1.1, “Stack </span>
<span id="t5_213" class="t s3_213">Overflow or Underflow Exception (#IS)”). </span>
<span id="t6_213" class="t s3_213">Application programs and exception handlers can use this tag information to check the contents of an x87 FPU data </span>
<span id="t7_213" class="t s3_213">register without performing complex decoding of the actual data in the register. To read the tag register, it must be </span>
<span id="t8_213" class="t s3_213">stored in memory using either the FSTENV/FNSTENV or FSAVE/FNSAVE instructions. The location of the tag word </span>
<span id="t9_213" class="t s3_213">in memory after being saved with one of these instructions is shown in Figures 8-9 through 8-12. </span>
<span id="ta_213" class="t s3_213">Software cannot directly load or modify the tags in the tag register. The FLDENV and FRSTOR instructions load an </span>
<span id="tb_213" class="t s3_213">image of the tag register into the x87 FPU; however, the x87 FPU uses those tag values only to determine if the </span>
<span id="tc_213" class="t s3_213">data registers are empty (11B) or non-empty (00B, 01B, or 10B). </span>
<span id="td_213" class="t s3_213">If the tag register image indicates that a data register is empty, the tag in the tag register for that data register is </span>
<span id="te_213" class="t s3_213">marked empty (11B); if the tag register image indicates that the data register is non-empty, the x87 FPU reads the </span>
<span id="tf_213" class="t s3_213">actual value in the data register and sets the tag for the register accordingly. This action prevents a program from </span>
<span id="tg_213" class="t s3_213">setting the values in the tag register to incorrectly represent the actual contents of non-empty data registers. </span>
<span id="th_213" class="t s4_213">8.1.8 </span><span id="ti_213" class="t s4_213">x87 FPU Instruction and Data (Operand) Pointers </span>
<span id="tj_213" class="t s3_213">The x87 FPU stores pointers to the instruction and data (operand) for the last non-control instruction executed. </span>
<span id="tk_213" class="t s3_213">These are the x87 FPU instruction pointer and x87 FPU data (operand) pointers; software can save these pointers </span>
<span id="tl_213" class="t s3_213">to provide state information for exception handlers. The pointers are illustrated in Figure 8-1 (the figure illustrates </span>
<span id="tm_213" class="t s3_213">the pointers as used outside 64-bit mode; see below). </span>
<span id="tn_213" class="t s3_213">Note that the value in the x87 FPU data pointer is always a pointer to a memory operand. If the last non-control </span>
<span id="to_213" class="t s3_213">instruction that was executed did not have a memory operand, the value in the data pointer is undefined </span>
<span id="tp_213" class="t s3_213">(reserved). If CPUID.(EAX=07H,ECX=0H):EBX[bit 6] = 1, the data pointer is updated only for x87 non-control </span>
<span id="tq_213" class="t s3_213">instructions that incur unmasked x87 exceptions. </span>
<span id="tr_213" class="t s3_213">The contents of the x87 FPU instruction and data pointers remain unchanged when any of the following instructions </span>
<span id="ts_213" class="t s3_213">are executed: FCLEX/FNCLEX, FLDCW, FSTCW/FNSTCW, FSTSW/FNSTSW, FSTENV/FNSTENV, FLDENV, and </span>
<span id="tt_213" class="t s3_213">WAIT/FWAIT. </span>
<span id="tu_213" class="t s3_213">For all the x87 FPUs and Numeric Processor Extensions (NPXs) except the 8087, the x87 FPU instruction pointer </span>
<span id="tv_213" class="t s3_213">points to any prefixes that preceded the instruction. For the 8087, the x87 FPU instruction pointer points only to </span>
<span id="tw_213" class="t s3_213">the actual opcode. </span>
<span id="tx_213" class="t s3_213">The x87 FPU instruction and data pointers each consists of an offset and a segment selector: </span>
<span id="ty_213" class="t s5_213">• </span><span id="tz_213" class="t s3_213">The x87 FPU Instruction Pointer Offset (FIP) comprises 64 bits on processors that support IA-32e mode; on </span>
<span id="t10_213" class="t s3_213">other processors, it offset comprises 32 bits. </span>
<span id="t11_213" class="t s5_213">• </span><span id="t12_213" class="t s3_213">The x87 FPU Instruction Pointer Selector (FCS) comprises 16 bits. </span>
<span id="t13_213" class="t s5_213">• </span><span id="t14_213" class="t s3_213">The x87 FPU Data Pointer Offset (FDP) comprises 64 bits on processors that support IA-32e mode; on other </span>
<span id="t15_213" class="t s3_213">processors, it offset comprises 32 bits. </span>
<span id="t16_213" class="t s5_213">• </span><span id="t17_213" class="t s3_213">The x87 FPU Data Pointer Selector (FDS) comprises 16 bits. </span>
<span id="t18_213" class="t s3_213">The pointers are accessed by the FINIT/FNINIT, FLDENV, FRSTOR, FSAVE/FNSAVE, FSTENV/FNSTENV, FXRSTOR, </span>
<span id="t19_213" class="t s3_213">FXSAVE, XRSTOR, XSAVE, and XSAVEOPT instructions as follows: </span>
<span id="t1a_213" class="t s5_213">• </span><span id="t1b_213" class="t s3_213">FINIT/FNINIT. Each instruction clears FIP, FCS, FDP, and FDS. </span>
<span id="t1c_213" class="t s5_213">• </span><span id="t1d_213" class="t s3_213">FLDENV, FRSTOR. These instructions use the memory formats given in Figures 8-9 through 8-12: </span>
<span id="t1e_213" class="t s3_213">— </span><span id="t1f_213" class="t s3_213">For each of FIP and FDP, each instruction loads the lower 32 bits from memory and clears the upper 32 bits. </span>
<span id="t1g_213" class="t s3_213">— </span><span id="t1h_213" class="t s3_213">If CR0.PE = 1, each instruction loads FCS and FDS from memory; otherwise, it clears them. </span>
<span id="t1i_213" class="t s5_213">• </span><span id="t1j_213" class="t s3_213">FSAVE/FNSAVE, FSTENV/FNSTENV. These instructions use the memory formats given in Figures 8-9 through </span>
<span id="t1k_213" class="t s3_213">8-12. </span>
<span id="t1l_213" class="t s3_213">— </span><span id="t1m_213" class="t s3_213">Each instruction saves the lower 32 bits of each FIP and FDP into memory. the upper 32 bits are not saved. </span>
<span id="t1n_213" class="t s3_213">— </span><span id="t1o_213" class="t s3_213">If CR0.PE = 1, each instruction saves FCS and FDS into memory. If </span>
<span id="t1p_213" class="t s3_213">CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 1, the processor deprecates FCS and FDS; it saves each as </span>
<span id="t1q_213" class="t s3_213">0000H. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
