--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml motor.twx motor.ncd -o motor.twr motor.pcf -ucf
confile.ucf

Design file:              motor.ncd
Physical constraint file: motor.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Hall1       |    4.273(R)|    0.652(R)|Clk_BUFGP         |   0.000|
Hall2       |    4.600(R)|    0.402(R)|Clk_BUFGP         |   0.000|
toggle1     |    3.746(R)|   -1.328(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
A               |   10.498(R)|Clk_BUFGP         |   0.000|
B               |    9.805(R)|Clk_BUFGP         |   0.000|
C               |   10.448(R)|Clk_BUFGP         |   0.000|
D               |   10.193(R)|Clk_BUFGP         |   0.000|
E               |   10.460(R)|Clk_BUFGP         |   0.000|
F               |    9.800(R)|Clk_BUFGP         |   0.000|
G               |    9.766(R)|Clk_BUFGP         |   0.000|
chose<0>        |    8.242(R)|Clk_BUFGP         |   0.000|
chose<1>        |    8.143(R)|Clk_BUFGP         |   0.000|
chose<2>        |    8.241(R)|Clk_BUFGP         |   0.000|
chose<3>        |    7.901(R)|Clk_BUFGP         |   0.000|
motor1_direction|    7.806(R)|Clk_BUFGP         |   0.000|
motor1_enable   |    8.252(R)|Clk_BUFGP         |   0.000|
motor1_power    |    8.762(R)|Clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.147|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 10 17:16:40 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



