Warning: MAX_POOL_2D 'sequential_2/max_pooling1d_5/MaxPool' is not supported on the NPU. Placing on CPU instead
 - Stride values for both width and height must be in the range [1, 3]
   Op has stride WxH as: 1x8
Warning: MAX_POOL_2D 'sequential_2/max_pooling1d_4/MaxPool' is not supported on the NPU. Placing on CPU instead
 - Stride values for both width and height must be in the range [1, 3]
   Op has stride WxH as: 1x8
Warning: MaxPool operation is unknown or unsupported, placing on CPU
Warning: MaxPool operation is unknown or unsupported, placing on CPU

Network summary for emotion_model_quant
Accelerator configuration               Ethos_U65_256
System configuration                 internal-default
Memory mode                          internal-default
Accelerator clock                                1000 MHz
Design peak SRAM bandwidth                      16.00 GB/s
Design peak DRAM bandwidth                       3.75 GB/s

Total SRAM used                                289.64 KiB
Total DRAM used                               1264.03 KiB

CPU operators = 2 (4.3%)
NPU operators = 44 (95.7%)

Average SRAM bandwidth                           5.48 GB/s
Input   SRAM bandwidth                           0.29 MB/batch
Weight  SRAM bandwidth                           3.86 MB/batch
Output  SRAM bandwidth                           0.00 MB/batch
Total   SRAM bandwidth                           4.17 MB/batch
Total   SRAM bandwidth            per input      4.17 MB/inference (batch size 1)

Average DRAM bandwidth                           1.78 GB/s
Input   DRAM bandwidth                           0.01 MB/batch
Weight  DRAM bandwidth                           1.21 MB/batch
Output  DRAM bandwidth                           0.13 MB/batch
Total   DRAM bandwidth                           1.35 MB/batch
Total   DRAM bandwidth            per input      1.35 MB/inference (batch size 1)

Neural network macs                         131681154 MACs/batch
Network Tops/s                                   0.35 Tops/s

NPU cycles                                     750279 cycles/batch
SRAM Access cycles                              22800 cycles/batch
DRAM Access cycles                             150527 cycles/batch
On-chip Flash Access cycles                         0 cycles/batch
Off-chip Flash Access cycles                        0 cycles/batch
Total cycles                                   760317 cycles/batch

Batch Inference time                 0.76 ms, 1315.24 inferences/s (batch size 1)

