<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov 25 23:30:17 2020" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="kintexu" BOARD="xilinx.com:kcu105:part0:1.6" DEVICE="xcku040" NAME="mac_phy" PACKAGE="ffva1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="aux_resetn" SIGIS="rst" SIGNAME="External_Ports_aux_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="O" NAME="core_clk156_out" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_coreclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="coreclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="resetdone_ch0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_resetdone_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="resetdone_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="prtad_ch0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_prtad_ch0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="prtad"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="reset"/>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_n" SIGIS="undef" SIGNAME="External_Ports_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_axis_aresetn"/>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_axis_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_aux_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="aux_resetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rxn_ch0" SIGIS="undef" SIGNAME="External_Ports_rxn_ch0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rxp_ch0" SIGIS="undef" SIGNAME="External_Ports_rxp_ch0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sim_speedup_control_ch0" SIGIS="undef" SIGNAME="External_Ports_sim_speedup_control_ch0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="sim_speedup_control"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_disable_ch0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_tx_disable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="tx_disable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="txn_ch0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="txp_ch0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="core_status_ch0" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_status">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="core_status"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" NAME="mb_clk" SIGIS="clk" SIGNAME="External_Ports_mb_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="s_axis_tx_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="s_axis_tx_0_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_tx_0_tlast" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_tx_0_tready" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axis_tx_0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_axis_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_tx_0_tvalid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="s_axis_pause_ch0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_pause_val">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="pause_val"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_pause_ch0_tvalid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_pause_req">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="pause_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="refclk_diff_port_clk_n" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_refclk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="refclk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="refclk_diff_port_clk_p" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_refclk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="refclk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_statistics_ch0_valid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_statistics_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_statistics_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="29" NAME="rx_statistics_ch0_vector" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_statistics_vector">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_statistics_vector"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_statistics_ch0_valid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_statistics_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_statistics_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="25" NAME="tx_statistics_ch0_vector" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_statistics_vector">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_statistics_vector"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axis_rx_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axis_rx_0_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_rx_0_tlast" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_rx_0_tuser" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_axis_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_rx_0_tvalid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_refclk_diff_port" NAME="refclk_diff_port" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="refclk_diff_port_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="refclk_diff_port_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_statistics" NAME="rx_statistics_ch0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="valid" PHYSICAL="rx_statistics_ch0_valid"/>
        <PORTMAP LOGICAL="vector" PHYSICAL="rx_statistics_ch0_vector"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_pause_ch0" NAME="s_axis_pause_ch0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="mac_phy_ten_gig_eth_pcs_pma_ch0_0_coreclk_out"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_pause_ch0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_pause_ch0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_statistics" NAME="tx_statistics_ch0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="valid" PHYSICAL="tx_statistics_ch0_valid"/>
        <PORTMAP LOGICAL="vector" PHYSICAL="tx_statistics_ch0_vector"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_tx_0" NAME="s_axis_tx_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tx_0_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tx_0_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tx_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tx_0_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tx_0_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tx_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_m_axis_rx" NAME="m_axis_rx_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rx_0_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rx_0_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rx_0_tlast"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_rx_0_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rx_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="7" FULLNAME="/mac_phy_ch0/ten_gig_eth_mac_ch0" HWVERSION="15.1" INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ten_gig_eth_mac" VLNV="xilinx.com:ip:ten_gig_eth_mac:15.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ten_gig_eth_mac;v=v15_1;d=pg072-ten-gig-eth-mac.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_family" VALUE="kintexu"/>
        <PARAMETER NAME="c_component_name" VALUE="mac_phy_ten_gig_eth_mac_ch0_0"/>
        <PARAMETER NAME="c_has_stats" VALUE="true"/>
        <PARAMETER NAME="c_has_xgmii" VALUE="false"/>
        <PARAMETER NAME="c_has_management" VALUE="true"/>
        <PARAMETER NAME="c_has_wan_support" VALUE="false"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_pfc" VALUE="false"/>
        <PARAMETER NAME="c_tx_tuser_width" VALUE="1"/>
        <PARAMETER NAME="c_tx_stats_width" VALUE="25"/>
        <PARAMETER NAME="c_rx_stats_width" VALUE="29"/>
        <PARAMETER NAME="c_rx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_tx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_xgmii_data_width" VALUE="63"/>
        <PARAMETER NAME="c_xgmii_cntl_width" VALUE="7"/>
        <PARAMETER NAME="c_32bit" VALUE="false"/>
        <PARAMETER NAME="c_user_data_width" VALUE="63"/>
        <PARAMETER NAME="c_user_cntl_width" VALUE="7"/>
        <PARAMETER NAME="c_core_speed" VALUE="10"/>
        <PARAMETER NAME="c_axilite_freq" VALUE="200"/>
        <PARAMETER NAME="Component_Name" VALUE="mac_phy_ten_gig_eth_mac_ch0_0"/>
        <PARAMETER NAME="Management_Interface" VALUE="true"/>
        <PARAMETER NAME="Management_Frequency" VALUE="200.00"/>
        <PARAMETER NAME="Statistics_Gathering" VALUE="true"/>
        <PARAMETER NAME="Physical_Interface" VALUE="Internal"/>
        <PARAMETER NAME="WAN_Support" VALUE="false"/>
        <PARAMETER NAME="Data_Rate" VALUE="10Gbps"/>
        <PARAMETER NAME="gt_type" VALUE="GTHE3"/>
        <PARAMETER NAME="IEEE_1588" VALUE="None"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="SupportLevel" VALUE="0"/>
        <PARAMETER NAME="Enable_Priority_Flow_Control" VALUE="false"/>
        <PARAMETER NAME="Low_Latency_32_bit_MAC" VALUE="64bit"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="tx_clk0" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_coreclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="coreclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="tx_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="s_axis_tx_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_tvalid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="s_axis_tx_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_tlast" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="s_axis_tx_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tx_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="s_axis_tx_0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_ifg_delay" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_8b0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_8b0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="s_axis_tx_0_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_tready" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="s_axis_tx_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="tx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="tx_statistics_ch0_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_statistics_valid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="tx_statistics_ch0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="m_axis_rx_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_tvalid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="m_axis_rx_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_tuser" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="m_axis_rx_0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_tlast" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="m_axis_rx_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="rx_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="m_axis_rx_0_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="rx_statistics_ch0_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="rx_statistics_ch0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pause_val" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="s_axis_pause_ch0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pause_req" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="s_axis_pause_ch0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_mb_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mb_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aux_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="xgmacint" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="tx_dcm_locked" SIGIS="undef" SIGNAME="xlconstant_1b1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1b1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="xgmii_txd" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_txd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="xgmii_txd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="xgmii_txc" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_txc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="xgmii_txc"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="rx_clk0" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_coreclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="coreclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_dcm_locked" SIGIS="undef" SIGNAME="xlconstant_1b1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1b1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="xgmii_rxd" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_rxd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="xgmii_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="xgmii_rxc" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_rxc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="xgmii_rxc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mdc" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_mdc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="mdc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdio_in" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_mdio_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="mdio_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mdio_out" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_mdio_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="mdio_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mdio_tri" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_m_axis_rx" NAME="m_axis_rx" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mac_phy_ten_gig_eth_pcs_pma_ch0_0_coreclk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="rx_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="rx_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="rx_axis_tlast"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="rx_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="rx_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_tx_0" NAME="s_axis_tx" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mac_phy_ten_gig_eth_pcs_pma_ch0_0_coreclk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tx_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="tx_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="tx_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tx_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="tx_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tx_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_xgmac" NAME="xgmii_xgmac" TYPE="INITIATOR" VLNV="xilinx.com:interface:xgmii:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RXC" PHYSICAL="xgmii_rxc"/>
            <PORTMAP LOGICAL="RXD" PHYSICAL="xgmii_rxd"/>
            <PORTMAP LOGICAL="TXC" PHYSICAL="xgmii_txc"/>
            <PORTMAP LOGICAL="TXD" PHYSICAL="xgmii_txd"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mac_phy_mb_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_xgmac" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="mdc"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_in"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_out"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_tri"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_pause_ch0" NAME="s_axis_pause" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mac_phy_ten_gig_eth_pcs_pma_ch0_0_coreclk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="pause_val"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="pause_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_tx_statistics" NAME="tx_statistics" TYPE="INITIATOR" VLNV="xilinx.com:display_ten_gig_eth_mac:statistics:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="tx_statistics_valid"/>
            <PORTMAP LOGICAL="vector" PHYSICAL="tx_statistics_vector"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_rx_statistics" NAME="rx_statistics" TYPE="INITIATOR" VLNV="xilinx.com:display_ten_gig_eth_mac:statistics:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="rx_statistics_valid"/>
            <PORTMAP LOGICAL="vector" PHYSICAL="rx_statistics_vector"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0" HWVERSION="6.0" INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ten_gig_eth_pcs_pma" VLNV="xilinx.com:ip:ten_gig_eth_pcs_pma:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ten_gig_eth_pcs_pma;v=v6_0;d=pg068-ten-gig-eth-pcs-pma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_family" VALUE="kintexu"/>
        <PARAMETER NAME="c_component_name" VALUE="mac_phy_ten_gig_eth_pcs_pma_ch0_0"/>
        <PARAMETER NAME="c_has_mdio" VALUE="true"/>
        <PARAMETER NAME="c_has_fec" VALUE="false"/>
        <PARAMETER NAME="c_has_an" VALUE="false"/>
        <PARAMETER NAME="c_is_kr" VALUE="false"/>
        <PARAMETER NAME="c_is_32bit" VALUE="false"/>
        <PARAMETER NAME="c_no_ebuff" VALUE="false"/>
        <PARAMETER NAME="c_gttype" VALUE="2"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_gtif_width" VALUE="64"/>
        <PARAMETER NAME="c_speed10_25" VALUE="10"/>
        <PARAMETER NAME="c_sub_core_name" VALUE="mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt"/>
        <PARAMETER NAME="c_gt_loc" VALUE="X0Y10"/>
        <PARAMETER NAME="c_refclk" VALUE="clk0"/>
        <PARAMETER NAME="c_refclkrate" VALUE="156"/>
        <PARAMETER NAME="c_dclkrate" VALUE="100.00"/>
        <PARAMETER NAME="Component_Name" VALUE="mac_phy_ten_gig_eth_pcs_pma_ch0_0"/>
        <PARAMETER NAME="MDIO_Management" VALUE="true"/>
        <PARAMETER NAME="base_kr" VALUE="BASE-R"/>
        <PARAMETER NAME="baser32" VALUE="64bit"/>
        <PARAMETER NAME="vu_gt_type" VALUE="GTH"/>
        <PARAMETER NAME="speed10_25" VALUE="10Gig"/>
        <PARAMETER NAME="autonegotiation" VALUE="false"/>
        <PARAMETER NAME="fec" VALUE="false"/>
        <PARAMETER NAME="no_ebuff" VALUE="false"/>
        <PARAMETER NAME="IEEE_1588" VALUE="None"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="TransceiverInExample" VALUE="false"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="Locations" VALUE="X0Y10"/>
        <PARAMETER NAME="RefClkRate" VALUE="156.25"/>
        <PARAMETER NAME="RefClk" VALUE="clk0"/>
        <PARAMETER NAME="DClkRate" VALUE="100.00"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="refclk_p" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_refclk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="refclk_diff_port_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="refclk_n" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_refclk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_imp" PORT="refclk_diff_port_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="resetdone_out" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_resetdone_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetdone_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="coreclk_out" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_coreclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="core_clk156_out"/>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_clk0"/>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_clk0"/>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="dclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="rxrecclk_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="dclk" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_coreclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="coreclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txp" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="txp_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txn" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="txn_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rxp" SIGIS="undef" SIGNAME="External_Ports_rxp_ch0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rxp_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rxn" SIGIS="undef" SIGNAME="External_Ports_rxn_ch0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rxn_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sim_speedup_control" SIGIS="undef" SIGNAME="External_Ports_sim_speedup_control_ch0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sim_speedup_control_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="O" NAME="txusrclk_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="txusrclk2_out" SIGIS="clk"/>
        <PORT DIR="O" NAME="areset_coreclk_out" SIGIS="rst"/>
        <PORT DIR="O" NAME="areset_datapathclk_out" SIGIS="rst"/>
        <PORT DIR="O" NAME="gttxreset_out" SIGIS="rst"/>
        <PORT DIR="O" NAME="gtrxreset_out" SIGIS="rst"/>
        <PORT DIR="O" NAME="txuserrdy_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="reset_counter_done_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="qpll0lock_out" SIGIS="undef"/>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="qpll0outclk_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="qpll0outrefclk_out" SIGIS="clk"/>
        <PORT DIR="I" LEFT="63" NAME="xgmii_txd" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_txd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="xgmii_txd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="xgmii_txc" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_txc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="xgmii_txc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="xgmii_rxd" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_rxd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="xgmii_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="xgmii_rxc" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_rxc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="xgmii_rxc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdc" SIGIS="clk" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_mdc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="mdc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mdio_in" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_mdio_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="mdio_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mdio_out" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_mdio_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="mdio_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mdio_tri" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="prtad" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_prtad_ch0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="prtad_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_status" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_status">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="core_status_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="signal_detect" SIGIS="undef" SIGNAME="xlconstant_1b1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1b1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_fault" SIGIS="undef" SIGNAME="xlconstant_1b0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1b0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="drp_req" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_drp_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="drp_gnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="drp_gnt" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_drp_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="drp_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_to_gt_drpen" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="gt_drpen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_to_gt_drpwe" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpwe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="gt_drpwe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="core_to_gt_drpaddr" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="gt_drpaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="core_to_gt_drpdi" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="gt_drpdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gt_drprdy" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drprdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="core_to_gt_drprdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gt_drpdo" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpdo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="core_to_gt_drpdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_drpen" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="core_to_gt_drpen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_drpwe" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpwe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="core_to_gt_drpwe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gt_drpaddr" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="core_to_gt_drpaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gt_drpdi" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="core_to_gt_drpdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_to_gt_drprdy" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drprdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="gt_drprdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="core_to_gt_drpdo" RIGHT="0" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drpdo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="gt_drpdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_disable" SIGIS="undef" SIGNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_tx_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_disable_ch0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="pma_pmd_type" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_interface" TYPE="TARGET" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="mdc"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_in"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_out"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_tri"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_mac_ch0_xgmii_xgmac" NAME="xgmii_interface" TYPE="TARGET" VLNV="xilinx.com:interface:xgmii:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RXC" PHYSICAL="xgmii_rxc"/>
            <PORTMAP LOGICAL="RXD" PHYSICAL="xgmii_rxd"/>
            <PORTMAP LOGICAL="TXC" PHYSICAL="xgmii_txc"/>
            <PORTMAP LOGICAL="TXD" PHYSICAL="xgmii_txd"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_refclk_diff_port" NAME="refclk_diff_port" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="refclk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="refclk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drp" NAME="core_to_gt_drp" TYPE="INITIATOR" VLNV="xilinx.com:interface:drp:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DADDR" PHYSICAL="core_to_gt_drpaddr"/>
            <PORTMAP LOGICAL="DEN" PHYSICAL="core_to_gt_drpen"/>
            <PORTMAP LOGICAL="DI" PHYSICAL="core_to_gt_drpdi"/>
            <PORTMAP LOGICAL="DO" PHYSICAL="core_to_gt_drpdo"/>
            <PORTMAP LOGICAL="DRDY" PHYSICAL="core_to_gt_drprdy"/>
            <PORTMAP LOGICAL="DWE" PHYSICAL="core_to_gt_drpwe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0_core_to_gt_drp" NAME="gt_drp" TYPE="TARGET" VLNV="xilinx.com:interface:drp:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DADDR" PHYSICAL="gt_drpaddr"/>
            <PORTMAP LOGICAL="DEN" PHYSICAL="gt_drpen"/>
            <PORTMAP LOGICAL="DI" PHYSICAL="gt_drpdi"/>
            <PORTMAP LOGICAL="DO" PHYSICAL="gt_drpdo"/>
            <PORTMAP LOGICAL="DRDY" PHYSICAL="gt_drprdy"/>
            <PORTMAP LOGICAL="DWE" PHYSICAL="gt_drpwe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_1b0" HWVERSION="1.1" INSTANCE="xlconstant_1b0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="mac_phy_xlconstant_1b0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1b0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="tx_fault"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_1b1" HWVERSION="1.1" INSTANCE="xlconstant_1b1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="mac_phy_xlconstant_1b1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1b1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_dcm_locked"/>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="rx_dcm_locked"/>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_pcs_pma_ch0" PORT="signal_detect"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_8b0" HWVERSION="1.1" INSTANCE="xlconstant_8b0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="mac_phy_xlconstant_8b0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_8b0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac_phy_ch0_ten_gig_eth_mac_ch0" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
