 Timing Path to regA/out_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                 Rise  0.2000  0.0000 0.0000             1.10332  0.894119 1.99744           1       57.0089  c             | 
|    regA/inp[18]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_20/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_20/ZN     AND2_X1 Rise  0.2410  0.0410 0.0190             5.46762  1.06234  6.52997           1       57.0089                | 
|    regA/out_reg[18]/D DFF_X1  Rise  0.2390 -0.0020 0.0190    -0.0030           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[18]/CK         DFF_X1        Rise  0.1960 0.0010 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0230 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0200        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                       Rise  0.2000 0.0000 0.0000 0.366749 0.894119 1.26087           1       57.0089  c             | 
|    regA/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_5/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.169292 0.699202 0.868494          1       57.0089                | 
|    regA/CLOCK_slh__c15/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c15/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.183967 1.06234  1.24631           1       57.0089                | 
|    regA/out_reg[3]/D     DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[3]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                      Rise  0.2000 0.0000 0.0000 0.532813 0.894119 1.42693           1       56.5067  c             | 
|    regA/inp[5]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_7/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.14352  0.699202 0.842722          1       63.0804                | 
|    regA/CLOCK_slh__c7/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c7/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.253059 1.06234  1.3154            1       63.0804                | 
|    regA/out_reg[5]/D    DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[5]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                      Rise  0.2000 0.0000 0.0000 0.252541   0.894119 1.14666           1       56.5067  c             | 
|    regA/inp[7]                    Rise  0.2000 0.0000                                                                             | 
|    regA/i_0_9/A2        AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    regA/i_0_9/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       63.0804                | 
|    regA/CLOCK_slh__c9/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c9/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.520736   1.06234  1.58308           1       63.0804                | 
|    regA/out_reg[7]/D    DFF_X1    Rise  0.2520 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[7]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                       Rise  0.2000 0.0000 0.0000 0.144031 0.894119 1.03815           1       57.0089  c             | 
|    regA/inp[1]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_3/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.180472 0.699202 0.879674          1       57.0089                | 
|    regA/CLOCK_slh__c25/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c25/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.299315 1.06234  1.36166           1       57.0089                | 
|    regA/out_reg[1]/D     DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[1]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                       Rise  0.2000 0.0000 0.0000 0.258496 0.894119 1.15262           1       56.5067  c             | 
|    regA/inp[6]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_8/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.164457 0.699202 0.863659          1       63.0804                | 
|    regA/CLOCK_slh__c17/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c17/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.55039  1.06234  1.61273           1       63.0804                | 
|    regA/out_reg[6]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[6]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[25]/D 
  
 Path Start Point : inputA[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                      Rise  0.2000 0.0000 0.0000 1.15604  0.894119 2.05016           1       52.5223  c             | 
|    regA/inp[25]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_27/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_27/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.147895 0.699202 0.847097          1       62.9129                | 
|    regA/CLOCK_slh__c33/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c33/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.444358 1.06234  1.5067            1       62.9129                | 
|    regA/out_reg[25]/D    DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[25]/CK         DFF_X1        Rise  0.1980 0.0030 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0200 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                       Rise  0.2000 0.0000 0.0000 0.426795 0.894119 1.32091           1       57.0089  c             | 
|    regA/inp[0]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_2/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.145918 0.699202 0.84512           1       57.0089                | 
|    regA/CLOCK_slh__c39/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c39/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.692386 1.06234  1.75473           1       57.0089                | 
|    regA/out_reg[0]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[0]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                       Rise  0.2000 0.0000 0.0000 0.234567   0.894119 1.12869           1       57.0089  c             | 
|    regA/inp[2]                     Rise  0.2000 0.0000                                                                             | 
|    regA/i_0_4/A2         AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    regA/i_0_4/ZN         AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       57.0089                | 
|    regA/CLOCK_slh__c23/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c23/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.86449    1.06234  1.92683           1       57.0089                | 
|    regA/out_reg[2]/D     DFF_X1    Rise  0.2530 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[2]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                       Rise  0.2000 0.0000 0.0000 0.706324 0.894119 1.60044           1       57.0089  c             | 
|    regA/inp[8]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_10/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_10/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.132905 0.699202 0.832107          1       57.0089                | 
|    regA/CLOCK_slh__c41/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c41/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.623783 1.06234  1.68613           1       57.0089                | 
|    regA/out_reg[8]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       23.9174  c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       40.4799  F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       40.4799  F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       50.1228  F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      62.9129  FA   K        | 
|    regA/out_reg[8]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 480M, CVMEM - 1780M, PVMEM - 2263M)
