#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000245f757ea60 .scope module, "uart_rx_tb" "uart_rx_tb" 2 4;
 .timescale -12 -12;
v00000245f77fc7e0_0 .var "clk", 0 0;
v00000245f7870b60_0 .var/i "i", 31 0;
v00000245f786f940_0 .var "rst_n", 0 0;
v00000245f7870980_0 .net "rx_data", 7 0, v00000245f77fd000_0;  1 drivers
v00000245f7870340_0 .net "rx_vld", 0 0, v00000245f77fd6e0_0;  1 drivers
v00000245f7871740_0 .var "uart_rx", 0 0;
v00000245f786f9e0_0 .var "uart_test_data", 7 0;
S_00000245f757ebf0 .scope module, "u_uart_rx" "uart_rx" 2 38, 3 1 0, S_00000245f757ea60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "rx_vld";
    .port_info 4 /OUTPUT 8 "rx_data";
L_00000245f7816290 .functor AND 1, L_00000245f78712e0, L_00000245f786fbc0, C4<1>, C4<1>;
L_00000245f7816370 .functor BUFZ 1, L_00000245f7816290, C4<0>, C4<0>, C4<0>;
L_00000245f7815dc0 .functor AND 1, L_00000245f7816370, L_00000245f7870160, C4<1>, C4<1>;
v00000245f77fd500_0 .net *"_ivl_0", 31 0, L_00000245f7871380;  1 drivers
v00000245f77fd280_0 .net *"_ivl_10", 0 0, L_00000245f786fbc0;  1 drivers
L_00000245f7871940 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000245f77fcd80_0 .net/2u *"_ivl_16", 31 0, L_00000245f7871940;  1 drivers
v00000245f77fcce0_0 .net *"_ivl_18", 0 0, L_00000245f7870160;  1 drivers
L_00000245f7871868 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245f77fc9c0_0 .net *"_ivl_3", 30 0, L_00000245f7871868;  1 drivers
L_00000245f78718b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000245f77fd320_0 .net/2u *"_ivl_4", 31 0, L_00000245f78718b0;  1 drivers
L_00000245f78718f8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000245f77fc880_0 .net/2u *"_ivl_8", 31 0, L_00000245f78718f8;  1 drivers
v00000245f77fc920_0 .net "add_cnt1", 0 0, L_00000245f78712e0;  1 drivers
v00000245f77fce20_0 .net "add_cnt2", 0 0, L_00000245f7816370;  1 drivers
v00000245f77fcec0_0 .net "clk", 0 0, v00000245f77fc7e0_0;  1 drivers
v00000245f77fca60_0 .var "cnt1", 31 0;
v00000245f77fd3c0_0 .var "cnt2", 31 0;
v00000245f77fcb00_0 .net "end_cnt1", 0 0, L_00000245f7816290;  1 drivers
v00000245f77fcf60_0 .net "end_cnt2", 0 0, L_00000245f7815dc0;  1 drivers
v00000245f77fcba0_0 .var "flag", 0 0;
v00000245f77fd460_0 .net "rst_n", 0 0, v00000245f786f940_0;  1 drivers
v00000245f77fd000_0 .var "rx_data", 7 0;
v00000245f77fd6e0_0 .var "rx_vld", 0 0;
v00000245f77fd0a0_0 .net "uart_rx", 0 0, v00000245f7871740_0;  1 drivers
v00000245f77fd140_0 .var "uart_rx_ff0", 0 0;
v00000245f77fd5a0_0 .var "uart_rx_ff1", 0 0;
v00000245f77fd640_0 .var "uart_rx_ff2", 0 0;
E_00000245f77fdd80/0 .event negedge, v00000245f77fd460_0;
E_00000245f77fdd80/1 .event posedge, v00000245f77fcec0_0;
E_00000245f77fdd80 .event/or E_00000245f77fdd80/0, E_00000245f77fdd80/1;
L_00000245f7871380 .concat [ 1 31 0 0], v00000245f77fcba0_0, L_00000245f7871868;
L_00000245f78712e0 .cmp/eq 32, L_00000245f7871380, L_00000245f78718b0;
L_00000245f786fbc0 .cmp/eq 32, v00000245f77fca60_0, L_00000245f78718f8;
L_00000245f7870160 .cmp/eq 32, v00000245f77fd3c0_0, L_00000245f7871940;
    .scope S_00000245f757ebf0;
T_0 ;
    %wait E_00000245f77fdd80;
    %load/vec4 v00000245f77fd460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000245f77fca60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000245f77fc920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000245f77fcb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000245f77fca60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000245f77fca60_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000245f77fca60_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000245f757ebf0;
T_1 ;
    %wait E_00000245f77fdd80;
    %load/vec4 v00000245f77fd460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000245f77fd3c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000245f77fce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000245f77fcf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000245f77fd3c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000245f77fd3c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000245f77fd3c0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000245f757ebf0;
T_2 ;
    %wait E_00000245f77fdd80;
    %load/vec4 v00000245f77fd460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000245f77fd140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000245f77fd5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000245f77fd640_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000245f77fd0a0_0;
    %assign/vec4 v00000245f77fd140_0, 0;
    %load/vec4 v00000245f77fd140_0;
    %assign/vec4 v00000245f77fd5a0_0, 0;
    %load/vec4 v00000245f77fd5a0_0;
    %assign/vec4 v00000245f77fd640_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000245f757ebf0;
T_3 ;
    %wait E_00000245f77fdd80;
    %load/vec4 v00000245f77fd460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000245f77fd000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000245f77fd3c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000245f77fd3c0_0;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v00000245f77fc920_0;
    %and;
    %load/vec4 v00000245f77fca60_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000245f77fd640_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000245f77fd3c0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v00000245f77fd000_0, 4, 5;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000245f757ebf0;
T_4 ;
    %wait E_00000245f77fdd80;
    %load/vec4 v00000245f77fd460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245f77fd6e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000245f77fd3c0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000245f77fc920_0;
    %and;
    %load/vec4 v00000245f77fca60_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000245f77fd6e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245f77fd6e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000245f757ebf0;
T_5 ;
    %wait E_00000245f77fdd80;
    %load/vec4 v00000245f77fd460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245f77fcba0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000245f77fd640_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000245f77fd5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000245f77fcba0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000245f77fcf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245f77fcba0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000245f757ea60;
T_6 ;
    %vpi_call 2 17 "$dumpfile", "uart_rx.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000245f757ea60 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000245f757ea60;
T_7 ;
    %delay 5, 0;
    %load/vec4 v00000245f77fc7e0_0;
    %inv;
    %store/vec4 v00000245f77fc7e0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000245f757ea60;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f77fc7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f786f940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7871740_0, 0, 1;
    %pushi/vec4 105, 0, 8;
    %store/vec4 v00000245f786f9e0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f786f940_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245f7871740_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245f7870b60_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000245f7870b60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %delay 100, 0;
    %load/vec4 v00000245f786f9e0_0;
    %load/vec4 v00000245f7870b60_0;
    %part/s 1;
    %store/vec4 v00000245f7871740_0, 0, 1;
    %load/vec4 v00000245f7870b60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000245f7870b60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245f7871740_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 35 "$stop" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_rx_tb.v";
    "uart_rx.v";
