
STM32F401_TASK005_FreeRTOS_ISR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008224  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  080083c4  080083c4  000093c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008598  08008598  0000a06c  2**0
                  CONTENTS
  4 .ARM          00000008  08008598  08008598  00009598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085a0  080085a0  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085a0  080085a0  000095a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080085a4  080085a4  000095a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080085a8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005638  2000006c  08008614  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200056a4  08008614  0000a6a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018be4  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000373f  00000000  00000000  00022c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001640  00000000  00000000  000263c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001143  00000000  00000000  00027a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a4af  00000000  00000000  00028b43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019e7a  00000000  00000000  00042ff2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a9eb8  00000000  00000000  0005ce6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00106d24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006294  00000000  00000000  00106d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ad  00000000  00000000  0010cffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080083ac 	.word	0x080083ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080083ac 	.word	0x080083ac

080001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001e6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000270 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001fa:	d332      	bcc.n	8000262 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000200:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000202:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000204:	d314      	bcc.n	8000230 <_CheckCase2>

08000206 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000206:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000208:	19d0      	adds	r0, r2, r7
 800020a:	bf00      	nop

0800020c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000210:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000214:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000216:	d005      	beq.n	8000224 <_CSDone>
        LDRB     R3,[R1], #+1
 8000218:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800021c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000220:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000222:	d1f3      	bne.n	800020c <_LoopCopyStraight>

08000224 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000224:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000228:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800022a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800022c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800022e:	4770      	bx	lr

08000230 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000230:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000232:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000234:	d319      	bcc.n	800026a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000236:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000238:	1b12      	subs	r2, r2, r4

0800023a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800023e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000242:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000246:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000248:	d005      	beq.n	8000256 <_No2ChunkNeeded>

0800024a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000252:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyAfterWrapAround>

08000256 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000256:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800025a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800025c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000260:	4770      	bx	lr

08000262 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000262:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000264:	3801      	subs	r0, #1
        CMP      R0,R2
 8000266:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000268:	d2cd      	bcs.n	8000206 <_Case4>

0800026a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800026a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800026e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000270:	20003f88 	.word	0x20003f88
	...

08000280 <memchr>:
 8000280:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000284:	2a10      	cmp	r2, #16
 8000286:	db2b      	blt.n	80002e0 <memchr+0x60>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	d008      	beq.n	80002a0 <memchr+0x20>
 800028e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000292:	3a01      	subs	r2, #1
 8000294:	428b      	cmp	r3, r1
 8000296:	d02d      	beq.n	80002f4 <memchr+0x74>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	b342      	cbz	r2, 80002f0 <memchr+0x70>
 800029e:	d1f6      	bne.n	800028e <memchr+0xe>
 80002a0:	b4f0      	push	{r4, r5, r6, r7}
 80002a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002aa:	f022 0407 	bic.w	r4, r2, #7
 80002ae:	f07f 0700 	mvns.w	r7, #0
 80002b2:	2300      	movs	r3, #0
 80002b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002b8:	3c08      	subs	r4, #8
 80002ba:	ea85 0501 	eor.w	r5, r5, r1
 80002be:	ea86 0601 	eor.w	r6, r6, r1
 80002c2:	fa85 f547 	uadd8	r5, r5, r7
 80002c6:	faa3 f587 	sel	r5, r3, r7
 80002ca:	fa86 f647 	uadd8	r6, r6, r7
 80002ce:	faa5 f687 	sel	r6, r5, r7
 80002d2:	b98e      	cbnz	r6, 80002f8 <memchr+0x78>
 80002d4:	d1ee      	bne.n	80002b4 <memchr+0x34>
 80002d6:	bcf0      	pop	{r4, r5, r6, r7}
 80002d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002dc:	f002 0207 	and.w	r2, r2, #7
 80002e0:	b132      	cbz	r2, 80002f0 <memchr+0x70>
 80002e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e6:	3a01      	subs	r2, #1
 80002e8:	ea83 0301 	eor.w	r3, r3, r1
 80002ec:	b113      	cbz	r3, 80002f4 <memchr+0x74>
 80002ee:	d1f8      	bne.n	80002e2 <memchr+0x62>
 80002f0:	2000      	movs	r0, #0
 80002f2:	4770      	bx	lr
 80002f4:	3801      	subs	r0, #1
 80002f6:	4770      	bx	lr
 80002f8:	2d00      	cmp	r5, #0
 80002fa:	bf06      	itte	eq
 80002fc:	4635      	moveq	r5, r6
 80002fe:	3803      	subeq	r0, #3
 8000300:	3807      	subne	r0, #7
 8000302:	f015 0f01 	tst.w	r5, #1
 8000306:	d107      	bne.n	8000318 <memchr+0x98>
 8000308:	3001      	adds	r0, #1
 800030a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800030e:	bf02      	ittt	eq
 8000310:	3001      	addeq	r0, #1
 8000312:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000316:	3001      	addeq	r0, #1
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	3801      	subs	r0, #1
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295
 8000330:	f04f 30ff 	movne.w	r0, #4294967295
 8000334:	f000 b96a 	b.w	800060c <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	460c      	mov	r4, r1
 8000358:	2b00      	cmp	r3, #0
 800035a:	d14e      	bne.n	80003fa <__udivmoddi4+0xaa>
 800035c:	4694      	mov	ip, r2
 800035e:	458c      	cmp	ip, r1
 8000360:	4686      	mov	lr, r0
 8000362:	fab2 f282 	clz	r2, r2
 8000366:	d962      	bls.n	800042e <__udivmoddi4+0xde>
 8000368:	b14a      	cbz	r2, 800037e <__udivmoddi4+0x2e>
 800036a:	f1c2 0320 	rsb	r3, r2, #32
 800036e:	4091      	lsls	r1, r2
 8000370:	fa20 f303 	lsr.w	r3, r0, r3
 8000374:	fa0c fc02 	lsl.w	ip, ip, r2
 8000378:	4319      	orrs	r1, r3
 800037a:	fa00 fe02 	lsl.w	lr, r0, r2
 800037e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000382:	fa1f f68c 	uxth.w	r6, ip
 8000386:	fbb1 f4f7 	udiv	r4, r1, r7
 800038a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800038e:	fb07 1114 	mls	r1, r7, r4, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb04 f106 	mul.w	r1, r4, r6
 800039a:	4299      	cmp	r1, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x64>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f104 30ff 	add.w	r0, r4, #4294967295
 80003a6:	f080 8112 	bcs.w	80005ce <__udivmoddi4+0x27e>
 80003aa:	4299      	cmp	r1, r3
 80003ac:	f240 810f 	bls.w	80005ce <__udivmoddi4+0x27e>
 80003b0:	3c02      	subs	r4, #2
 80003b2:	4463      	add	r3, ip
 80003b4:	1a59      	subs	r1, r3, r1
 80003b6:	fa1f f38e 	uxth.w	r3, lr
 80003ba:	fbb1 f0f7 	udiv	r0, r1, r7
 80003be:	fb07 1110 	mls	r1, r7, r0, r1
 80003c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003c6:	fb00 f606 	mul.w	r6, r0, r6
 80003ca:	429e      	cmp	r6, r3
 80003cc:	d90a      	bls.n	80003e4 <__udivmoddi4+0x94>
 80003ce:	eb1c 0303 	adds.w	r3, ip, r3
 80003d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003d6:	f080 80fc 	bcs.w	80005d2 <__udivmoddi4+0x282>
 80003da:	429e      	cmp	r6, r3
 80003dc:	f240 80f9 	bls.w	80005d2 <__udivmoddi4+0x282>
 80003e0:	4463      	add	r3, ip
 80003e2:	3802      	subs	r0, #2
 80003e4:	1b9b      	subs	r3, r3, r6
 80003e6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ea:	2100      	movs	r1, #0
 80003ec:	b11d      	cbz	r5, 80003f6 <__udivmoddi4+0xa6>
 80003ee:	40d3      	lsrs	r3, r2
 80003f0:	2200      	movs	r2, #0
 80003f2:	e9c5 3200 	strd	r3, r2, [r5]
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d905      	bls.n	800040a <__udivmoddi4+0xba>
 80003fe:	b10d      	cbz	r5, 8000404 <__udivmoddi4+0xb4>
 8000400:	e9c5 0100 	strd	r0, r1, [r5]
 8000404:	2100      	movs	r1, #0
 8000406:	4608      	mov	r0, r1
 8000408:	e7f5      	b.n	80003f6 <__udivmoddi4+0xa6>
 800040a:	fab3 f183 	clz	r1, r3
 800040e:	2900      	cmp	r1, #0
 8000410:	d146      	bne.n	80004a0 <__udivmoddi4+0x150>
 8000412:	42a3      	cmp	r3, r4
 8000414:	d302      	bcc.n	800041c <__udivmoddi4+0xcc>
 8000416:	4290      	cmp	r0, r2
 8000418:	f0c0 80f0 	bcc.w	80005fc <__udivmoddi4+0x2ac>
 800041c:	1a86      	subs	r6, r0, r2
 800041e:	eb64 0303 	sbc.w	r3, r4, r3
 8000422:	2001      	movs	r0, #1
 8000424:	2d00      	cmp	r5, #0
 8000426:	d0e6      	beq.n	80003f6 <__udivmoddi4+0xa6>
 8000428:	e9c5 6300 	strd	r6, r3, [r5]
 800042c:	e7e3      	b.n	80003f6 <__udivmoddi4+0xa6>
 800042e:	2a00      	cmp	r2, #0
 8000430:	f040 8090 	bne.w	8000554 <__udivmoddi4+0x204>
 8000434:	eba1 040c 	sub.w	r4, r1, ip
 8000438:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	2101      	movs	r1, #1
 8000442:	fbb4 f6f8 	udiv	r6, r4, r8
 8000446:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800044a:	fb08 4416 	mls	r4, r8, r6, r4
 800044e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000452:	fb07 f006 	mul.w	r0, r7, r6
 8000456:	4298      	cmp	r0, r3
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x11c>
 800045a:	eb1c 0303 	adds.w	r3, ip, r3
 800045e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x11a>
 8000464:	4298      	cmp	r0, r3
 8000466:	f200 80cd 	bhi.w	8000604 <__udivmoddi4+0x2b4>
 800046a:	4626      	mov	r6, r4
 800046c:	1a1c      	subs	r4, r3, r0
 800046e:	fa1f f38e 	uxth.w	r3, lr
 8000472:	fbb4 f0f8 	udiv	r0, r4, r8
 8000476:	fb08 4410 	mls	r4, r8, r0, r4
 800047a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800047e:	fb00 f707 	mul.w	r7, r0, r7
 8000482:	429f      	cmp	r7, r3
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x148>
 8000486:	eb1c 0303 	adds.w	r3, ip, r3
 800048a:	f100 34ff 	add.w	r4, r0, #4294967295
 800048e:	d202      	bcs.n	8000496 <__udivmoddi4+0x146>
 8000490:	429f      	cmp	r7, r3
 8000492:	f200 80b0 	bhi.w	80005f6 <__udivmoddi4+0x2a6>
 8000496:	4620      	mov	r0, r4
 8000498:	1bdb      	subs	r3, r3, r7
 800049a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800049e:	e7a5      	b.n	80003ec <__udivmoddi4+0x9c>
 80004a0:	f1c1 0620 	rsb	r6, r1, #32
 80004a4:	408b      	lsls	r3, r1
 80004a6:	fa22 f706 	lsr.w	r7, r2, r6
 80004aa:	431f      	orrs	r7, r3
 80004ac:	fa20 fc06 	lsr.w	ip, r0, r6
 80004b0:	fa04 f301 	lsl.w	r3, r4, r1
 80004b4:	ea43 030c 	orr.w	r3, r3, ip
 80004b8:	40f4      	lsrs	r4, r6
 80004ba:	fa00 f801 	lsl.w	r8, r0, r1
 80004be:	0c38      	lsrs	r0, r7, #16
 80004c0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004c4:	fbb4 fef0 	udiv	lr, r4, r0
 80004c8:	fa1f fc87 	uxth.w	ip, r7
 80004cc:	fb00 441e 	mls	r4, r0, lr, r4
 80004d0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004d4:	fb0e f90c 	mul.w	r9, lr, ip
 80004d8:	45a1      	cmp	r9, r4
 80004da:	fa02 f201 	lsl.w	r2, r2, r1
 80004de:	d90a      	bls.n	80004f6 <__udivmoddi4+0x1a6>
 80004e0:	193c      	adds	r4, r7, r4
 80004e2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004e6:	f080 8084 	bcs.w	80005f2 <__udivmoddi4+0x2a2>
 80004ea:	45a1      	cmp	r9, r4
 80004ec:	f240 8081 	bls.w	80005f2 <__udivmoddi4+0x2a2>
 80004f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004f4:	443c      	add	r4, r7
 80004f6:	eba4 0409 	sub.w	r4, r4, r9
 80004fa:	fa1f f983 	uxth.w	r9, r3
 80004fe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000502:	fb00 4413 	mls	r4, r0, r3, r4
 8000506:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800050a:	fb03 fc0c 	mul.w	ip, r3, ip
 800050e:	45a4      	cmp	ip, r4
 8000510:	d907      	bls.n	8000522 <__udivmoddi4+0x1d2>
 8000512:	193c      	adds	r4, r7, r4
 8000514:	f103 30ff 	add.w	r0, r3, #4294967295
 8000518:	d267      	bcs.n	80005ea <__udivmoddi4+0x29a>
 800051a:	45a4      	cmp	ip, r4
 800051c:	d965      	bls.n	80005ea <__udivmoddi4+0x29a>
 800051e:	3b02      	subs	r3, #2
 8000520:	443c      	add	r4, r7
 8000522:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000526:	fba0 9302 	umull	r9, r3, r0, r2
 800052a:	eba4 040c 	sub.w	r4, r4, ip
 800052e:	429c      	cmp	r4, r3
 8000530:	46ce      	mov	lr, r9
 8000532:	469c      	mov	ip, r3
 8000534:	d351      	bcc.n	80005da <__udivmoddi4+0x28a>
 8000536:	d04e      	beq.n	80005d6 <__udivmoddi4+0x286>
 8000538:	b155      	cbz	r5, 8000550 <__udivmoddi4+0x200>
 800053a:	ebb8 030e 	subs.w	r3, r8, lr
 800053e:	eb64 040c 	sbc.w	r4, r4, ip
 8000542:	fa04 f606 	lsl.w	r6, r4, r6
 8000546:	40cb      	lsrs	r3, r1
 8000548:	431e      	orrs	r6, r3
 800054a:	40cc      	lsrs	r4, r1
 800054c:	e9c5 6400 	strd	r6, r4, [r5]
 8000550:	2100      	movs	r1, #0
 8000552:	e750      	b.n	80003f6 <__udivmoddi4+0xa6>
 8000554:	f1c2 0320 	rsb	r3, r2, #32
 8000558:	fa20 f103 	lsr.w	r1, r0, r3
 800055c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000560:	fa24 f303 	lsr.w	r3, r4, r3
 8000564:	4094      	lsls	r4, r2
 8000566:	430c      	orrs	r4, r1
 8000568:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800056c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000570:	fa1f f78c 	uxth.w	r7, ip
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3110 	mls	r1, r8, r0, r3
 800057c:	0c23      	lsrs	r3, r4, #16
 800057e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000582:	fb00 f107 	mul.w	r1, r0, r7
 8000586:	4299      	cmp	r1, r3
 8000588:	d908      	bls.n	800059c <__udivmoddi4+0x24c>
 800058a:	eb1c 0303 	adds.w	r3, ip, r3
 800058e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000592:	d22c      	bcs.n	80005ee <__udivmoddi4+0x29e>
 8000594:	4299      	cmp	r1, r3
 8000596:	d92a      	bls.n	80005ee <__udivmoddi4+0x29e>
 8000598:	3802      	subs	r0, #2
 800059a:	4463      	add	r3, ip
 800059c:	1a5b      	subs	r3, r3, r1
 800059e:	b2a4      	uxth	r4, r4
 80005a0:	fbb3 f1f8 	udiv	r1, r3, r8
 80005a4:	fb08 3311 	mls	r3, r8, r1, r3
 80005a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005ac:	fb01 f307 	mul.w	r3, r1, r7
 80005b0:	42a3      	cmp	r3, r4
 80005b2:	d908      	bls.n	80005c6 <__udivmoddi4+0x276>
 80005b4:	eb1c 0404 	adds.w	r4, ip, r4
 80005b8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005bc:	d213      	bcs.n	80005e6 <__udivmoddi4+0x296>
 80005be:	42a3      	cmp	r3, r4
 80005c0:	d911      	bls.n	80005e6 <__udivmoddi4+0x296>
 80005c2:	3902      	subs	r1, #2
 80005c4:	4464      	add	r4, ip
 80005c6:	1ae4      	subs	r4, r4, r3
 80005c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005cc:	e739      	b.n	8000442 <__udivmoddi4+0xf2>
 80005ce:	4604      	mov	r4, r0
 80005d0:	e6f0      	b.n	80003b4 <__udivmoddi4+0x64>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e706      	b.n	80003e4 <__udivmoddi4+0x94>
 80005d6:	45c8      	cmp	r8, r9
 80005d8:	d2ae      	bcs.n	8000538 <__udivmoddi4+0x1e8>
 80005da:	ebb9 0e02 	subs.w	lr, r9, r2
 80005de:	eb63 0c07 	sbc.w	ip, r3, r7
 80005e2:	3801      	subs	r0, #1
 80005e4:	e7a8      	b.n	8000538 <__udivmoddi4+0x1e8>
 80005e6:	4631      	mov	r1, r6
 80005e8:	e7ed      	b.n	80005c6 <__udivmoddi4+0x276>
 80005ea:	4603      	mov	r3, r0
 80005ec:	e799      	b.n	8000522 <__udivmoddi4+0x1d2>
 80005ee:	4630      	mov	r0, r6
 80005f0:	e7d4      	b.n	800059c <__udivmoddi4+0x24c>
 80005f2:	46d6      	mov	lr, sl
 80005f4:	e77f      	b.n	80004f6 <__udivmoddi4+0x1a6>
 80005f6:	4463      	add	r3, ip
 80005f8:	3802      	subs	r0, #2
 80005fa:	e74d      	b.n	8000498 <__udivmoddi4+0x148>
 80005fc:	4606      	mov	r6, r0
 80005fe:	4623      	mov	r3, r4
 8000600:	4608      	mov	r0, r1
 8000602:	e70f      	b.n	8000424 <__udivmoddi4+0xd4>
 8000604:	3e02      	subs	r6, #2
 8000606:	4463      	add	r3, ip
 8000608:	e730      	b.n	800046c <__udivmoddi4+0x11c>
 800060a:	bf00      	nop

0800060c <__aeabi_idiv0>:
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000616:	f000 fc4b 	bl	8000eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061a:	f000 f887 	bl	800072c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061e:	f000 f91b 	bl	8000858 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000622:	f000 f8ef 	bl	8000804 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //enable the cycle counter (CYCCNT register)
  DWT_CTRL |= (1<<0);
 8000626:	4b35      	ldr	r3, [pc, #212]	@ (80006fc <main+0xec>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a34      	ldr	r2, [pc, #208]	@ (80006fc <main+0xec>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	6013      	str	r3, [r2, #0]

 //SEGGER_SYSVIEW_DisableEvents(((U32)1u << 17)); //Disable Idle event

  SEGGER_UART_init(230400);
 8000632:	f44f 3061 	mov.w	r0, #230400	@ 0x38400
 8000636:	f005 f87f 	bl	8005738 <SEGGER_UART_init>

  SEGGER_SYSVIEW_Conf();
 800063a:	f004 fdeb 	bl	8005214 <SEGGER_SYSVIEW_Conf>
   //SEGGER_SYSVIEW_Start(); starting happens in segger_uart

   status = xTaskCreate(Task1_Handler, "Task_1_o_5", 200, NULL, 3, &task1_handle);
 800063e:	4b30      	ldr	r3, [pc, #192]	@ (8000700 <main+0xf0>)
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	2303      	movs	r3, #3
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2300      	movs	r3, #0
 8000648:	22c8      	movs	r2, #200	@ 0xc8
 800064a:	492e      	ldr	r1, [pc, #184]	@ (8000704 <main+0xf4>)
 800064c:	482e      	ldr	r0, [pc, #184]	@ (8000708 <main+0xf8>)
 800064e:	f002 fe6d 	bl	800332c <xTaskCreate>
 8000652:	4603      	mov	r3, r0
 8000654:	4a2d      	ldr	r2, [pc, #180]	@ (800070c <main+0xfc>)
 8000656:	6013      	str	r3, [r2, #0]
   configASSERT(status == pdPASS);
 8000658:	4b2c      	ldr	r3, [pc, #176]	@ (800070c <main+0xfc>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	2b01      	cmp	r3, #1
 800065e:	d00b      	beq.n	8000678 <main+0x68>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000664:	f383 8811 	msr	BASEPRI, r3
 8000668:	f3bf 8f6f 	isb	sy
 800066c:	f3bf 8f4f 	dsb	sy
 8000670:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000672:	bf00      	nop
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <main+0x64>

   next_task_handle = task1_handle;
 8000678:	4b21      	ldr	r3, [pc, #132]	@ (8000700 <main+0xf0>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a24      	ldr	r2, [pc, #144]	@ (8000710 <main+0x100>)
 800067e:	6013      	str	r3, [r2, #0]

   status = xTaskCreate(Task2_Handler, "Task_2_g_5", 200,  NULL, 2, &task2_handle);
 8000680:	4b24      	ldr	r3, [pc, #144]	@ (8000714 <main+0x104>)
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	2302      	movs	r3, #2
 8000686:	9300      	str	r3, [sp, #0]
 8000688:	2300      	movs	r3, #0
 800068a:	22c8      	movs	r2, #200	@ 0xc8
 800068c:	4922      	ldr	r1, [pc, #136]	@ (8000718 <main+0x108>)
 800068e:	4823      	ldr	r0, [pc, #140]	@ (800071c <main+0x10c>)
 8000690:	f002 fe4c 	bl	800332c <xTaskCreate>
 8000694:	4603      	mov	r3, r0
 8000696:	4a1d      	ldr	r2, [pc, #116]	@ (800070c <main+0xfc>)
 8000698:	6013      	str	r3, [r2, #0]
   configASSERT(status == pdPASS);
 800069a:	4b1c      	ldr	r3, [pc, #112]	@ (800070c <main+0xfc>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	2b01      	cmp	r3, #1
 80006a0:	d00b      	beq.n	80006ba <main+0xaa>
        __asm volatile
 80006a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006a6:	f383 8811 	msr	BASEPRI, r3
 80006aa:	f3bf 8f6f 	isb	sy
 80006ae:	f3bf 8f4f 	dsb	sy
 80006b2:	60bb      	str	r3, [r7, #8]
    }
 80006b4:	bf00      	nop
 80006b6:	bf00      	nop
 80006b8:	e7fd      	b.n	80006b6 <main+0xa6>

   status = xTaskCreate(Task3_Handler, "Task_3_r_5", 200, NULL, 1, &task3_handle);
 80006ba:	4b19      	ldr	r3, [pc, #100]	@ (8000720 <main+0x110>)
 80006bc:	9301      	str	r3, [sp, #4]
 80006be:	2301      	movs	r3, #1
 80006c0:	9300      	str	r3, [sp, #0]
 80006c2:	2300      	movs	r3, #0
 80006c4:	22c8      	movs	r2, #200	@ 0xc8
 80006c6:	4917      	ldr	r1, [pc, #92]	@ (8000724 <main+0x114>)
 80006c8:	4817      	ldr	r0, [pc, #92]	@ (8000728 <main+0x118>)
 80006ca:	f002 fe2f 	bl	800332c <xTaskCreate>
 80006ce:	4603      	mov	r3, r0
 80006d0:	4a0e      	ldr	r2, [pc, #56]	@ (800070c <main+0xfc>)
 80006d2:	6013      	str	r3, [r2, #0]
   configASSERT(status == pdPASS);
 80006d4:	4b0d      	ldr	r3, [pc, #52]	@ (800070c <main+0xfc>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d00b      	beq.n	80006f4 <main+0xe4>
        __asm volatile
 80006dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006e0:	f383 8811 	msr	BASEPRI, r3
 80006e4:	f3bf 8f6f 	isb	sy
 80006e8:	f3bf 8f4f 	dsb	sy
 80006ec:	607b      	str	r3, [r7, #4]
    }
 80006ee:	bf00      	nop
 80006f0:	bf00      	nop
 80006f2:	e7fd      	b.n	80006f0 <main+0xe0>

   vTaskStartScheduler(); //if the scheduler fails, this function will return.
 80006f4:	f003 f854 	bl	80037a0 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006f8:	bf00      	nop
 80006fa:	e7fd      	b.n	80006f8 <main+0xe8>
 80006fc:	e0001000 	.word	0xe0001000
 8000700:	200000d0 	.word	0x200000d0
 8000704:	080083c4 	.word	0x080083c4
 8000708:	08000959 	.word	0x08000959
 800070c:	200000e0 	.word	0x200000e0
 8000710:	200000e4 	.word	0x200000e4
 8000714:	200000d4 	.word	0x200000d4
 8000718:	080083d0 	.word	0x080083d0
 800071c:	080009ed 	.word	0x080009ed
 8000720:	200000d8 	.word	0x200000d8
 8000724:	080083dc 	.word	0x080083dc
 8000728:	08000a81 	.word	0x08000a81

0800072c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b094      	sub	sp, #80	@ 0x50
 8000730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000732:	f107 0320 	add.w	r3, r7, #32
 8000736:	2230      	movs	r2, #48	@ 0x30
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f007 f9b6 	bl	8007aac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000750:	2300      	movs	r3, #0
 8000752:	60bb      	str	r3, [r7, #8]
 8000754:	4b29      	ldr	r3, [pc, #164]	@ (80007fc <SystemClock_Config+0xd0>)
 8000756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000758:	4a28      	ldr	r2, [pc, #160]	@ (80007fc <SystemClock_Config+0xd0>)
 800075a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800075e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000760:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <SystemClock_Config+0xd0>)
 8000762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800076c:	2300      	movs	r3, #0
 800076e:	607b      	str	r3, [r7, #4]
 8000770:	4b23      	ldr	r3, [pc, #140]	@ (8000800 <SystemClock_Config+0xd4>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000778:	4a21      	ldr	r2, [pc, #132]	@ (8000800 <SystemClock_Config+0xd4>)
 800077a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800077e:	6013      	str	r3, [r2, #0]
 8000780:	4b1f      	ldr	r3, [pc, #124]	@ (8000800 <SystemClock_Config+0xd4>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800078c:	2302      	movs	r3, #2
 800078e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000790:	2301      	movs	r3, #1
 8000792:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000794:	2310      	movs	r3, #16
 8000796:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000798:	2302      	movs	r3, #2
 800079a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800079c:	2300      	movs	r3, #0
 800079e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007a0:	2308      	movs	r3, #8
 80007a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80007a4:	2354      	movs	r3, #84	@ 0x54
 80007a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a8:	2302      	movs	r3, #2
 80007aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007ac:	2304      	movs	r3, #4
 80007ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b0:	f107 0320 	add.w	r3, r7, #32
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fe7b 	bl	80014b0 <HAL_RCC_OscConfig>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007c0:	f000 f9be 	bl	8000b40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c4:	230f      	movs	r3, #15
 80007c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c8:	2302      	movs	r3, #2
 80007ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007dc:	f107 030c 	add.w	r3, r7, #12
 80007e0:	2102      	movs	r1, #2
 80007e2:	4618      	mov	r0, r3
 80007e4:	f001 f8dc 	bl	80019a0 <HAL_RCC_ClockConfig>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007ee:	f000 f9a7 	bl	8000b40 <Error_Handler>
  }
}
 80007f2:	bf00      	nop
 80007f4:	3750      	adds	r7, #80	@ 0x50
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40023800 	.word	0x40023800
 8000800:	40007000 	.word	0x40007000

08000804 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000808:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 800080a:	4a12      	ldr	r2, [pc, #72]	@ (8000854 <MX_USART2_UART_Init+0x50>)
 800080c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800080e:	4b10      	ldr	r3, [pc, #64]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 8000810:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000814:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000816:	4b0e      	ldr	r3, [pc, #56]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800081c:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000822:	4b0b      	ldr	r3, [pc, #44]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000828:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 800082a:	220c      	movs	r2, #12
 800082c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082e:	4b08      	ldr	r3, [pc, #32]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 8000836:	2200      	movs	r2, #0
 8000838:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800083a:	4805      	ldr	r0, [pc, #20]	@ (8000850 <MX_USART2_UART_Init+0x4c>)
 800083c:	f001 fd36 	bl	80022ac <HAL_UART_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000846:	f000 f97b 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000088 	.word	0x20000088
 8000854:	40004400 	.word	0x40004400

08000858 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b088      	sub	sp, #32
 800085c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	4b2a      	ldr	r3, [pc, #168]	@ (800091c <MX_GPIO_Init+0xc4>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a29      	ldr	r2, [pc, #164]	@ (800091c <MX_GPIO_Init+0xc4>)
 8000878:	f043 0304 	orr.w	r3, r3, #4
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b27      	ldr	r3, [pc, #156]	@ (800091c <MX_GPIO_Init+0xc4>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0304 	and.w	r3, r3, #4
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b23      	ldr	r3, [pc, #140]	@ (800091c <MX_GPIO_Init+0xc4>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	4a22      	ldr	r2, [pc, #136]	@ (800091c <MX_GPIO_Init+0xc4>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6313      	str	r3, [r2, #48]	@ 0x30
 800089a:	4b20      	ldr	r3, [pc, #128]	@ (800091c <MX_GPIO_Init+0xc4>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	603b      	str	r3, [r7, #0]
 80008aa:	4b1c      	ldr	r3, [pc, #112]	@ (800091c <MX_GPIO_Init+0xc4>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a1b      	ldr	r2, [pc, #108]	@ (800091c <MX_GPIO_Init+0xc4>)
 80008b0:	f043 0302 	orr.w	r3, r3, #2
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b19      	ldr	r3, [pc, #100]	@ (800091c <MX_GPIO_Init+0xc4>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0302 	and.w	r3, r3, #2
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED4_Pin|LED5_Pin, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2138      	movs	r1, #56	@ 0x38
 80008c6:	4816      	ldr	r0, [pc, #88]	@ (8000920 <MX_GPIO_Init+0xc8>)
 80008c8:	f000 fd9a 	bl	8001400 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80008cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80008d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80008d8:	2302      	movs	r3, #2
 80008da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	4619      	mov	r1, r3
 80008e2:	4810      	ldr	r0, [pc, #64]	@ (8000924 <MX_GPIO_Init+0xcc>)
 80008e4:	f000 fc08 	bl	80010f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin|LED5_Pin;
 80008e8:	2338      	movs	r3, #56	@ 0x38
 80008ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	2301      	movs	r3, #1
 80008ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f8:	f107 030c 	add.w	r3, r7, #12
 80008fc:	4619      	mov	r1, r3
 80008fe:	4808      	ldr	r0, [pc, #32]	@ (8000920 <MX_GPIO_Init+0xc8>)
 8000900:	f000 fbfa 	bl	80010f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8000904:	2200      	movs	r2, #0
 8000906:	2106      	movs	r1, #6
 8000908:	2028      	movs	r0, #40	@ 0x28
 800090a:	f000 fbcb 	bl	80010a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800090e:	2028      	movs	r0, #40	@ 0x28
 8000910:	f000 fbe4 	bl	80010dc <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000914:	bf00      	nop
 8000916:	3720      	adds	r7, #32
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40023800 	.word	0x40023800
 8000920:	40020400 	.word	0x40020400
 8000924:	40020800 	.word	0x40020800

08000928 <button_interrupt_handler>:

/* USER CODE BEGIN 4 */

void button_interrupt_handler(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af02      	add	r7, sp, #8
 traceISR_ENTER();
 800092e:	f006 fd89 	bl	8007444 <SEGGER_SYSVIEW_RecordEnterISR>
 xTaskNotifyFromISR(next_task_handle,0, eNoAction, NULL);
 8000932:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <button_interrupt_handler+0x2c>)
 8000934:	6818      	ldr	r0, [r3, #0]
 8000936:	2300      	movs	r3, #0
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	2300      	movs	r3, #0
 800093c:	9300      	str	r3, [sp, #0]
 800093e:	2300      	movs	r3, #0
 8000940:	2200      	movs	r2, #0
 8000942:	2100      	movs	r1, #0
 8000944:	f003 fd64 	bl	8004410 <xTaskGenericNotifyFromISR>
 traceISR_EXIT();
 8000948:	f006 fdbe 	bl	80074c8 <SEGGER_SYSVIEW_RecordExitISR>

}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200000e4 	.word	0x200000e4

08000958 <Task1_Handler>:




static void Task1_Handler(void* parameters){
 8000958:	b580      	push	{r7, lr}
 800095a:	b08e      	sub	sp, #56	@ 0x38
 800095c:	af02      	add	r7, sp, #8
 800095e:	6078      	str	r0, [r7, #4]

	BaseType_t status;
    char msg[30];

	while(1){
	  HAL_GPIO_TogglePin(GPIOB, LED3_Pin);
 8000960:	2108      	movs	r1, #8
 8000962:	481c      	ldr	r0, [pc, #112]	@ (80009d4 <Task1_Handler+0x7c>)
 8000964:	f000 fd65 	bl	8001432 <HAL_GPIO_TogglePin>
	  status = xTaskNotifyWait(0,0, NULL, pdMS_TO_TICKS(1000));
 8000968:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2300      	movs	r3, #0
 8000970:	2200      	movs	r2, #0
 8000972:	2100      	movs	r1, #0
 8000974:	2000      	movs	r0, #0
 8000976:	f003 fccb 	bl	8004310 <xTaskGenericNotifyWait>
 800097a:	62f8      	str	r0, [r7, #44]	@ 0x2c
	  snprintf(msg,30,"%s\n", "Toggle Led3");
 800097c:	f107 000c 	add.w	r0, r7, #12
 8000980:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <Task1_Handler+0x80>)
 8000982:	4a16      	ldr	r2, [pc, #88]	@ (80009dc <Task1_Handler+0x84>)
 8000984:	211e      	movs	r1, #30
 8000986:	f007 f84d 	bl	8007a24 <sniprintf>
	  SEGGER_SYSVIEW_PrintfTarget(msg);
 800098a:	f107 030c 	add.w	r3, r7, #12
 800098e:	4618      	mov	r0, r3
 8000990:	f006 ffaa 	bl	80078e8 <SEGGER_SYSVIEW_PrintfTarget>
	  if(status == pdTRUE){
 8000994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000996:	2b01      	cmp	r3, #1
 8000998:	d1e2      	bne.n	8000960 <Task1_Handler+0x8>
		  portENTER_CRITICAL();// to modify a variable shared with an ISR we consider this operation as a
 800099a:	f004 fadf 	bl	8004f5c <vPortEnterCritical>
		  //critical section, this function disables the interrupts with priority lower than configMAX_SYSCALL_INTERRUPT_PRIORITY.
		  next_task_handle = task2_handle;
 800099e:	4b10      	ldr	r3, [pc, #64]	@ (80009e0 <Task1_Handler+0x88>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <Task1_Handler+0x8c>)
 80009a4:	6013      	str	r3, [r2, #0]
		  portEXIT_CRITICAL();
 80009a6:	f004 fb0b 	bl	8004fc0 <vPortExitCritical>
		  snprintf(msg,30,"%s\n", "Delete task1");
 80009aa:	f107 000c 	add.w	r0, r7, #12
 80009ae:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <Task1_Handler+0x90>)
 80009b0:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <Task1_Handler+0x84>)
 80009b2:	211e      	movs	r1, #30
 80009b4:	f007 f836 	bl	8007a24 <sniprintf>
		  SEGGER_SYSVIEW_PrintfTarget(msg);
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	4618      	mov	r0, r3
 80009be:	f006 ff93 	bl	80078e8 <SEGGER_SYSVIEW_PrintfTarget>
		  HAL_GPIO_WritePin(GPIOB, LED3_Pin, GPIO_PIN_SET);
 80009c2:	2201      	movs	r2, #1
 80009c4:	2108      	movs	r1, #8
 80009c6:	4803      	ldr	r0, [pc, #12]	@ (80009d4 <Task1_Handler+0x7c>)
 80009c8:	f000 fd1a 	bl	8001400 <HAL_GPIO_WritePin>
		  vTaskDelete(NULL);
 80009cc:	2000      	movs	r0, #0
 80009ce:	f002 fe37 	bl	8003640 <vTaskDelete>
	  HAL_GPIO_TogglePin(GPIOB, LED3_Pin);
 80009d2:	e7c5      	b.n	8000960 <Task1_Handler+0x8>
 80009d4:	40020400 	.word	0x40020400
 80009d8:	080083e8 	.word	0x080083e8
 80009dc:	080083f4 	.word	0x080083f4
 80009e0:	200000d4 	.word	0x200000d4
 80009e4:	200000e4 	.word	0x200000e4
 80009e8:	080083f8 	.word	0x080083f8

080009ec <Task2_Handler>:


}

static void Task2_Handler(void* parameters)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08e      	sub	sp, #56	@ 0x38
 80009f0:	af02      	add	r7, sp, #8
 80009f2:	6078      	str	r0, [r7, #4]
	BaseType_t status;
    char msg[30];


		while(1){
		  HAL_GPIO_TogglePin(GPIOB, LED4_Pin);
 80009f4:	2110      	movs	r1, #16
 80009f6:	481c      	ldr	r0, [pc, #112]	@ (8000a68 <Task2_Handler+0x7c>)
 80009f8:	f000 fd1b 	bl	8001432 <HAL_GPIO_TogglePin>
		  status = xTaskNotifyWait(0,0, NULL, pdMS_TO_TICKS(800));
 80009fc:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000a00:	9300      	str	r3, [sp, #0]
 8000a02:	2300      	movs	r3, #0
 8000a04:	2200      	movs	r2, #0
 8000a06:	2100      	movs	r1, #0
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f003 fc81 	bl	8004310 <xTaskGenericNotifyWait>
 8000a0e:	62f8      	str	r0, [r7, #44]	@ 0x2c
		  snprintf(msg,30,"%s\n", "Toggle Led4");
 8000a10:	f107 000c 	add.w	r0, r7, #12
 8000a14:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <Task2_Handler+0x80>)
 8000a16:	4a16      	ldr	r2, [pc, #88]	@ (8000a70 <Task2_Handler+0x84>)
 8000a18:	211e      	movs	r1, #30
 8000a1a:	f007 f803 	bl	8007a24 <sniprintf>
		  SEGGER_SYSVIEW_PrintfTarget(msg);
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	4618      	mov	r0, r3
 8000a24:	f006 ff60 	bl	80078e8 <SEGGER_SYSVIEW_PrintfTarget>
		  if(status == pdTRUE){
 8000a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d1e2      	bne.n	80009f4 <Task2_Handler+0x8>
			  portENTER_CRITICAL();// to modify a variable shared with an ISR we consider this operation as a
 8000a2e:	f004 fa95 	bl	8004f5c <vPortEnterCritical>
			  next_task_handle = task3_handle;
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <Task2_Handler+0x88>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a10      	ldr	r2, [pc, #64]	@ (8000a78 <Task2_Handler+0x8c>)
 8000a38:	6013      	str	r3, [r2, #0]
			  portEXIT_CRITICAL();
 8000a3a:	f004 fac1 	bl	8004fc0 <vPortExitCritical>
			  snprintf(msg,30,"%s\n", "Delete task2");
 8000a3e:	f107 000c 	add.w	r0, r7, #12
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <Task2_Handler+0x90>)
 8000a44:	4a0a      	ldr	r2, [pc, #40]	@ (8000a70 <Task2_Handler+0x84>)
 8000a46:	211e      	movs	r1, #30
 8000a48:	f006 ffec 	bl	8007a24 <sniprintf>
			  SEGGER_SYSVIEW_PrintfTarget(msg);
 8000a4c:	f107 030c 	add.w	r3, r7, #12
 8000a50:	4618      	mov	r0, r3
 8000a52:	f006 ff49 	bl	80078e8 <SEGGER_SYSVIEW_PrintfTarget>
			  HAL_GPIO_WritePin(GPIOB, LED4_Pin, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	2110      	movs	r1, #16
 8000a5a:	4803      	ldr	r0, [pc, #12]	@ (8000a68 <Task2_Handler+0x7c>)
 8000a5c:	f000 fcd0 	bl	8001400 <HAL_GPIO_WritePin>
			  vTaskDelete(NULL);
 8000a60:	2000      	movs	r0, #0
 8000a62:	f002 fded 	bl	8003640 <vTaskDelete>
		  HAL_GPIO_TogglePin(GPIOB, LED4_Pin);
 8000a66:	e7c5      	b.n	80009f4 <Task2_Handler+0x8>
 8000a68:	40020400 	.word	0x40020400
 8000a6c:	08008408 	.word	0x08008408
 8000a70:	080083f4 	.word	0x080083f4
 8000a74:	200000d8 	.word	0x200000d8
 8000a78:	200000e4 	.word	0x200000e4
 8000a7c:	08008414 	.word	0x08008414

08000a80 <Task3_Handler>:
		}

}

static void Task3_Handler(void* parameters)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08e      	sub	sp, #56	@ 0x38
 8000a84:	af02      	add	r7, sp, #8
 8000a86:	6078      	str	r0, [r7, #4]
	BaseType_t status;
    char msg[30];

		while(1){
		  HAL_GPIO_TogglePin(GPIOB, LED5_Pin);
 8000a88:	2120      	movs	r1, #32
 8000a8a:	481e      	ldr	r0, [pc, #120]	@ (8000b04 <Task3_Handler+0x84>)
 8000a8c:	f000 fcd1 	bl	8001432 <HAL_GPIO_TogglePin>
		  status = xTaskNotifyWait(0,0, NULL, pdMS_TO_TICKS(400));
 8000a90:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000a94:	9300      	str	r3, [sp, #0]
 8000a96:	2300      	movs	r3, #0
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	f003 fc37 	bl	8004310 <xTaskGenericNotifyWait>
 8000aa2:	62f8      	str	r0, [r7, #44]	@ 0x2c
		  snprintf(msg,30,"%s\n", "Toggle Led5");
 8000aa4:	f107 000c 	add.w	r0, r7, #12
 8000aa8:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <Task3_Handler+0x88>)
 8000aaa:	4a18      	ldr	r2, [pc, #96]	@ (8000b0c <Task3_Handler+0x8c>)
 8000aac:	211e      	movs	r1, #30
 8000aae:	f006 ffb9 	bl	8007a24 <sniprintf>
		  SEGGER_SYSVIEW_PrintfTarget(msg);
 8000ab2:	f107 030c 	add.w	r3, r7, #12
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f006 ff16 	bl	80078e8 <SEGGER_SYSVIEW_PrintfTarget>
		  if(status == pdTRUE){
 8000abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d1e2      	bne.n	8000a88 <Task3_Handler+0x8>
			  portENTER_CRITICAL();// to modify a variable shared with an ISR we consider this operation as a
 8000ac2:	f004 fa4b 	bl	8004f5c <vPortEnterCritical>
			  next_task_handle = NULL;
 8000ac6:	4b12      	ldr	r3, [pc, #72]	@ (8000b10 <Task3_Handler+0x90>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
			  portEXIT_CRITICAL();
 8000acc:	f004 fa78 	bl	8004fc0 <vPortExitCritical>
			  snprintf(msg,30,"%s\n", "Delete task3");
 8000ad0:	f107 000c 	add.w	r0, r7, #12
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b14 <Task3_Handler+0x94>)
 8000ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8000b0c <Task3_Handler+0x8c>)
 8000ad8:	211e      	movs	r1, #30
 8000ada:	f006 ffa3 	bl	8007a24 <sniprintf>
			  SEGGER_SYSVIEW_PrintfTarget(msg);
 8000ade:	f107 030c 	add.w	r3, r7, #12
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f006 ff00 	bl	80078e8 <SEGGER_SYSVIEW_PrintfTarget>
			  HAL_GPIO_WritePin(GPIOB, LED5_Pin, GPIO_PIN_SET);
 8000ae8:	2201      	movs	r2, #1
 8000aea:	2120      	movs	r1, #32
 8000aec:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <Task3_Handler+0x84>)
 8000aee:	f000 fc87 	bl	8001400 <HAL_GPIO_WritePin>
			  vTaskDelete(task_btn_handle);
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <Task3_Handler+0x98>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f002 fda2 	bl	8003640 <vTaskDelete>
			  vTaskDelete(NULL);
 8000afc:	2000      	movs	r0, #0
 8000afe:	f002 fd9f 	bl	8003640 <vTaskDelete>
		  HAL_GPIO_TogglePin(GPIOB, LED5_Pin);
 8000b02:	e7c1      	b.n	8000a88 <Task3_Handler+0x8>
 8000b04:	40020400 	.word	0x40020400
 8000b08:	08008424 	.word	0x08008424
 8000b0c:	080083f4 	.word	0x080083f4
 8000b10:	200000e4 	.word	0x200000e4
 8000b14:	08008430 	.word	0x08008430
 8000b18:	200000dc 	.word	0x200000dc

08000b1c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a04      	ldr	r2, [pc, #16]	@ (8000b3c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d101      	bne.n	8000b32 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b2e:	f000 f9e1 	bl	8000ef4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40000c00 	.word	0x40000c00

08000b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b44:	b672      	cpsid	i
}
 8000b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <Error_Handler+0x8>

08000b4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f003 0307 	and.w	r3, r3, #7
 8000b5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b90 <__NVIC_SetPriorityGrouping+0x44>)
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b62:	68ba      	ldr	r2, [r7, #8]
 8000b64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b68:	4013      	ands	r3, r2
 8000b6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b7e:	4a04      	ldr	r2, [pc, #16]	@ (8000b90 <__NVIC_SetPriorityGrouping+0x44>)
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	60d3      	str	r3, [r2, #12]
}
 8000b84:	bf00      	nop
 8000b86:	3714      	adds	r7, #20
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	607b      	str	r3, [r7, #4]
 8000b9e:	4b10      	ldr	r3, [pc, #64]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ba2:	4a0f      	ldr	r2, [pc, #60]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000ba4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ba8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000baa:	4b0d      	ldr	r3, [pc, #52]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bb2:	607b      	str	r3, [r7, #4]
 8000bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	603b      	str	r3, [r7, #0]
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bbe:	4a08      	ldr	r2, [pc, #32]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000bc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bc6:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bce:	603b      	str	r3, [r7, #0]
 8000bd0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  NVIC_SetPriorityGrouping( 0 );
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f7ff ffba 	bl	8000b4c <__NVIC_SetPriorityGrouping>
  /* USER CODE END MspInit 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40023800 	.word	0x40023800

08000be4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08a      	sub	sp, #40	@ 0x28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a19      	ldr	r2, [pc, #100]	@ (8000c68 <HAL_UART_MspInit+0x84>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d12b      	bne.n	8000c5e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
 8000c0a:	4b18      	ldr	r3, [pc, #96]	@ (8000c6c <HAL_UART_MspInit+0x88>)
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0e:	4a17      	ldr	r2, [pc, #92]	@ (8000c6c <HAL_UART_MspInit+0x88>)
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c14:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c16:	4b15      	ldr	r3, [pc, #84]	@ (8000c6c <HAL_UART_MspInit+0x88>)
 8000c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	4b11      	ldr	r3, [pc, #68]	@ (8000c6c <HAL_UART_MspInit+0x88>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a10      	ldr	r2, [pc, #64]	@ (8000c6c <HAL_UART_MspInit+0x88>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b0e      	ldr	r3, [pc, #56]	@ (8000c6c <HAL_UART_MspInit+0x88>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c3e:	230c      	movs	r3, #12
 8000c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c4e:	2307      	movs	r3, #7
 8000c50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c52:	f107 0314 	add.w	r3, r7, #20
 8000c56:	4619      	mov	r1, r3
 8000c58:	4805      	ldr	r0, [pc, #20]	@ (8000c70 <HAL_UART_MspInit+0x8c>)
 8000c5a:	f000 fa4d 	bl	80010f8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c5e:	bf00      	nop
 8000c60:	3728      	adds	r7, #40	@ 0x28
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40004400 	.word	0x40004400
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40020000 	.word	0x40020000

08000c74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08e      	sub	sp, #56	@ 0x38
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c80:	2300      	movs	r3, #0
 8000c82:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	4b33      	ldr	r3, [pc, #204]	@ (8000d58 <HAL_InitTick+0xe4>)
 8000c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8c:	4a32      	ldr	r2, [pc, #200]	@ (8000d58 <HAL_InitTick+0xe4>)
 8000c8e:	f043 0308 	orr.w	r3, r3, #8
 8000c92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c94:	4b30      	ldr	r3, [pc, #192]	@ (8000d58 <HAL_InitTick+0xe4>)
 8000c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c98:	f003 0308 	and.w	r3, r3, #8
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ca0:	f107 0210 	add.w	r2, r7, #16
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	4611      	mov	r1, r2
 8000caa:	4618      	mov	r0, r3
 8000cac:	f001 f858 	bl	8001d60 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000cb0:	6a3b      	ldr	r3, [r7, #32]
 8000cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d103      	bne.n	8000cc2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cba:	f001 f829 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 8000cbe:	6378      	str	r0, [r7, #52]	@ 0x34
 8000cc0:	e004      	b.n	8000ccc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000cc2:	f001 f825 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cce:	4a23      	ldr	r2, [pc, #140]	@ (8000d5c <HAL_InitTick+0xe8>)
 8000cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd4:	0c9b      	lsrs	r3, r3, #18
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8000cda:	4b21      	ldr	r3, [pc, #132]	@ (8000d60 <HAL_InitTick+0xec>)
 8000cdc:	4a21      	ldr	r2, [pc, #132]	@ (8000d64 <HAL_InitTick+0xf0>)
 8000cde:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d60 <HAL_InitTick+0xec>)
 8000ce2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ce6:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8000ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8000d60 <HAL_InitTick+0xec>)
 8000cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cec:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000cee:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <HAL_InitTick+0xec>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <HAL_InitTick+0xec>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfa:	4b19      	ldr	r3, [pc, #100]	@ (8000d60 <HAL_InitTick+0xec>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8000d00:	4817      	ldr	r0, [pc, #92]	@ (8000d60 <HAL_InitTick+0xec>)
 8000d02:	f001 f85f 	bl	8001dc4 <HAL_TIM_Base_Init>
 8000d06:	4603      	mov	r3, r0
 8000d08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d0c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d11b      	bne.n	8000d4c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8000d14:	4812      	ldr	r0, [pc, #72]	@ (8000d60 <HAL_InitTick+0xec>)
 8000d16:	f001 f8af 	bl	8001e78 <HAL_TIM_Base_Start_IT>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000d20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d111      	bne.n	8000d4c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000d28:	2032      	movs	r0, #50	@ 0x32
 8000d2a:	f000 f9d7 	bl	80010dc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	d808      	bhi.n	8000d46 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8000d34:	2200      	movs	r2, #0
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	2032      	movs	r0, #50	@ 0x32
 8000d3a:	f000 f9b3 	bl	80010a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d68 <HAL_InitTick+0xf4>)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6013      	str	r3, [r2, #0]
 8000d44:	e002      	b.n	8000d4c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3738      	adds	r7, #56	@ 0x38
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	431bde83 	.word	0x431bde83
 8000d60:	200000e8 	.word	0x200000e8
 8000d64:	40000c00 	.word	0x40000c00
 8000d68:	20000004 	.word	0x20000004

08000d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <NMI_Handler+0x4>

08000d74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <HardFault_Handler+0x4>

08000d7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <MemManage_Handler+0x4>

08000d84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <BusFault_Handler+0x4>

08000d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <UsageFault_Handler+0x4>

08000d94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	 button_interrupt_handler();
 8000da6:	f7ff fdbf 	bl	8000928 <button_interrupt_handler>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8000daa:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000dae:	f000 fb5b 	bl	8001468 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
	...

08000db8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000dbc:	4802      	ldr	r0, [pc, #8]	@ (8000dc8 <TIM5_IRQHandler+0x10>)
 8000dbe:	f001 f8bd 	bl	8001f3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200000e8 	.word	0x200000e8

08000dcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd4:	4a14      	ldr	r2, [pc, #80]	@ (8000e28 <_sbrk+0x5c>)
 8000dd6:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <_sbrk+0x60>)
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000de0:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <_sbrk+0x64>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d102      	bne.n	8000dee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <_sbrk+0x64>)
 8000dea:	4a12      	ldr	r2, [pc, #72]	@ (8000e34 <_sbrk+0x68>)
 8000dec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <_sbrk+0x64>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4413      	add	r3, r2
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d207      	bcs.n	8000e0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dfc:	f006 fe5e 	bl	8007abc <__errno>
 8000e00:	4603      	mov	r3, r0
 8000e02:	220c      	movs	r2, #12
 8000e04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0a:	e009      	b.n	8000e20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e0c:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <_sbrk+0x64>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e12:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <_sbrk+0x64>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4413      	add	r3, r2
 8000e1a:	4a05      	ldr	r2, [pc, #20]	@ (8000e30 <_sbrk+0x64>)
 8000e1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	20010000 	.word	0x20010000
 8000e2c:	00000400 	.word	0x00000400
 8000e30:	20000130 	.word	0x20000130
 8000e34:	200056a8 	.word	0x200056a8

08000e38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <SystemInit+0x20>)
 8000e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e42:	4a05      	ldr	r2, [pc, #20]	@ (8000e58 <SystemInit+0x20>)
 8000e44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e94 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e60:	f7ff ffea 	bl	8000e38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e64:	480c      	ldr	r0, [pc, #48]	@ (8000e98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e66:	490d      	ldr	r1, [pc, #52]	@ (8000e9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e6c:	e002      	b.n	8000e74 <LoopCopyDataInit>

08000e6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e72:	3304      	adds	r3, #4

08000e74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e78:	d3f9      	bcc.n	8000e6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ea8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e80:	e001      	b.n	8000e86 <LoopFillZerobss>

08000e82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e84:	3204      	adds	r2, #4

08000e86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e88:	d3fb      	bcc.n	8000e82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e8a:	f006 fe1d 	bl	8007ac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e8e:	f7ff fbbf 	bl	8000610 <main>
  bx  lr    
 8000e92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e94:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e9c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000ea0:	080085a8 	.word	0x080085a8
  ldr r2, =_sbss
 8000ea4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ea8:	200056a4 	.word	0x200056a4

08000eac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eac:	e7fe      	b.n	8000eac <ADC_IRQHandler>
	...

08000eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <HAL_Init+0x40>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef0 <HAL_Init+0x40>)
 8000eba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <HAL_Init+0x40>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef0 <HAL_Init+0x40>)
 8000ec6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ecc:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <HAL_Init+0x40>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a07      	ldr	r2, [pc, #28]	@ (8000ef0 <HAL_Init+0x40>)
 8000ed2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed8:	2003      	movs	r0, #3
 8000eda:	f000 f8d8 	bl	800108e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ede:	200f      	movs	r0, #15
 8000ee0:	f7ff fec8 	bl	8000c74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ee4:	f7ff fe56 	bl	8000b94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023c00 	.word	0x40023c00

08000ef4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <HAL_IncTick+0x20>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	461a      	mov	r2, r3
 8000efe:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <HAL_IncTick+0x24>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4413      	add	r3, r2
 8000f04:	4a04      	ldr	r2, [pc, #16]	@ (8000f18 <HAL_IncTick+0x24>)
 8000f06:	6013      	str	r3, [r2, #0]
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	20000008 	.word	0x20000008
 8000f18:	20000134 	.word	0x20000134

08000f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f20:	4b03      	ldr	r3, [pc, #12]	@ (8000f30 <HAL_GetTick+0x14>)
 8000f22:	681b      	ldr	r3, [r3, #0]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000134 	.word	0x20000134

08000f34 <__NVIC_SetPriorityGrouping>:
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f44:	4b0c      	ldr	r3, [pc, #48]	@ (8000f78 <__NVIC_SetPriorityGrouping+0x44>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f50:	4013      	ands	r3, r2
 8000f52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f66:	4a04      	ldr	r2, [pc, #16]	@ (8000f78 <__NVIC_SetPriorityGrouping+0x44>)
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	60d3      	str	r3, [r2, #12]
}
 8000f6c:	bf00      	nop
 8000f6e:	3714      	adds	r7, #20
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f80:	4b04      	ldr	r3, [pc, #16]	@ (8000f94 <__NVIC_GetPriorityGrouping+0x18>)
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	0a1b      	lsrs	r3, r3, #8
 8000f86:	f003 0307 	and.w	r3, r3, #7
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	db0b      	blt.n	8000fc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	f003 021f 	and.w	r2, r3, #31
 8000fb0:	4907      	ldr	r1, [pc, #28]	@ (8000fd0 <__NVIC_EnableIRQ+0x38>)
 8000fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb6:	095b      	lsrs	r3, r3, #5
 8000fb8:	2001      	movs	r0, #1
 8000fba:	fa00 f202 	lsl.w	r2, r0, r2
 8000fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	e000e100 	.word	0xe000e100

08000fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	6039      	str	r1, [r7, #0]
 8000fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	db0a      	blt.n	8000ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	490c      	ldr	r1, [pc, #48]	@ (8001020 <__NVIC_SetPriority+0x4c>)
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	0112      	lsls	r2, r2, #4
 8000ff4:	b2d2      	uxtb	r2, r2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ffc:	e00a      	b.n	8001014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	b2da      	uxtb	r2, r3
 8001002:	4908      	ldr	r1, [pc, #32]	@ (8001024 <__NVIC_SetPriority+0x50>)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	f003 030f 	and.w	r3, r3, #15
 800100a:	3b04      	subs	r3, #4
 800100c:	0112      	lsls	r2, r2, #4
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	440b      	add	r3, r1
 8001012:	761a      	strb	r2, [r3, #24]
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000e100 	.word	0xe000e100
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001028:	b480      	push	{r7}
 800102a:	b089      	sub	sp, #36	@ 0x24
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	f1c3 0307 	rsb	r3, r3, #7
 8001042:	2b04      	cmp	r3, #4
 8001044:	bf28      	it	cs
 8001046:	2304      	movcs	r3, #4
 8001048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	3304      	adds	r3, #4
 800104e:	2b06      	cmp	r3, #6
 8001050:	d902      	bls.n	8001058 <NVIC_EncodePriority+0x30>
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3b03      	subs	r3, #3
 8001056:	e000      	b.n	800105a <NVIC_EncodePriority+0x32>
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800105c:	f04f 32ff 	mov.w	r2, #4294967295
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43da      	mvns	r2, r3
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	401a      	ands	r2, r3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001070:	f04f 31ff 	mov.w	r1, #4294967295
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	fa01 f303 	lsl.w	r3, r1, r3
 800107a:	43d9      	mvns	r1, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001080:	4313      	orrs	r3, r2
         );
}
 8001082:	4618      	mov	r0, r3
 8001084:	3724      	adds	r7, #36	@ 0x24
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr

0800108e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff ff4c 	bl	8000f34 <__NVIC_SetPriorityGrouping>
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	60b9      	str	r1, [r7, #8]
 80010ae:	607a      	str	r2, [r7, #4]
 80010b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b6:	f7ff ff61 	bl	8000f7c <__NVIC_GetPriorityGrouping>
 80010ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	68b9      	ldr	r1, [r7, #8]
 80010c0:	6978      	ldr	r0, [r7, #20]
 80010c2:	f7ff ffb1 	bl	8001028 <NVIC_EncodePriority>
 80010c6:	4602      	mov	r2, r0
 80010c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ff80 	bl	8000fd4 <__NVIC_SetPriority>
}
 80010d4:	bf00      	nop
 80010d6:	3718      	adds	r7, #24
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff ff54 	bl	8000f98 <__NVIC_EnableIRQ>
}
 80010f0:	bf00      	nop
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b089      	sub	sp, #36	@ 0x24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800110a:	2300      	movs	r3, #0
 800110c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
 8001112:	e159      	b.n	80013c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001114:	2201      	movs	r2, #1
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	429a      	cmp	r2, r3
 800112e:	f040 8148 	bne.w	80013c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 0303 	and.w	r3, r3, #3
 800113a:	2b01      	cmp	r3, #1
 800113c:	d005      	beq.n	800114a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001146:	2b02      	cmp	r3, #2
 8001148:	d130      	bne.n	80011ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	2203      	movs	r2, #3
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4013      	ands	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	68da      	ldr	r2, [r3, #12]
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	4313      	orrs	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001180:	2201      	movs	r2, #1
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	43db      	mvns	r3, r3
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4013      	ands	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	091b      	lsrs	r3, r3, #4
 8001196:	f003 0201 	and.w	r2, r3, #1
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f003 0303 	and.w	r3, r3, #3
 80011b4:	2b03      	cmp	r3, #3
 80011b6:	d017      	beq.n	80011e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	2203      	movs	r2, #3
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	689a      	ldr	r2, [r3, #8]
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	4313      	orrs	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 0303 	and.w	r3, r3, #3
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d123      	bne.n	800123c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	08da      	lsrs	r2, r3, #3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3208      	adds	r2, #8
 80011fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001200:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	f003 0307 	and.w	r3, r3, #7
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	220f      	movs	r2, #15
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	691a      	ldr	r2, [r3, #16]
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	08da      	lsrs	r2, r3, #3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3208      	adds	r2, #8
 8001236:	69b9      	ldr	r1, [r7, #24]
 8001238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	2203      	movs	r2, #3
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f003 0203 	and.w	r2, r3, #3
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001278:	2b00      	cmp	r3, #0
 800127a:	f000 80a2 	beq.w	80013c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	4b57      	ldr	r3, [pc, #348]	@ (80013e0 <HAL_GPIO_Init+0x2e8>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001286:	4a56      	ldr	r2, [pc, #344]	@ (80013e0 <HAL_GPIO_Init+0x2e8>)
 8001288:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800128c:	6453      	str	r3, [r2, #68]	@ 0x44
 800128e:	4b54      	ldr	r3, [pc, #336]	@ (80013e0 <HAL_GPIO_Init+0x2e8>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001292:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800129a:	4a52      	ldr	r2, [pc, #328]	@ (80013e4 <HAL_GPIO_Init+0x2ec>)
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	089b      	lsrs	r3, r3, #2
 80012a0:	3302      	adds	r3, #2
 80012a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	f003 0303 	and.w	r3, r3, #3
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	220f      	movs	r2, #15
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	43db      	mvns	r3, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4013      	ands	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a49      	ldr	r2, [pc, #292]	@ (80013e8 <HAL_GPIO_Init+0x2f0>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d019      	beq.n	80012fa <HAL_GPIO_Init+0x202>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a48      	ldr	r2, [pc, #288]	@ (80013ec <HAL_GPIO_Init+0x2f4>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d013      	beq.n	80012f6 <HAL_GPIO_Init+0x1fe>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a47      	ldr	r2, [pc, #284]	@ (80013f0 <HAL_GPIO_Init+0x2f8>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d00d      	beq.n	80012f2 <HAL_GPIO_Init+0x1fa>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a46      	ldr	r2, [pc, #280]	@ (80013f4 <HAL_GPIO_Init+0x2fc>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d007      	beq.n	80012ee <HAL_GPIO_Init+0x1f6>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a45      	ldr	r2, [pc, #276]	@ (80013f8 <HAL_GPIO_Init+0x300>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d101      	bne.n	80012ea <HAL_GPIO_Init+0x1f2>
 80012e6:	2304      	movs	r3, #4
 80012e8:	e008      	b.n	80012fc <HAL_GPIO_Init+0x204>
 80012ea:	2307      	movs	r3, #7
 80012ec:	e006      	b.n	80012fc <HAL_GPIO_Init+0x204>
 80012ee:	2303      	movs	r3, #3
 80012f0:	e004      	b.n	80012fc <HAL_GPIO_Init+0x204>
 80012f2:	2302      	movs	r3, #2
 80012f4:	e002      	b.n	80012fc <HAL_GPIO_Init+0x204>
 80012f6:	2301      	movs	r3, #1
 80012f8:	e000      	b.n	80012fc <HAL_GPIO_Init+0x204>
 80012fa:	2300      	movs	r3, #0
 80012fc:	69fa      	ldr	r2, [r7, #28]
 80012fe:	f002 0203 	and.w	r2, r2, #3
 8001302:	0092      	lsls	r2, r2, #2
 8001304:	4093      	lsls	r3, r2
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4313      	orrs	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800130c:	4935      	ldr	r1, [pc, #212]	@ (80013e4 <HAL_GPIO_Init+0x2ec>)
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	089b      	lsrs	r3, r3, #2
 8001312:	3302      	adds	r3, #2
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800131a:	4b38      	ldr	r3, [pc, #224]	@ (80013fc <HAL_GPIO_Init+0x304>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	43db      	mvns	r3, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4013      	ands	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	4313      	orrs	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800133e:	4a2f      	ldr	r2, [pc, #188]	@ (80013fc <HAL_GPIO_Init+0x304>)
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001344:	4b2d      	ldr	r3, [pc, #180]	@ (80013fc <HAL_GPIO_Init+0x304>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	43db      	mvns	r3, r3
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4013      	ands	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001368:	4a24      	ldr	r2, [pc, #144]	@ (80013fc <HAL_GPIO_Init+0x304>)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800136e:	4b23      	ldr	r3, [pc, #140]	@ (80013fc <HAL_GPIO_Init+0x304>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	43db      	mvns	r3, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4013      	ands	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001392:	4a1a      	ldr	r2, [pc, #104]	@ (80013fc <HAL_GPIO_Init+0x304>)
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001398:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <HAL_GPIO_Init+0x304>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013bc:	4a0f      	ldr	r2, [pc, #60]	@ (80013fc <HAL_GPIO_Init+0x304>)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3301      	adds	r3, #1
 80013c6:	61fb      	str	r3, [r7, #28]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	2b0f      	cmp	r3, #15
 80013cc:	f67f aea2 	bls.w	8001114 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d0:	bf00      	nop
 80013d2:	bf00      	nop
 80013d4:	3724      	adds	r7, #36	@ 0x24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40013800 	.word	0x40013800
 80013e8:	40020000 	.word	0x40020000
 80013ec:	40020400 	.word	0x40020400
 80013f0:	40020800 	.word	0x40020800
 80013f4:	40020c00 	.word	0x40020c00
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40013c00 	.word	0x40013c00

08001400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	807b      	strh	r3, [r7, #2]
 800140c:	4613      	mov	r3, r2
 800140e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001410:	787b      	ldrb	r3, [r7, #1]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d003      	beq.n	800141e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001416:	887a      	ldrh	r2, [r7, #2]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800141c:	e003      	b.n	8001426 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800141e:	887b      	ldrh	r3, [r7, #2]
 8001420:	041a      	lsls	r2, r3, #16
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	619a      	str	r2, [r3, #24]
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr

08001432 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001432:	b480      	push	{r7}
 8001434:	b085      	sub	sp, #20
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
 800143a:	460b      	mov	r3, r1
 800143c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001444:	887a      	ldrh	r2, [r7, #2]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	4013      	ands	r3, r2
 800144a:	041a      	lsls	r2, r3, #16
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	43d9      	mvns	r1, r3
 8001450:	887b      	ldrh	r3, [r7, #2]
 8001452:	400b      	ands	r3, r1
 8001454:	431a      	orrs	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	619a      	str	r2, [r3, #24]
}
 800145a:	bf00      	nop
 800145c:	3714      	adds	r7, #20
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
	...

08001468 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001472:	4b08      	ldr	r3, [pc, #32]	@ (8001494 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001474:	695a      	ldr	r2, [r3, #20]
 8001476:	88fb      	ldrh	r3, [r7, #6]
 8001478:	4013      	ands	r3, r2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d006      	beq.n	800148c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800147e:	4a05      	ldr	r2, [pc, #20]	@ (8001494 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001480:	88fb      	ldrh	r3, [r7, #6]
 8001482:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f806 	bl	8001498 <HAL_GPIO_EXTI_Callback>
  }
}
 800148c:	bf00      	nop
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40013c00 	.word	0x40013c00

08001498 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
	...

080014b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d101      	bne.n	80014c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e267      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d075      	beq.n	80015ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80014ce:	4b88      	ldr	r3, [pc, #544]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f003 030c 	and.w	r3, r3, #12
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	d00c      	beq.n	80014f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014da:	4b85      	ldr	r3, [pc, #532]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80014e2:	2b08      	cmp	r3, #8
 80014e4:	d112      	bne.n	800150c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014e6:	4b82      	ldr	r3, [pc, #520]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80014f2:	d10b      	bne.n	800150c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f4:	4b7e      	ldr	r3, [pc, #504]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d05b      	beq.n	80015b8 <HAL_RCC_OscConfig+0x108>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d157      	bne.n	80015b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e242      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001514:	d106      	bne.n	8001524 <HAL_RCC_OscConfig+0x74>
 8001516:	4b76      	ldr	r3, [pc, #472]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a75      	ldr	r2, [pc, #468]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 800151c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001520:	6013      	str	r3, [r2, #0]
 8001522:	e01d      	b.n	8001560 <HAL_RCC_OscConfig+0xb0>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800152c:	d10c      	bne.n	8001548 <HAL_RCC_OscConfig+0x98>
 800152e:	4b70      	ldr	r3, [pc, #448]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a6f      	ldr	r2, [pc, #444]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001534:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001538:	6013      	str	r3, [r2, #0]
 800153a:	4b6d      	ldr	r3, [pc, #436]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a6c      	ldr	r2, [pc, #432]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001544:	6013      	str	r3, [r2, #0]
 8001546:	e00b      	b.n	8001560 <HAL_RCC_OscConfig+0xb0>
 8001548:	4b69      	ldr	r3, [pc, #420]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a68      	ldr	r2, [pc, #416]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 800154e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001552:	6013      	str	r3, [r2, #0]
 8001554:	4b66      	ldr	r3, [pc, #408]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a65      	ldr	r2, [pc, #404]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 800155a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800155e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d013      	beq.n	8001590 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001568:	f7ff fcd8 	bl	8000f1c <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001570:	f7ff fcd4 	bl	8000f1c <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b64      	cmp	r3, #100	@ 0x64
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e207      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001582:	4b5b      	ldr	r3, [pc, #364]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d0f0      	beq.n	8001570 <HAL_RCC_OscConfig+0xc0>
 800158e:	e014      	b.n	80015ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001590:	f7ff fcc4 	bl	8000f1c <HAL_GetTick>
 8001594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001596:	e008      	b.n	80015aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001598:	f7ff fcc0 	bl	8000f1c <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	2b64      	cmp	r3, #100	@ 0x64
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e1f3      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015aa:	4b51      	ldr	r3, [pc, #324]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f0      	bne.n	8001598 <HAL_RCC_OscConfig+0xe8>
 80015b6:	e000      	b.n	80015ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d063      	beq.n	800168e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80015c6:	4b4a      	ldr	r3, [pc, #296]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 030c 	and.w	r3, r3, #12
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d00b      	beq.n	80015ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015d2:	4b47      	ldr	r3, [pc, #284]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80015da:	2b08      	cmp	r3, #8
 80015dc:	d11c      	bne.n	8001618 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015de:	4b44      	ldr	r3, [pc, #272]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d116      	bne.n	8001618 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ea:	4b41      	ldr	r3, [pc, #260]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d005      	beq.n	8001602 <HAL_RCC_OscConfig+0x152>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d001      	beq.n	8001602 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e1c7      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001602:	4b3b      	ldr	r3, [pc, #236]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	691b      	ldr	r3, [r3, #16]
 800160e:	00db      	lsls	r3, r3, #3
 8001610:	4937      	ldr	r1, [pc, #220]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001612:	4313      	orrs	r3, r2
 8001614:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001616:	e03a      	b.n	800168e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d020      	beq.n	8001662 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001620:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <HAL_RCC_OscConfig+0x244>)
 8001622:	2201      	movs	r2, #1
 8001624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001626:	f7ff fc79 	bl	8000f1c <HAL_GetTick>
 800162a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800162e:	f7ff fc75 	bl	8000f1c <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e1a8      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001640:	4b2b      	ldr	r3, [pc, #172]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d0f0      	beq.n	800162e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800164c:	4b28      	ldr	r3, [pc, #160]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	691b      	ldr	r3, [r3, #16]
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	4925      	ldr	r1, [pc, #148]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 800165c:	4313      	orrs	r3, r2
 800165e:	600b      	str	r3, [r1, #0]
 8001660:	e015      	b.n	800168e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001662:	4b24      	ldr	r3, [pc, #144]	@ (80016f4 <HAL_RCC_OscConfig+0x244>)
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001668:	f7ff fc58 	bl	8000f1c <HAL_GetTick>
 800166c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001670:	f7ff fc54 	bl	8000f1c <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b02      	cmp	r3, #2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e187      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001682:	4b1b      	ldr	r3, [pc, #108]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1f0      	bne.n	8001670 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0308 	and.w	r3, r3, #8
 8001696:	2b00      	cmp	r3, #0
 8001698:	d036      	beq.n	8001708 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d016      	beq.n	80016d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016a2:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <HAL_RCC_OscConfig+0x248>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a8:	f7ff fc38 	bl	8000f1c <HAL_GetTick>
 80016ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ae:	e008      	b.n	80016c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016b0:	f7ff fc34 	bl	8000f1c <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e167      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016c2:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <HAL_RCC_OscConfig+0x240>)
 80016c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d0f0      	beq.n	80016b0 <HAL_RCC_OscConfig+0x200>
 80016ce:	e01b      	b.n	8001708 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016d0:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <HAL_RCC_OscConfig+0x248>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d6:	f7ff fc21 	bl	8000f1c <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016dc:	e00e      	b.n	80016fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016de:	f7ff fc1d 	bl	8000f1c <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d907      	bls.n	80016fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e150      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
 80016f0:	40023800 	.word	0x40023800
 80016f4:	42470000 	.word	0x42470000
 80016f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016fc:	4b88      	ldr	r3, [pc, #544]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80016fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1ea      	bne.n	80016de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	2b00      	cmp	r3, #0
 8001712:	f000 8097 	beq.w	8001844 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001716:	2300      	movs	r3, #0
 8001718:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800171a:	4b81      	ldr	r3, [pc, #516]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d10f      	bne.n	8001746 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60bb      	str	r3, [r7, #8]
 800172a:	4b7d      	ldr	r3, [pc, #500]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	4a7c      	ldr	r2, [pc, #496]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 8001730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001734:	6413      	str	r3, [r2, #64]	@ 0x40
 8001736:	4b7a      	ldr	r3, [pc, #488]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001742:	2301      	movs	r3, #1
 8001744:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001746:	4b77      	ldr	r3, [pc, #476]	@ (8001924 <HAL_RCC_OscConfig+0x474>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800174e:	2b00      	cmp	r3, #0
 8001750:	d118      	bne.n	8001784 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001752:	4b74      	ldr	r3, [pc, #464]	@ (8001924 <HAL_RCC_OscConfig+0x474>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a73      	ldr	r2, [pc, #460]	@ (8001924 <HAL_RCC_OscConfig+0x474>)
 8001758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800175c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800175e:	f7ff fbdd 	bl	8000f1c <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001766:	f7ff fbd9 	bl	8000f1c <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e10c      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001778:	4b6a      	ldr	r3, [pc, #424]	@ (8001924 <HAL_RCC_OscConfig+0x474>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001780:	2b00      	cmp	r3, #0
 8001782:	d0f0      	beq.n	8001766 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d106      	bne.n	800179a <HAL_RCC_OscConfig+0x2ea>
 800178c:	4b64      	ldr	r3, [pc, #400]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 800178e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001790:	4a63      	ldr	r2, [pc, #396]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 8001792:	f043 0301 	orr.w	r3, r3, #1
 8001796:	6713      	str	r3, [r2, #112]	@ 0x70
 8001798:	e01c      	b.n	80017d4 <HAL_RCC_OscConfig+0x324>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	2b05      	cmp	r3, #5
 80017a0:	d10c      	bne.n	80017bc <HAL_RCC_OscConfig+0x30c>
 80017a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017a6:	4a5e      	ldr	r2, [pc, #376]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017a8:	f043 0304 	orr.w	r3, r3, #4
 80017ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80017ae:	4b5c      	ldr	r3, [pc, #368]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017b2:	4a5b      	ldr	r2, [pc, #364]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80017ba:	e00b      	b.n	80017d4 <HAL_RCC_OscConfig+0x324>
 80017bc:	4b58      	ldr	r3, [pc, #352]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017c0:	4a57      	ldr	r2, [pc, #348]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017c2:	f023 0301 	bic.w	r3, r3, #1
 80017c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80017c8:	4b55      	ldr	r3, [pc, #340]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017cc:	4a54      	ldr	r2, [pc, #336]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017ce:	f023 0304 	bic.w	r3, r3, #4
 80017d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d015      	beq.n	8001808 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017dc:	f7ff fb9e 	bl	8000f1c <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e2:	e00a      	b.n	80017fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017e4:	f7ff fb9a 	bl	8000f1c <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e0cb      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017fa:	4b49      	ldr	r3, [pc, #292]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80017fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0ee      	beq.n	80017e4 <HAL_RCC_OscConfig+0x334>
 8001806:	e014      	b.n	8001832 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001808:	f7ff fb88 	bl	8000f1c <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800180e:	e00a      	b.n	8001826 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001810:	f7ff fb84 	bl	8000f1c <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181e:	4293      	cmp	r3, r2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e0b5      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001826:	4b3e      	ldr	r3, [pc, #248]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 8001828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1ee      	bne.n	8001810 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001832:	7dfb      	ldrb	r3, [r7, #23]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d105      	bne.n	8001844 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001838:	4b39      	ldr	r3, [pc, #228]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 800183a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183c:	4a38      	ldr	r2, [pc, #224]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 800183e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001842:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 80a1 	beq.w	8001990 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800184e:	4b34      	ldr	r3, [pc, #208]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f003 030c 	and.w	r3, r3, #12
 8001856:	2b08      	cmp	r3, #8
 8001858:	d05c      	beq.n	8001914 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	2b02      	cmp	r3, #2
 8001860:	d141      	bne.n	80018e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001862:	4b31      	ldr	r3, [pc, #196]	@ (8001928 <HAL_RCC_OscConfig+0x478>)
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001868:	f7ff fb58 	bl	8000f1c <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800186e:	e008      	b.n	8001882 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001870:	f7ff fb54 	bl	8000f1c <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e087      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001882:	4b27      	ldr	r3, [pc, #156]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1f0      	bne.n	8001870 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	69da      	ldr	r2, [r3, #28]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	431a      	orrs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189c:	019b      	lsls	r3, r3, #6
 800189e:	431a      	orrs	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a4:	085b      	lsrs	r3, r3, #1
 80018a6:	3b01      	subs	r3, #1
 80018a8:	041b      	lsls	r3, r3, #16
 80018aa:	431a      	orrs	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b0:	061b      	lsls	r3, r3, #24
 80018b2:	491b      	ldr	r1, [pc, #108]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001928 <HAL_RCC_OscConfig+0x478>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018be:	f7ff fb2d 	bl	8000f1c <HAL_GetTick>
 80018c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018c4:	e008      	b.n	80018d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018c6:	f7ff fb29 	bl	8000f1c <HAL_GetTick>
 80018ca:	4602      	mov	r2, r0
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d901      	bls.n	80018d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e05c      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018d8:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0f0      	beq.n	80018c6 <HAL_RCC_OscConfig+0x416>
 80018e4:	e054      	b.n	8001990 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018e6:	4b10      	ldr	r3, [pc, #64]	@ (8001928 <HAL_RCC_OscConfig+0x478>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ec:	f7ff fb16 	bl	8000f1c <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018f2:	e008      	b.n	8001906 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018f4:	f7ff fb12 	bl	8000f1c <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e045      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001906:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <HAL_RCC_OscConfig+0x470>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d1f0      	bne.n	80018f4 <HAL_RCC_OscConfig+0x444>
 8001912:	e03d      	b.n	8001990 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d107      	bne.n	800192c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e038      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
 8001920:	40023800 	.word	0x40023800
 8001924:	40007000 	.word	0x40007000
 8001928:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800192c:	4b1b      	ldr	r3, [pc, #108]	@ (800199c <HAL_RCC_OscConfig+0x4ec>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	699b      	ldr	r3, [r3, #24]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d028      	beq.n	800198c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001944:	429a      	cmp	r2, r3
 8001946:	d121      	bne.n	800198c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001952:	429a      	cmp	r2, r3
 8001954:	d11a      	bne.n	800198c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800195c:	4013      	ands	r3, r2
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001962:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001964:	4293      	cmp	r3, r2
 8001966:	d111      	bne.n	800198c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001972:	085b      	lsrs	r3, r3, #1
 8001974:	3b01      	subs	r3, #1
 8001976:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001978:	429a      	cmp	r2, r3
 800197a:	d107      	bne.n	800198c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001986:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001988:	429a      	cmp	r2, r3
 800198a:	d001      	beq.n	8001990 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e000      	b.n	8001992 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40023800 	.word	0x40023800

080019a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d101      	bne.n	80019b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e0cc      	b.n	8001b4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019b4:	4b68      	ldr	r3, [pc, #416]	@ (8001b58 <HAL_RCC_ClockConfig+0x1b8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0307 	and.w	r3, r3, #7
 80019bc:	683a      	ldr	r2, [r7, #0]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d90c      	bls.n	80019dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c2:	4b65      	ldr	r3, [pc, #404]	@ (8001b58 <HAL_RCC_ClockConfig+0x1b8>)
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ca:	4b63      	ldr	r3, [pc, #396]	@ (8001b58 <HAL_RCC_ClockConfig+0x1b8>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	683a      	ldr	r2, [r7, #0]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d001      	beq.n	80019dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e0b8      	b.n	8001b4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d020      	beq.n	8001a2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0304 	and.w	r3, r3, #4
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d005      	beq.n	8001a00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019f4:	4b59      	ldr	r3, [pc, #356]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	4a58      	ldr	r2, [pc, #352]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 80019fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80019fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0308 	and.w	r3, r3, #8
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d005      	beq.n	8001a18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a0c:	4b53      	ldr	r3, [pc, #332]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	4a52      	ldr	r2, [pc, #328]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a18:	4b50      	ldr	r3, [pc, #320]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	494d      	ldr	r1, [pc, #308]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a26:	4313      	orrs	r3, r2
 8001a28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d044      	beq.n	8001ac0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d107      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3e:	4b47      	ldr	r3, [pc, #284]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d119      	bne.n	8001a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e07f      	b.n	8001b4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d003      	beq.n	8001a5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a5a:	2b03      	cmp	r3, #3
 8001a5c:	d107      	bne.n	8001a6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a5e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d109      	bne.n	8001a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e06f      	b.n	8001b4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a6e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e067      	b.n	8001b4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a7e:	4b37      	ldr	r3, [pc, #220]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f023 0203 	bic.w	r2, r3, #3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	4934      	ldr	r1, [pc, #208]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a90:	f7ff fa44 	bl	8000f1c <HAL_GetTick>
 8001a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a96:	e00a      	b.n	8001aae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a98:	f7ff fa40 	bl	8000f1c <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e04f      	b.n	8001b4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aae:	4b2b      	ldr	r3, [pc, #172]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 020c 	and.w	r2, r3, #12
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d1eb      	bne.n	8001a98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac0:	4b25      	ldr	r3, [pc, #148]	@ (8001b58 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0307 	and.w	r3, r3, #7
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d20c      	bcs.n	8001ae8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ace:	4b22      	ldr	r3, [pc, #136]	@ (8001b58 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	b2d2      	uxtb	r2, r2
 8001ad4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad6:	4b20      	ldr	r3, [pc, #128]	@ (8001b58 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d001      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e032      	b.n	8001b4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d008      	beq.n	8001b06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001af4:	4b19      	ldr	r3, [pc, #100]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	4916      	ldr	r1, [pc, #88]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d009      	beq.n	8001b26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b12:	4b12      	ldr	r3, [pc, #72]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	490e      	ldr	r1, [pc, #56]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b26:	f000 f821 	bl	8001b6c <HAL_RCC_GetSysClockFreq>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b5c <HAL_RCC_ClockConfig+0x1bc>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	091b      	lsrs	r3, r3, #4
 8001b32:	f003 030f 	and.w	r3, r3, #15
 8001b36:	490a      	ldr	r1, [pc, #40]	@ (8001b60 <HAL_RCC_ClockConfig+0x1c0>)
 8001b38:	5ccb      	ldrb	r3, [r1, r3]
 8001b3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b3e:	4a09      	ldr	r2, [pc, #36]	@ (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 8001b40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b42:	4b09      	ldr	r3, [pc, #36]	@ (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff f894 	bl	8000c74 <HAL_InitTick>

  return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40023c00 	.word	0x40023c00
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	08008510 	.word	0x08008510
 8001b64:	20000000 	.word	0x20000000
 8001b68:	20000004 	.word	0x20000004

08001b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b70:	b090      	sub	sp, #64	@ 0x40
 8001b72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b74:	2300      	movs	r3, #0
 8001b76:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001b80:	2300      	movs	r3, #0
 8001b82:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b84:	4b59      	ldr	r3, [pc, #356]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x180>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f003 030c 	and.w	r3, r3, #12
 8001b8c:	2b08      	cmp	r3, #8
 8001b8e:	d00d      	beq.n	8001bac <HAL_RCC_GetSysClockFreq+0x40>
 8001b90:	2b08      	cmp	r3, #8
 8001b92:	f200 80a1 	bhi.w	8001cd8 <HAL_RCC_GetSysClockFreq+0x16c>
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d002      	beq.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x34>
 8001b9a:	2b04      	cmp	r3, #4
 8001b9c:	d003      	beq.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b9e:	e09b      	b.n	8001cd8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ba0:	4b53      	ldr	r3, [pc, #332]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ba4:	e09b      	b.n	8001cde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ba6:	4b53      	ldr	r3, [pc, #332]	@ (8001cf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001baa:	e098      	b.n	8001cde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bac:	4b4f      	ldr	r3, [pc, #316]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x180>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bb4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bb6:	4b4d      	ldr	r3, [pc, #308]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x180>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d028      	beq.n	8001c14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bc2:	4b4a      	ldr	r3, [pc, #296]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x180>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	099b      	lsrs	r3, r3, #6
 8001bc8:	2200      	movs	r2, #0
 8001bca:	623b      	str	r3, [r7, #32]
 8001bcc:	627a      	str	r2, [r7, #36]	@ 0x24
 8001bce:	6a3b      	ldr	r3, [r7, #32]
 8001bd0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4b47      	ldr	r3, [pc, #284]	@ (8001cf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001bd8:	fb03 f201 	mul.w	r2, r3, r1
 8001bdc:	2300      	movs	r3, #0
 8001bde:	fb00 f303 	mul.w	r3, r0, r3
 8001be2:	4413      	add	r3, r2
 8001be4:	4a43      	ldr	r2, [pc, #268]	@ (8001cf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001be6:	fba0 1202 	umull	r1, r2, r0, r2
 8001bea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001bec:	460a      	mov	r2, r1
 8001bee:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bf2:	4413      	add	r3, r2
 8001bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	61bb      	str	r3, [r7, #24]
 8001bfc:	61fa      	str	r2, [r7, #28]
 8001bfe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001c06:	f7fe fb8b 	bl	8000320 <__aeabi_uldivmod>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4613      	mov	r3, r2
 8001c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c12:	e053      	b.n	8001cbc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c14:	4b35      	ldr	r3, [pc, #212]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x180>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	099b      	lsrs	r3, r3, #6
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	613b      	str	r3, [r7, #16]
 8001c1e:	617a      	str	r2, [r7, #20]
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001c26:	f04f 0b00 	mov.w	fp, #0
 8001c2a:	4652      	mov	r2, sl
 8001c2c:	465b      	mov	r3, fp
 8001c2e:	f04f 0000 	mov.w	r0, #0
 8001c32:	f04f 0100 	mov.w	r1, #0
 8001c36:	0159      	lsls	r1, r3, #5
 8001c38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c3c:	0150      	lsls	r0, r2, #5
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	ebb2 080a 	subs.w	r8, r2, sl
 8001c46:	eb63 090b 	sbc.w	r9, r3, fp
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c5e:	ebb2 0408 	subs.w	r4, r2, r8
 8001c62:	eb63 0509 	sbc.w	r5, r3, r9
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	00eb      	lsls	r3, r5, #3
 8001c70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c74:	00e2      	lsls	r2, r4, #3
 8001c76:	4614      	mov	r4, r2
 8001c78:	461d      	mov	r5, r3
 8001c7a:	eb14 030a 	adds.w	r3, r4, sl
 8001c7e:	603b      	str	r3, [r7, #0]
 8001c80:	eb45 030b 	adc.w	r3, r5, fp
 8001c84:	607b      	str	r3, [r7, #4]
 8001c86:	f04f 0200 	mov.w	r2, #0
 8001c8a:	f04f 0300 	mov.w	r3, #0
 8001c8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c92:	4629      	mov	r1, r5
 8001c94:	028b      	lsls	r3, r1, #10
 8001c96:	4621      	mov	r1, r4
 8001c98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c9c:	4621      	mov	r1, r4
 8001c9e:	028a      	lsls	r2, r1, #10
 8001ca0:	4610      	mov	r0, r2
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	60bb      	str	r3, [r7, #8]
 8001caa:	60fa      	str	r2, [r7, #12]
 8001cac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cb0:	f7fe fb36 	bl	8000320 <__aeabi_uldivmod>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4613      	mov	r3, r2
 8001cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x180>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	0c1b      	lsrs	r3, r3, #16
 8001cc2:	f003 0303 	and.w	r3, r3, #3
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001ccc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cd6:	e002      	b.n	8001cde <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cd8:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001cda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3740      	adds	r7, #64	@ 0x40
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cea:	bf00      	nop
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	00f42400 	.word	0x00f42400
 8001cf4:	017d7840 	.word	0x017d7840

08001cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cfc:	4b03      	ldr	r3, [pc, #12]	@ (8001d0c <HAL_RCC_GetHCLKFreq+0x14>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	20000000 	.word	0x20000000

08001d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d14:	f7ff fff0 	bl	8001cf8 <HAL_RCC_GetHCLKFreq>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	0a9b      	lsrs	r3, r3, #10
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	4903      	ldr	r1, [pc, #12]	@ (8001d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d26:	5ccb      	ldrb	r3, [r1, r3]
 8001d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40023800 	.word	0x40023800
 8001d34:	08008520 	.word	0x08008520

08001d38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d3c:	f7ff ffdc 	bl	8001cf8 <HAL_RCC_GetHCLKFreq>
 8001d40:	4602      	mov	r2, r0
 8001d42:	4b05      	ldr	r3, [pc, #20]	@ (8001d58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	0b5b      	lsrs	r3, r3, #13
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	4903      	ldr	r1, [pc, #12]	@ (8001d5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d4e:	5ccb      	ldrb	r3, [r1, r3]
 8001d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	08008520 	.word	0x08008520

08001d60 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	220f      	movs	r2, #15
 8001d6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d70:	4b12      	ldr	r3, [pc, #72]	@ (8001dbc <HAL_RCC_GetClockConfig+0x5c>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f003 0203 	and.w	r2, r3, #3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dbc <HAL_RCC_GetClockConfig+0x5c>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d88:	4b0c      	ldr	r3, [pc, #48]	@ (8001dbc <HAL_RCC_GetClockConfig+0x5c>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d94:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <HAL_RCC_GetClockConfig+0x5c>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	08db      	lsrs	r3, r3, #3
 8001d9a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001da2:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <HAL_RCC_GetClockConfig+0x60>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0207 	and.w	r2, r3, #7
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	601a      	str	r2, [r3, #0]
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40023c00 	.word	0x40023c00

08001dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e041      	b.n	8001e5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d106      	bne.n	8001df0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f839 	bl	8001e62 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2202      	movs	r2, #2
 8001df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3304      	adds	r3, #4
 8001e00:	4619      	mov	r1, r3
 8001e02:	4610      	mov	r0, r2
 8001e04:	f000 f9b2 	bl	800216c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
	...

08001e78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d001      	beq.n	8001e90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e044      	b.n	8001f1a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2202      	movs	r2, #2
 8001e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f042 0201 	orr.w	r2, r2, #1
 8001ea6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a1e      	ldr	r2, [pc, #120]	@ (8001f28 <HAL_TIM_Base_Start_IT+0xb0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d018      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eba:	d013      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a1a      	ldr	r2, [pc, #104]	@ (8001f2c <HAL_TIM_Base_Start_IT+0xb4>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d00e      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a19      	ldr	r2, [pc, #100]	@ (8001f30 <HAL_TIM_Base_Start_IT+0xb8>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d009      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a17      	ldr	r2, [pc, #92]	@ (8001f34 <HAL_TIM_Base_Start_IT+0xbc>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d004      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a16      	ldr	r2, [pc, #88]	@ (8001f38 <HAL_TIM_Base_Start_IT+0xc0>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d111      	bne.n	8001f08 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2b06      	cmp	r3, #6
 8001ef4:	d010      	beq.n	8001f18 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f042 0201 	orr.w	r2, r2, #1
 8001f04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f06:	e007      	b.n	8001f18 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 0201 	orr.w	r2, r2, #1
 8001f16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3714      	adds	r7, #20
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	40010000 	.word	0x40010000
 8001f2c:	40000400 	.word	0x40000400
 8001f30:	40000800 	.word	0x40000800
 8001f34:	40000c00 	.word	0x40000c00
 8001f38:	40014000 	.word	0x40014000

08001f3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d020      	beq.n	8001fa0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d01b      	beq.n	8001fa0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f06f 0202 	mvn.w	r2, #2
 8001f70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	f003 0303 	and.w	r3, r3, #3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f8d2 	bl	8002130 <HAL_TIM_IC_CaptureCallback>
 8001f8c:	e005      	b.n	8001f9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f8c4 	bl	800211c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f8d5 	bl	8002144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	f003 0304 	and.w	r3, r3, #4
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d020      	beq.n	8001fec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d01b      	beq.n	8001fec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f06f 0204 	mvn.w	r2, #4
 8001fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2202      	movs	r2, #2
 8001fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 f8ac 	bl	8002130 <HAL_TIM_IC_CaptureCallback>
 8001fd8:	e005      	b.n	8001fe6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f89e 	bl	800211c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f8af 	bl	8002144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d020      	beq.n	8002038 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f003 0308 	and.w	r3, r3, #8
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d01b      	beq.n	8002038 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f06f 0208 	mvn.w	r2, #8
 8002008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2204      	movs	r2, #4
 800200e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	f003 0303 	and.w	r3, r3, #3
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 f886 	bl	8002130 <HAL_TIM_IC_CaptureCallback>
 8002024:	e005      	b.n	8002032 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f878 	bl	800211c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f000 f889 	bl	8002144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	f003 0310 	and.w	r3, r3, #16
 800203e:	2b00      	cmp	r3, #0
 8002040:	d020      	beq.n	8002084 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f003 0310 	and.w	r3, r3, #16
 8002048:	2b00      	cmp	r3, #0
 800204a:	d01b      	beq.n	8002084 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f06f 0210 	mvn.w	r2, #16
 8002054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2208      	movs	r2, #8
 800205a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f860 	bl	8002130 <HAL_TIM_IC_CaptureCallback>
 8002070:	e005      	b.n	800207e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f852 	bl	800211c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 f863 	bl	8002144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00c      	beq.n	80020a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	2b00      	cmp	r3, #0
 8002096:	d007      	beq.n	80020a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f06f 0201 	mvn.w	r2, #1
 80020a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7fe fd3a 	bl	8000b1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d00c      	beq.n	80020cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d007      	beq.n	80020cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80020c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f8e6 	bl	8002298 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00c      	beq.n	80020f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d007      	beq.n	80020f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80020e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f834 	bl	8002158 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	f003 0320 	and.w	r3, r3, #32
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00c      	beq.n	8002114 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f003 0320 	and.w	r3, r3, #32
 8002100:	2b00      	cmp	r3, #0
 8002102:	d007      	beq.n	8002114 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f06f 0220 	mvn.w	r2, #32
 800210c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f8b8 	bl	8002284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002114:	bf00      	nop
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4a3a      	ldr	r2, [pc, #232]	@ (8002268 <TIM_Base_SetConfig+0xfc>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d00f      	beq.n	80021a4 <TIM_Base_SetConfig+0x38>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800218a:	d00b      	beq.n	80021a4 <TIM_Base_SetConfig+0x38>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a37      	ldr	r2, [pc, #220]	@ (800226c <TIM_Base_SetConfig+0x100>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d007      	beq.n	80021a4 <TIM_Base_SetConfig+0x38>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4a36      	ldr	r2, [pc, #216]	@ (8002270 <TIM_Base_SetConfig+0x104>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d003      	beq.n	80021a4 <TIM_Base_SetConfig+0x38>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a35      	ldr	r2, [pc, #212]	@ (8002274 <TIM_Base_SetConfig+0x108>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d108      	bne.n	80021b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a2b      	ldr	r2, [pc, #172]	@ (8002268 <TIM_Base_SetConfig+0xfc>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d01b      	beq.n	80021f6 <TIM_Base_SetConfig+0x8a>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021c4:	d017      	beq.n	80021f6 <TIM_Base_SetConfig+0x8a>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a28      	ldr	r2, [pc, #160]	@ (800226c <TIM_Base_SetConfig+0x100>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d013      	beq.n	80021f6 <TIM_Base_SetConfig+0x8a>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a27      	ldr	r2, [pc, #156]	@ (8002270 <TIM_Base_SetConfig+0x104>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d00f      	beq.n	80021f6 <TIM_Base_SetConfig+0x8a>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a26      	ldr	r2, [pc, #152]	@ (8002274 <TIM_Base_SetConfig+0x108>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d00b      	beq.n	80021f6 <TIM_Base_SetConfig+0x8a>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a25      	ldr	r2, [pc, #148]	@ (8002278 <TIM_Base_SetConfig+0x10c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d007      	beq.n	80021f6 <TIM_Base_SetConfig+0x8a>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a24      	ldr	r2, [pc, #144]	@ (800227c <TIM_Base_SetConfig+0x110>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d003      	beq.n	80021f6 <TIM_Base_SetConfig+0x8a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a23      	ldr	r2, [pc, #140]	@ (8002280 <TIM_Base_SetConfig+0x114>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d108      	bne.n	8002208 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	4313      	orrs	r3, r2
 8002206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	4313      	orrs	r3, r2
 8002214:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68fa      	ldr	r2, [r7, #12]
 800221a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a0e      	ldr	r2, [pc, #56]	@ (8002268 <TIM_Base_SetConfig+0xfc>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d103      	bne.n	800223c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b01      	cmp	r3, #1
 800224c:	d105      	bne.n	800225a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	f023 0201 	bic.w	r2, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	611a      	str	r2, [r3, #16]
  }
}
 800225a:	bf00      	nop
 800225c:	3714      	adds	r7, #20
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40010000 	.word	0x40010000
 800226c:	40000400 	.word	0x40000400
 8002270:	40000800 	.word	0x40000800
 8002274:	40000c00 	.word	0x40000c00
 8002278:	40014000 	.word	0x40014000
 800227c:	40014400 	.word	0x40014400
 8002280:	40014800 	.word	0x40014800

08002284 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e042      	b.n	8002344 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d106      	bne.n	80022d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f7fe fc86 	bl	8000be4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2224      	movs	r2, #36	@ 0x24
 80022dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80022ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f000 f82b 	bl	800234c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	691a      	ldr	r2, [r3, #16]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002304:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	695a      	ldr	r2, [r3, #20]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002314:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68da      	ldr	r2, [r3, #12]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002324:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2220      	movs	r2, #32
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800234c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002350:	b0c0      	sub	sp, #256	@ 0x100
 8002352:	af00      	add	r7, sp, #0
 8002354:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002368:	68d9      	ldr	r1, [r3, #12]
 800236a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	ea40 0301 	orr.w	r3, r0, r1
 8002374:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	431a      	orrs	r2, r3
 8002384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	431a      	orrs	r2, r3
 800238c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	4313      	orrs	r3, r2
 8002394:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80023a4:	f021 010c 	bic.w	r1, r1, #12
 80023a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80023b2:	430b      	orrs	r3, r1
 80023b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80023c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023c6:	6999      	ldr	r1, [r3, #24]
 80023c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	ea40 0301 	orr.w	r3, r0, r1
 80023d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	4b8f      	ldr	r3, [pc, #572]	@ (8002618 <UART_SetConfig+0x2cc>)
 80023dc:	429a      	cmp	r2, r3
 80023de:	d005      	beq.n	80023ec <UART_SetConfig+0xa0>
 80023e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	4b8d      	ldr	r3, [pc, #564]	@ (800261c <UART_SetConfig+0x2d0>)
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d104      	bne.n	80023f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80023ec:	f7ff fca4 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 80023f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80023f4:	e003      	b.n	80023fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80023f6:	f7ff fc8b 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 80023fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002402:	69db      	ldr	r3, [r3, #28]
 8002404:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002408:	f040 810c 	bne.w	8002624 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800240c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002410:	2200      	movs	r2, #0
 8002412:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002416:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800241a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800241e:	4622      	mov	r2, r4
 8002420:	462b      	mov	r3, r5
 8002422:	1891      	adds	r1, r2, r2
 8002424:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002426:	415b      	adcs	r3, r3
 8002428:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800242a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800242e:	4621      	mov	r1, r4
 8002430:	eb12 0801 	adds.w	r8, r2, r1
 8002434:	4629      	mov	r1, r5
 8002436:	eb43 0901 	adc.w	r9, r3, r1
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	f04f 0300 	mov.w	r3, #0
 8002442:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002446:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800244a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800244e:	4690      	mov	r8, r2
 8002450:	4699      	mov	r9, r3
 8002452:	4623      	mov	r3, r4
 8002454:	eb18 0303 	adds.w	r3, r8, r3
 8002458:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800245c:	462b      	mov	r3, r5
 800245e:	eb49 0303 	adc.w	r3, r9, r3
 8002462:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002472:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002476:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800247a:	460b      	mov	r3, r1
 800247c:	18db      	adds	r3, r3, r3
 800247e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002480:	4613      	mov	r3, r2
 8002482:	eb42 0303 	adc.w	r3, r2, r3
 8002486:	657b      	str	r3, [r7, #84]	@ 0x54
 8002488:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800248c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002490:	f7fd ff46 	bl	8000320 <__aeabi_uldivmod>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4b61      	ldr	r3, [pc, #388]	@ (8002620 <UART_SetConfig+0x2d4>)
 800249a:	fba3 2302 	umull	r2, r3, r3, r2
 800249e:	095b      	lsrs	r3, r3, #5
 80024a0:	011c      	lsls	r4, r3, #4
 80024a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024a6:	2200      	movs	r2, #0
 80024a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80024ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80024b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80024b4:	4642      	mov	r2, r8
 80024b6:	464b      	mov	r3, r9
 80024b8:	1891      	adds	r1, r2, r2
 80024ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80024bc:	415b      	adcs	r3, r3
 80024be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024c4:	4641      	mov	r1, r8
 80024c6:	eb12 0a01 	adds.w	sl, r2, r1
 80024ca:	4649      	mov	r1, r9
 80024cc:	eb43 0b01 	adc.w	fp, r3, r1
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024e4:	4692      	mov	sl, r2
 80024e6:	469b      	mov	fp, r3
 80024e8:	4643      	mov	r3, r8
 80024ea:	eb1a 0303 	adds.w	r3, sl, r3
 80024ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80024f2:	464b      	mov	r3, r9
 80024f4:	eb4b 0303 	adc.w	r3, fp, r3
 80024f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80024fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002508:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800250c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002510:	460b      	mov	r3, r1
 8002512:	18db      	adds	r3, r3, r3
 8002514:	643b      	str	r3, [r7, #64]	@ 0x40
 8002516:	4613      	mov	r3, r2
 8002518:	eb42 0303 	adc.w	r3, r2, r3
 800251c:	647b      	str	r3, [r7, #68]	@ 0x44
 800251e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002522:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002526:	f7fd fefb 	bl	8000320 <__aeabi_uldivmod>
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	4611      	mov	r1, r2
 8002530:	4b3b      	ldr	r3, [pc, #236]	@ (8002620 <UART_SetConfig+0x2d4>)
 8002532:	fba3 2301 	umull	r2, r3, r3, r1
 8002536:	095b      	lsrs	r3, r3, #5
 8002538:	2264      	movs	r2, #100	@ 0x64
 800253a:	fb02 f303 	mul.w	r3, r2, r3
 800253e:	1acb      	subs	r3, r1, r3
 8002540:	00db      	lsls	r3, r3, #3
 8002542:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002546:	4b36      	ldr	r3, [pc, #216]	@ (8002620 <UART_SetConfig+0x2d4>)
 8002548:	fba3 2302 	umull	r2, r3, r3, r2
 800254c:	095b      	lsrs	r3, r3, #5
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002554:	441c      	add	r4, r3
 8002556:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800255a:	2200      	movs	r2, #0
 800255c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002560:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002564:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002568:	4642      	mov	r2, r8
 800256a:	464b      	mov	r3, r9
 800256c:	1891      	adds	r1, r2, r2
 800256e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002570:	415b      	adcs	r3, r3
 8002572:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002574:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002578:	4641      	mov	r1, r8
 800257a:	1851      	adds	r1, r2, r1
 800257c:	6339      	str	r1, [r7, #48]	@ 0x30
 800257e:	4649      	mov	r1, r9
 8002580:	414b      	adcs	r3, r1
 8002582:	637b      	str	r3, [r7, #52]	@ 0x34
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	f04f 0300 	mov.w	r3, #0
 800258c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002590:	4659      	mov	r1, fp
 8002592:	00cb      	lsls	r3, r1, #3
 8002594:	4651      	mov	r1, sl
 8002596:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800259a:	4651      	mov	r1, sl
 800259c:	00ca      	lsls	r2, r1, #3
 800259e:	4610      	mov	r0, r2
 80025a0:	4619      	mov	r1, r3
 80025a2:	4603      	mov	r3, r0
 80025a4:	4642      	mov	r2, r8
 80025a6:	189b      	adds	r3, r3, r2
 80025a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80025ac:	464b      	mov	r3, r9
 80025ae:	460a      	mov	r2, r1
 80025b0:	eb42 0303 	adc.w	r3, r2, r3
 80025b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80025b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80025c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80025c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80025cc:	460b      	mov	r3, r1
 80025ce:	18db      	adds	r3, r3, r3
 80025d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025d2:	4613      	mov	r3, r2
 80025d4:	eb42 0303 	adc.w	r3, r2, r3
 80025d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80025de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80025e2:	f7fd fe9d 	bl	8000320 <__aeabi_uldivmod>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002620 <UART_SetConfig+0x2d4>)
 80025ec:	fba3 1302 	umull	r1, r3, r3, r2
 80025f0:	095b      	lsrs	r3, r3, #5
 80025f2:	2164      	movs	r1, #100	@ 0x64
 80025f4:	fb01 f303 	mul.w	r3, r1, r3
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	00db      	lsls	r3, r3, #3
 80025fc:	3332      	adds	r3, #50	@ 0x32
 80025fe:	4a08      	ldr	r2, [pc, #32]	@ (8002620 <UART_SetConfig+0x2d4>)
 8002600:	fba2 2303 	umull	r2, r3, r2, r3
 8002604:	095b      	lsrs	r3, r3, #5
 8002606:	f003 0207 	and.w	r2, r3, #7
 800260a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4422      	add	r2, r4
 8002612:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002614:	e106      	b.n	8002824 <UART_SetConfig+0x4d8>
 8002616:	bf00      	nop
 8002618:	40011000 	.word	0x40011000
 800261c:	40011400 	.word	0x40011400
 8002620:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002624:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002628:	2200      	movs	r2, #0
 800262a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800262e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002632:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002636:	4642      	mov	r2, r8
 8002638:	464b      	mov	r3, r9
 800263a:	1891      	adds	r1, r2, r2
 800263c:	6239      	str	r1, [r7, #32]
 800263e:	415b      	adcs	r3, r3
 8002640:	627b      	str	r3, [r7, #36]	@ 0x24
 8002642:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002646:	4641      	mov	r1, r8
 8002648:	1854      	adds	r4, r2, r1
 800264a:	4649      	mov	r1, r9
 800264c:	eb43 0501 	adc.w	r5, r3, r1
 8002650:	f04f 0200 	mov.w	r2, #0
 8002654:	f04f 0300 	mov.w	r3, #0
 8002658:	00eb      	lsls	r3, r5, #3
 800265a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800265e:	00e2      	lsls	r2, r4, #3
 8002660:	4614      	mov	r4, r2
 8002662:	461d      	mov	r5, r3
 8002664:	4643      	mov	r3, r8
 8002666:	18e3      	adds	r3, r4, r3
 8002668:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800266c:	464b      	mov	r3, r9
 800266e:	eb45 0303 	adc.w	r3, r5, r3
 8002672:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002682:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002686:	f04f 0200 	mov.w	r2, #0
 800268a:	f04f 0300 	mov.w	r3, #0
 800268e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002692:	4629      	mov	r1, r5
 8002694:	008b      	lsls	r3, r1, #2
 8002696:	4621      	mov	r1, r4
 8002698:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800269c:	4621      	mov	r1, r4
 800269e:	008a      	lsls	r2, r1, #2
 80026a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80026a4:	f7fd fe3c 	bl	8000320 <__aeabi_uldivmod>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
 80026ac:	4b60      	ldr	r3, [pc, #384]	@ (8002830 <UART_SetConfig+0x4e4>)
 80026ae:	fba3 2302 	umull	r2, r3, r3, r2
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	011c      	lsls	r4, r3, #4
 80026b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026ba:	2200      	movs	r2, #0
 80026bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80026c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80026c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80026c8:	4642      	mov	r2, r8
 80026ca:	464b      	mov	r3, r9
 80026cc:	1891      	adds	r1, r2, r2
 80026ce:	61b9      	str	r1, [r7, #24]
 80026d0:	415b      	adcs	r3, r3
 80026d2:	61fb      	str	r3, [r7, #28]
 80026d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026d8:	4641      	mov	r1, r8
 80026da:	1851      	adds	r1, r2, r1
 80026dc:	6139      	str	r1, [r7, #16]
 80026de:	4649      	mov	r1, r9
 80026e0:	414b      	adcs	r3, r1
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	f04f 0200 	mov.w	r2, #0
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026f0:	4659      	mov	r1, fp
 80026f2:	00cb      	lsls	r3, r1, #3
 80026f4:	4651      	mov	r1, sl
 80026f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026fa:	4651      	mov	r1, sl
 80026fc:	00ca      	lsls	r2, r1, #3
 80026fe:	4610      	mov	r0, r2
 8002700:	4619      	mov	r1, r3
 8002702:	4603      	mov	r3, r0
 8002704:	4642      	mov	r2, r8
 8002706:	189b      	adds	r3, r3, r2
 8002708:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800270c:	464b      	mov	r3, r9
 800270e:	460a      	mov	r2, r1
 8002710:	eb42 0303 	adc.w	r3, r2, r3
 8002714:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002722:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002724:	f04f 0200 	mov.w	r2, #0
 8002728:	f04f 0300 	mov.w	r3, #0
 800272c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002730:	4649      	mov	r1, r9
 8002732:	008b      	lsls	r3, r1, #2
 8002734:	4641      	mov	r1, r8
 8002736:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800273a:	4641      	mov	r1, r8
 800273c:	008a      	lsls	r2, r1, #2
 800273e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002742:	f7fd fded 	bl	8000320 <__aeabi_uldivmod>
 8002746:	4602      	mov	r2, r0
 8002748:	460b      	mov	r3, r1
 800274a:	4611      	mov	r1, r2
 800274c:	4b38      	ldr	r3, [pc, #224]	@ (8002830 <UART_SetConfig+0x4e4>)
 800274e:	fba3 2301 	umull	r2, r3, r3, r1
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	2264      	movs	r2, #100	@ 0x64
 8002756:	fb02 f303 	mul.w	r3, r2, r3
 800275a:	1acb      	subs	r3, r1, r3
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	3332      	adds	r3, #50	@ 0x32
 8002760:	4a33      	ldr	r2, [pc, #204]	@ (8002830 <UART_SetConfig+0x4e4>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	095b      	lsrs	r3, r3, #5
 8002768:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800276c:	441c      	add	r4, r3
 800276e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002772:	2200      	movs	r2, #0
 8002774:	673b      	str	r3, [r7, #112]	@ 0x70
 8002776:	677a      	str	r2, [r7, #116]	@ 0x74
 8002778:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800277c:	4642      	mov	r2, r8
 800277e:	464b      	mov	r3, r9
 8002780:	1891      	adds	r1, r2, r2
 8002782:	60b9      	str	r1, [r7, #8]
 8002784:	415b      	adcs	r3, r3
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800278c:	4641      	mov	r1, r8
 800278e:	1851      	adds	r1, r2, r1
 8002790:	6039      	str	r1, [r7, #0]
 8002792:	4649      	mov	r1, r9
 8002794:	414b      	adcs	r3, r1
 8002796:	607b      	str	r3, [r7, #4]
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	f04f 0300 	mov.w	r3, #0
 80027a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80027a4:	4659      	mov	r1, fp
 80027a6:	00cb      	lsls	r3, r1, #3
 80027a8:	4651      	mov	r1, sl
 80027aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027ae:	4651      	mov	r1, sl
 80027b0:	00ca      	lsls	r2, r1, #3
 80027b2:	4610      	mov	r0, r2
 80027b4:	4619      	mov	r1, r3
 80027b6:	4603      	mov	r3, r0
 80027b8:	4642      	mov	r2, r8
 80027ba:	189b      	adds	r3, r3, r2
 80027bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80027be:	464b      	mov	r3, r9
 80027c0:	460a      	mov	r2, r1
 80027c2:	eb42 0303 	adc.w	r3, r2, r3
 80027c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80027d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80027d4:	f04f 0200 	mov.w	r2, #0
 80027d8:	f04f 0300 	mov.w	r3, #0
 80027dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80027e0:	4649      	mov	r1, r9
 80027e2:	008b      	lsls	r3, r1, #2
 80027e4:	4641      	mov	r1, r8
 80027e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027ea:	4641      	mov	r1, r8
 80027ec:	008a      	lsls	r2, r1, #2
 80027ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80027f2:	f7fd fd95 	bl	8000320 <__aeabi_uldivmod>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002830 <UART_SetConfig+0x4e4>)
 80027fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002800:	095b      	lsrs	r3, r3, #5
 8002802:	2164      	movs	r1, #100	@ 0x64
 8002804:	fb01 f303 	mul.w	r3, r1, r3
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	3332      	adds	r3, #50	@ 0x32
 800280e:	4a08      	ldr	r2, [pc, #32]	@ (8002830 <UART_SetConfig+0x4e4>)
 8002810:	fba2 2303 	umull	r2, r3, r2, r3
 8002814:	095b      	lsrs	r3, r3, #5
 8002816:	f003 020f 	and.w	r2, r3, #15
 800281a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4422      	add	r2, r4
 8002822:	609a      	str	r2, [r3, #8]
}
 8002824:	bf00      	nop
 8002826:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800282a:	46bd      	mov	sp, r7
 800282c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002830:	51eb851f 	.word	0x51eb851f

08002834 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b08a      	sub	sp, #40	@ 0x28
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800283c:	2300      	movs	r3, #0
 800283e:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8002840:	f001 f810 	bl	8003864 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002844:	4b54      	ldr	r3, [pc, #336]	@ (8002998 <pvPortMalloc+0x164>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800284c:	f000 f90c 	bl	8002a68 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d012      	beq.n	800287c <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8002856:	2208      	movs	r2, #8
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	3308      	adds	r3, #8
 8002862:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	43db      	mvns	r3, r3
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	429a      	cmp	r2, r3
 800286c:	d804      	bhi.n	8002878 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	4413      	add	r3, r2
 8002874:	607b      	str	r3, [r7, #4]
 8002876:	e001      	b.n	800287c <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8002878:	2300      	movs	r3, #0
 800287a:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	db71      	blt.n	8002966 <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d06e      	beq.n	8002966 <pvPortMalloc+0x132>
 8002888:	4b44      	ldr	r3, [pc, #272]	@ (800299c <pvPortMalloc+0x168>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	429a      	cmp	r2, r3
 8002890:	d869      	bhi.n	8002966 <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002892:	4b43      	ldr	r3, [pc, #268]	@ (80029a0 <pvPortMalloc+0x16c>)
 8002894:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8002896:	4b42      	ldr	r3, [pc, #264]	@ (80029a0 <pvPortMalloc+0x16c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800289c:	e004      	b.n	80028a8 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80028a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80028a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d903      	bls.n	80028ba <pvPortMalloc+0x86>
 80028b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f1      	bne.n	800289e <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80028ba:	4b37      	ldr	r3, [pc, #220]	@ (8002998 <pvPortMalloc+0x164>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d050      	beq.n	8002966 <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80028c4:	6a3b      	ldr	r3, [r7, #32]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2208      	movs	r2, #8
 80028ca:	4413      	add	r3, r2
 80028cc:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80028ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	6a3b      	ldr	r3, [r7, #32]
 80028d4:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	1ad2      	subs	r2, r2, r3
 80028de:	2308      	movs	r3, #8
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d920      	bls.n	8002928 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80028e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4413      	add	r3, r2
 80028ec:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d00b      	beq.n	8002910 <pvPortMalloc+0xdc>
        __asm volatile
 80028f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028fc:	f383 8811 	msr	BASEPRI, r3
 8002900:	f3bf 8f6f 	isb	sy
 8002904:	f3bf 8f4f 	dsb	sy
 8002908:	613b      	str	r3, [r7, #16]
    }
 800290a:	bf00      	nop
 800290c:	bf00      	nop
 800290e:	e7fd      	b.n	800290c <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	1ad2      	subs	r2, r2, r3
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800291c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002922:	6978      	ldr	r0, [r7, #20]
 8002924:	f000 f8fc 	bl	8002b20 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002928:	4b1c      	ldr	r3, [pc, #112]	@ (800299c <pvPortMalloc+0x168>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	4a1a      	ldr	r2, [pc, #104]	@ (800299c <pvPortMalloc+0x168>)
 8002934:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002936:	4b19      	ldr	r3, [pc, #100]	@ (800299c <pvPortMalloc+0x168>)
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	4b1a      	ldr	r3, [pc, #104]	@ (80029a4 <pvPortMalloc+0x170>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d203      	bcs.n	800294a <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002942:	4b16      	ldr	r3, [pc, #88]	@ (800299c <pvPortMalloc+0x168>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a17      	ldr	r2, [pc, #92]	@ (80029a4 <pvPortMalloc+0x170>)
 8002948:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800294a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800295c:	4b12      	ldr	r3, [pc, #72]	@ (80029a8 <pvPortMalloc+0x174>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	3301      	adds	r3, #1
 8002962:	4a11      	ldr	r2, [pc, #68]	@ (80029a8 <pvPortMalloc+0x174>)
 8002964:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002966:	f000 ff8b 	bl	8003880 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00b      	beq.n	800298c <pvPortMalloc+0x158>
        __asm volatile
 8002974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002978:	f383 8811 	msr	BASEPRI, r3
 800297c:	f3bf 8f6f 	isb	sy
 8002980:	f3bf 8f4f 	dsb	sy
 8002984:	60fb      	str	r3, [r7, #12]
    }
 8002986:	bf00      	nop
 8002988:	bf00      	nop
 800298a:	e7fd      	b.n	8002988 <pvPortMalloc+0x154>
    return pvReturn;
 800298c:	69fb      	ldr	r3, [r7, #28]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3728      	adds	r7, #40	@ 0x28
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20003d40 	.word	0x20003d40
 800299c:	20003d44 	.word	0x20003d44
 80029a0:	20003d38 	.word	0x20003d38
 80029a4:	20003d48 	.word	0x20003d48
 80029a8:	20003d4c 	.word	0x20003d4c

080029ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d04b      	beq.n	8002a56 <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80029be:	2308      	movs	r3, #8
 80029c0:	425b      	negs	r3, r3
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4413      	add	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	db0b      	blt.n	80029ec <vPortFree+0x40>
        __asm volatile
 80029d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029d8:	f383 8811 	msr	BASEPRI, r3
 80029dc:	f3bf 8f6f 	isb	sy
 80029e0:	f3bf 8f4f 	dsb	sy
 80029e4:	60fb      	str	r3, [r7, #12]
    }
 80029e6:	bf00      	nop
 80029e8:	bf00      	nop
 80029ea:	e7fd      	b.n	80029e8 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00b      	beq.n	8002a0c <vPortFree+0x60>
        __asm volatile
 80029f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f8:	f383 8811 	msr	BASEPRI, r3
 80029fc:	f3bf 8f6f 	isb	sy
 8002a00:	f3bf 8f4f 	dsb	sy
 8002a04:	60bb      	str	r3, [r7, #8]
    }
 8002a06:	bf00      	nop
 8002a08:	bf00      	nop
 8002a0a:	e7fd      	b.n	8002a08 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	0fdb      	lsrs	r3, r3, #31
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d01c      	beq.n	8002a56 <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d118      	bne.n	8002a56 <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8002a30:	f000 ff18 	bl	8003864 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	4b09      	ldr	r3, [pc, #36]	@ (8002a60 <vPortFree+0xb4>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	4a08      	ldr	r2, [pc, #32]	@ (8002a60 <vPortFree+0xb4>)
 8002a40:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002a42:	6938      	ldr	r0, [r7, #16]
 8002a44:	f000 f86c 	bl	8002b20 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002a48:	4b06      	ldr	r3, [pc, #24]	@ (8002a64 <vPortFree+0xb8>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	4a05      	ldr	r2, [pc, #20]	@ (8002a64 <vPortFree+0xb8>)
 8002a50:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002a52:	f000 ff15 	bl	8003880 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002a56:	bf00      	nop
 8002a58:	3718      	adds	r7, #24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20003d44 	.word	0x20003d44
 8002a64:	20003d50 	.word	0x20003d50

08002a68 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002a6e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002a72:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002a74:	4b25      	ldr	r3, [pc, #148]	@ (8002b0c <prvHeapInit+0xa4>)
 8002a76:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00c      	beq.n	8002a9c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	3307      	adds	r3, #7
 8002a86:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f023 0307 	bic.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002a90:	68ba      	ldr	r2, [r7, #8]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	4a1d      	ldr	r2, [pc, #116]	@ (8002b0c <prvHeapInit+0xa4>)
 8002a98:	4413      	add	r3, r2
 8002a9a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8002b10 <prvHeapInit+0xa8>)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b10 <prvHeapInit+0xa8>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8002ab4:	2208      	movs	r2, #8
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	1a9b      	subs	r3, r3, r2
 8002aba:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 0307 	bic.w	r3, r3, #7
 8002ac2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	4a13      	ldr	r2, [pc, #76]	@ (8002b14 <prvHeapInit+0xac>)
 8002ac8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8002aca:	4b12      	ldr	r3, [pc, #72]	@ (8002b14 <prvHeapInit+0xac>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8002ad2:	4b10      	ldr	r3, [pc, #64]	@ (8002b14 <prvHeapInit+0xac>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	68fa      	ldr	r2, [r7, #12]
 8002ae2:	1ad2      	subs	r2, r2, r3
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b14 <prvHeapInit+0xac>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	4a08      	ldr	r2, [pc, #32]	@ (8002b18 <prvHeapInit+0xb0>)
 8002af6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	4a07      	ldr	r2, [pc, #28]	@ (8002b1c <prvHeapInit+0xb4>)
 8002afe:	6013      	str	r3, [r2, #0]
}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr
 8002b0c:	20000138 	.word	0x20000138
 8002b10:	20003d38 	.word	0x20003d38
 8002b14:	20003d40 	.word	0x20003d40
 8002b18:	20003d48 	.word	0x20003d48
 8002b1c:	20003d44 	.word	0x20003d44

08002b20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002b28:	4b28      	ldr	r3, [pc, #160]	@ (8002bcc <prvInsertBlockIntoFreeList+0xac>)
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	e002      	b.n	8002b34 <prvInsertBlockIntoFreeList+0x14>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d8f7      	bhi.n	8002b2e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	4413      	add	r3, r2
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d108      	bne.n	8002b62 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	441a      	add	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	441a      	add	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d118      	bne.n	8002ba8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	4b15      	ldr	r3, [pc, #84]	@ (8002bd0 <prvInsertBlockIntoFreeList+0xb0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d00d      	beq.n	8002b9e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	441a      	add	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	e008      	b.n	8002bb0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd0 <prvInsertBlockIntoFreeList+0xb0>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	e003      	b.n	8002bb0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d002      	beq.n	8002bbe <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002bbe:	bf00      	nop
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	20003d38 	.word	0x20003d38
 8002bd0:	20003d40 	.word	0x20003d40

08002bd4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f103 0208 	add.w	r2, r3, #8
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bec:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f103 0208 	add.w	r2, r3, #8
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f103 0208 	add.w	r2, r3, #8
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b085      	sub	sp, #20
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
 8002c36:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68fa      	ldr	r2, [r7, #12]
 8002c42:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	689a      	ldr	r2, [r3, #8]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	1c5a      	adds	r2, r3, #1
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	601a      	str	r2, [r3, #0]
}
 8002c6a:	bf00      	nop
 8002c6c:	3714      	adds	r7, #20
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002c76:	b480      	push	{r7}
 8002c78:	b085      	sub	sp, #20
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
 8002c7e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8c:	d103      	bne.n	8002c96 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	e00c      	b.n	8002cb0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	3308      	adds	r3, #8
 8002c9a:	60fb      	str	r3, [r7, #12]
 8002c9c:	e002      	b.n	8002ca4 <vListInsert+0x2e>
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	60fb      	str	r3, [r7, #12]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d2f6      	bcs.n	8002c9e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	1c5a      	adds	r2, r3, #1
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	601a      	str	r2, [r3, #0]
}
 8002cdc:	bf00      	nop
 8002cde:	3714      	adds	r7, #20
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6892      	ldr	r2, [r2, #8]
 8002cfe:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6852      	ldr	r2, [r2, #4]
 8002d08:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d103      	bne.n	8002d1c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	1e5a      	subs	r2, r3, #1
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002d46:	2301      	movs	r3, #1
 8002d48:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10b      	bne.n	8002d6c <xQueueGenericReset+0x30>
        __asm volatile
 8002d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d58:	f383 8811 	msr	BASEPRI, r3
 8002d5c:	f3bf 8f6f 	isb	sy
 8002d60:	f3bf 8f4f 	dsb	sy
 8002d64:	60fb      	str	r3, [r7, #12]
    }
 8002d66:	bf00      	nop
 8002d68:	bf00      	nop
 8002d6a:	e7fd      	b.n	8002d68 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d05d      	beq.n	8002e2e <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d059      	beq.n	8002e2e <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d82:	2100      	movs	r1, #0
 8002d84:	fba3 2302 	umull	r2, r3, r3, r2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d000      	beq.n	8002d8e <xQueueGenericReset+0x52>
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d14c      	bne.n	8002e2e <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8002d94:	f002 f8e2 	bl	8004f5c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da0:	6939      	ldr	r1, [r7, #16]
 8002da2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002da4:	fb01 f303 	mul.w	r3, r1, r3
 8002da8:	441a      	add	r2, r3
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	2200      	movs	r2, #0
 8002db2:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	6939      	ldr	r1, [r7, #16]
 8002dc8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002dca:	fb01 f303 	mul.w	r3, r1, r3
 8002dce:	441a      	add	r2, r3
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	22ff      	movs	r2, #255	@ 0xff
 8002dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	22ff      	movs	r2, #255	@ 0xff
 8002de0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d114      	bne.n	8002e14 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d01a      	beq.n	8002e28 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	3310      	adds	r3, #16
 8002df6:	4618      	mov	r0, r3
 8002df8:	f001 f856 	bl	8003ea8 <xTaskRemoveFromEventList>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d012      	beq.n	8002e28 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002e02:	4b16      	ldr	r3, [pc, #88]	@ (8002e5c <xQueueGenericReset+0x120>)
 8002e04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	f3bf 8f4f 	dsb	sy
 8002e0e:	f3bf 8f6f 	isb	sy
 8002e12:	e009      	b.n	8002e28 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	3310      	adds	r3, #16
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff fedb 	bl	8002bd4 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	3324      	adds	r3, #36	@ 0x24
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fed6 	bl	8002bd4 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002e28:	f002 f8ca 	bl	8004fc0 <vPortExitCritical>
 8002e2c:	e001      	b.n	8002e32 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10b      	bne.n	8002e50 <xQueueGenericReset+0x114>
        __asm volatile
 8002e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e3c:	f383 8811 	msr	BASEPRI, r3
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	60bb      	str	r3, [r7, #8]
    }
 8002e4a:	bf00      	nop
 8002e4c:	bf00      	nop
 8002e4e:	e7fd      	b.n	8002e4c <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002e50:	697b      	ldr	r3, [r7, #20]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3718      	adds	r7, #24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	e000ed04 	.word	0xe000ed04

08002e60 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	@ 0x28
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d02e      	beq.n	8002ed6 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002e78:	2100      	movs	r1, #0
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	fba3 2302 	umull	r2, r3, r3, r2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d000      	beq.n	8002e88 <xQueueGenericCreate+0x28>
 8002e86:	2101      	movs	r1, #1
 8002e88:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d123      	bne.n	8002ed6 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	68ba      	ldr	r2, [r7, #8]
 8002e92:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002e96:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8002e9a:	d81c      	bhi.n	8002ed6 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	fb02 f303 	mul.w	r3, r2, r3
 8002ea4:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	3350      	adds	r3, #80	@ 0x50
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff fcc2 	bl	8002834 <pvPortMalloc>
 8002eb0:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d01d      	beq.n	8002ef4 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	3350      	adds	r3, #80	@ 0x50
 8002ec0:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ec2:	79fa      	ldrb	r2, [r7, #7]
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	697a      	ldr	r2, [r7, #20]
 8002ecc:	68b9      	ldr	r1, [r7, #8]
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f000 f815 	bl	8002efe <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002ed4:	e00e      	b.n	8002ef4 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10b      	bne.n	8002ef4 <xQueueGenericCreate+0x94>
        __asm volatile
 8002edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ee0:	f383 8811 	msr	BASEPRI, r3
 8002ee4:	f3bf 8f6f 	isb	sy
 8002ee8:	f3bf 8f4f 	dsb	sy
 8002eec:	613b      	str	r3, [r7, #16]
    }
 8002eee:	bf00      	nop
 8002ef0:	bf00      	nop
 8002ef2:	e7fd      	b.n	8002ef0 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002ef4:	69fb      	ldr	r3, [r7, #28]
    }
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3720      	adds	r7, #32
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b084      	sub	sp, #16
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	60f8      	str	r0, [r7, #12]
 8002f06:	60b9      	str	r1, [r7, #8]
 8002f08:	607a      	str	r2, [r7, #4]
 8002f0a:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d103      	bne.n	8002f1a <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	e002      	b.n	8002f20 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	68ba      	ldr	r2, [r7, #8]
 8002f2a:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	69b8      	ldr	r0, [r7, #24]
 8002f30:	f7ff ff04 	bl	8002d3c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	78fa      	ldrb	r2, [r7, #3]
 8002f38:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002f3c:	bf00      	nop
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08c      	sub	sp, #48	@ 0x30
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002f50:	2300      	movs	r3, #0
 8002f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10b      	bne.n	8002f76 <xQueueReceive+0x32>
        __asm volatile
 8002f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f62:	f383 8811 	msr	BASEPRI, r3
 8002f66:	f3bf 8f6f 	isb	sy
 8002f6a:	f3bf 8f4f 	dsb	sy
 8002f6e:	623b      	str	r3, [r7, #32]
    }
 8002f70:	bf00      	nop
 8002f72:	bf00      	nop
 8002f74:	e7fd      	b.n	8002f72 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d103      	bne.n	8002f84 <xQueueReceive+0x40>
 8002f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <xQueueReceive+0x44>
 8002f84:	2301      	movs	r3, #1
 8002f86:	e000      	b.n	8002f8a <xQueueReceive+0x46>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10b      	bne.n	8002fa6 <xQueueReceive+0x62>
        __asm volatile
 8002f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f92:	f383 8811 	msr	BASEPRI, r3
 8002f96:	f3bf 8f6f 	isb	sy
 8002f9a:	f3bf 8f4f 	dsb	sy
 8002f9e:	61fb      	str	r3, [r7, #28]
    }
 8002fa0:	bf00      	nop
 8002fa2:	bf00      	nop
 8002fa4:	e7fd      	b.n	8002fa2 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fa6:	f001 f995 	bl	80042d4 <xTaskGetSchedulerState>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d102      	bne.n	8002fb6 <xQueueReceive+0x72>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <xQueueReceive+0x76>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e000      	b.n	8002fbc <xQueueReceive+0x78>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10b      	bne.n	8002fd8 <xQueueReceive+0x94>
        __asm volatile
 8002fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fc4:	f383 8811 	msr	BASEPRI, r3
 8002fc8:	f3bf 8f6f 	isb	sy
 8002fcc:	f3bf 8f4f 	dsb	sy
 8002fd0:	61bb      	str	r3, [r7, #24]
    }
 8002fd2:	bf00      	nop
 8002fd4:	bf00      	nop
 8002fd6:	e7fd      	b.n	8002fd4 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002fd8:	f001 ffc0 	bl	8004f5c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d01f      	beq.n	8003028 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002fec:	f000 f88c 	bl	8003108 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	1e5a      	subs	r2, r3, #1
 8002ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00f      	beq.n	8003020 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003002:	3310      	adds	r3, #16
 8003004:	4618      	mov	r0, r3
 8003006:	f000 ff4f 	bl	8003ea8 <xTaskRemoveFromEventList>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d007      	beq.n	8003020 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003010:	4b3c      	ldr	r3, [pc, #240]	@ (8003104 <xQueueReceive+0x1c0>)
 8003012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	f3bf 8f4f 	dsb	sy
 800301c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003020:	f001 ffce 	bl	8004fc0 <vPortExitCritical>
                return pdPASS;
 8003024:	2301      	movs	r3, #1
 8003026:	e069      	b.n	80030fc <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d103      	bne.n	8003036 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800302e:	f001 ffc7 	bl	8004fc0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003032:	2300      	movs	r3, #0
 8003034:	e062      	b.n	80030fc <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003038:	2b00      	cmp	r3, #0
 800303a:	d106      	bne.n	800304a <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800303c:	f107 0310 	add.w	r3, r7, #16
 8003040:	4618      	mov	r0, r3
 8003042:	f001 f80b 	bl	800405c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003046:	2301      	movs	r3, #1
 8003048:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800304a:	f001 ffb9 	bl	8004fc0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800304e:	f000 fc09 	bl	8003864 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003052:	f001 ff83 	bl	8004f5c <vPortEnterCritical>
 8003056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003058:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800305c:	b25b      	sxtb	r3, r3
 800305e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003062:	d103      	bne.n	800306c <xQueueReceive+0x128>
 8003064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003066:	2200      	movs	r2, #0
 8003068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800306c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800306e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003072:	b25b      	sxtb	r3, r3
 8003074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003078:	d103      	bne.n	8003082 <xQueueReceive+0x13e>
 800307a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003082:	f001 ff9d 	bl	8004fc0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003086:	1d3a      	adds	r2, r7, #4
 8003088:	f107 0310 	add.w	r3, r7, #16
 800308c:	4611      	mov	r1, r2
 800308e:	4618      	mov	r0, r3
 8003090:	f000 fffa 	bl	8004088 <xTaskCheckForTimeOut>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d123      	bne.n	80030e2 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800309a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800309c:	f000 f8ac 	bl	80031f8 <prvIsQueueEmpty>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d017      	beq.n	80030d6 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a8:	3324      	adds	r3, #36	@ 0x24
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	4611      	mov	r1, r2
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 fe8e 	bl	8003dd0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80030b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030b6:	f000 f84d 	bl	8003154 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80030ba:	f000 fbe1 	bl	8003880 <xTaskResumeAll>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d189      	bne.n	8002fd8 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 80030c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003104 <xQueueReceive+0x1c0>)
 80030c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	f3bf 8f4f 	dsb	sy
 80030d0:	f3bf 8f6f 	isb	sy
 80030d4:	e780      	b.n	8002fd8 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80030d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030d8:	f000 f83c 	bl	8003154 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80030dc:	f000 fbd0 	bl	8003880 <xTaskResumeAll>
 80030e0:	e77a      	b.n	8002fd8 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80030e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030e4:	f000 f836 	bl	8003154 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80030e8:	f000 fbca 	bl	8003880 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030ee:	f000 f883 	bl	80031f8 <prvIsQueueEmpty>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f43f af6f 	beq.w	8002fd8 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80030fa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3730      	adds	r7, #48	@ 0x30
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	e000ed04 	.word	0xe000ed04

08003108 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	2b00      	cmp	r3, #0
 8003118:	d018      	beq.n	800314c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	441a      	add	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68da      	ldr	r2, [r3, #12]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	429a      	cmp	r2, r3
 8003132:	d303      	bcc.n	800313c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68d9      	ldr	r1, [r3, #12]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003144:	461a      	mov	r2, r3
 8003146:	6838      	ldr	r0, [r7, #0]
 8003148:	f004 fce4 	bl	8007b14 <memcpy>
    }
}
 800314c:	bf00      	nop
 800314e:	3708      	adds	r7, #8
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800315c:	f001 fefe 	bl	8004f5c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003166:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003168:	e011      	b.n	800318e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316e:	2b00      	cmp	r3, #0
 8003170:	d012      	beq.n	8003198 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3324      	adds	r3, #36	@ 0x24
 8003176:	4618      	mov	r0, r3
 8003178:	f000 fe96 	bl	8003ea8 <xTaskRemoveFromEventList>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8003182:	f000 ffe9 	bl	8004158 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003186:	7bfb      	ldrb	r3, [r7, #15]
 8003188:	3b01      	subs	r3, #1
 800318a:	b2db      	uxtb	r3, r3
 800318c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800318e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003192:	2b00      	cmp	r3, #0
 8003194:	dce9      	bgt.n	800316a <prvUnlockQueue+0x16>
 8003196:	e000      	b.n	800319a <prvUnlockQueue+0x46>
                    break;
 8003198:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	22ff      	movs	r2, #255	@ 0xff
 800319e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80031a2:	f001 ff0d 	bl	8004fc0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80031a6:	f001 fed9 	bl	8004f5c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031b0:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80031b2:	e011      	b.n	80031d8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d012      	beq.n	80031e2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3310      	adds	r3, #16
 80031c0:	4618      	mov	r0, r3
 80031c2:	f000 fe71 	bl	8003ea8 <xTaskRemoveFromEventList>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80031cc:	f000 ffc4 	bl	8004158 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80031d0:	7bbb      	ldrb	r3, [r7, #14]
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80031d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	dce9      	bgt.n	80031b4 <prvUnlockQueue+0x60>
 80031e0:	e000      	b.n	80031e4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80031e2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	22ff      	movs	r2, #255	@ 0xff
 80031e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80031ec:	f001 fee8 	bl	8004fc0 <vPortExitCritical>
}
 80031f0:	bf00      	nop
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003200:	f001 feac 	bl	8004f5c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003208:	2b00      	cmp	r3, #0
 800320a:	d102      	bne.n	8003212 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800320c:	2301      	movs	r3, #1
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	e001      	b.n	8003216 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003216:	f001 fed3 	bl	8004fc0 <vPortExitCritical>

    return xReturn;
 800321a:	68fb      	ldr	r3, [r7, #12]
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8003224:	b480      	push	{r7}
 8003226:	b087      	sub	sp, #28
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800322e:	2300      	movs	r3, #0
 8003230:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10b      	bne.n	8003250 <vQueueAddToRegistry+0x2c>
        __asm volatile
 8003238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800323c:	f383 8811 	msr	BASEPRI, r3
 8003240:	f3bf 8f6f 	isb	sy
 8003244:	f3bf 8f4f 	dsb	sy
 8003248:	60fb      	str	r3, [r7, #12]
    }
 800324a:	bf00      	nop
 800324c:	bf00      	nop
 800324e:	e7fd      	b.n	800324c <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d024      	beq.n	80032a0 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003256:	2300      	movs	r3, #0
 8003258:	617b      	str	r3, [r7, #20]
 800325a:	e01e      	b.n	800329a <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800325c:	4a18      	ldr	r2, [pc, #96]	@ (80032c0 <vQueueAddToRegistry+0x9c>)
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	00db      	lsls	r3, r3, #3
 8003262:	4413      	add	r3, r2
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	429a      	cmp	r2, r3
 800326a:	d105      	bne.n	8003278 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	4a13      	ldr	r2, [pc, #76]	@ (80032c0 <vQueueAddToRegistry+0x9c>)
 8003272:	4413      	add	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
                    break;
 8003276:	e013      	b.n	80032a0 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d10a      	bne.n	8003294 <vQueueAddToRegistry+0x70>
 800327e:	4a10      	ldr	r2, [pc, #64]	@ (80032c0 <vQueueAddToRegistry+0x9c>)
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d104      	bne.n	8003294 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	4a0c      	ldr	r2, [pc, #48]	@ (80032c0 <vQueueAddToRegistry+0x9c>)
 8003290:	4413      	add	r3, r2
 8003292:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	3301      	adds	r3, #1
 8003298:	617b      	str	r3, [r7, #20]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b07      	cmp	r3, #7
 800329e:	d9dd      	bls.n	800325c <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 80032b2:	bf00      	nop
 80032b4:	371c      	adds	r7, #28
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	20003d54 	.word	0x20003d54

080032c4 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80032d4:	f001 fe42 	bl	8004f5c <vPortEnterCritical>
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032de:	b25b      	sxtb	r3, r3
 80032e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e4:	d103      	bne.n	80032ee <vQueueWaitForMessageRestricted+0x2a>
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032f4:	b25b      	sxtb	r3, r3
 80032f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032fa:	d103      	bne.n	8003304 <vQueueWaitForMessageRestricted+0x40>
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003304:	f001 fe5c 	bl	8004fc0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330c:	2b00      	cmp	r3, #0
 800330e:	d106      	bne.n	800331e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	3324      	adds	r3, #36	@ 0x24
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	68b9      	ldr	r1, [r7, #8]
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fd7f 	bl	8003e1c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800331e:	6978      	ldr	r0, [r7, #20]
 8003320:	f7ff ff18 	bl	8003154 <prvUnlockQueue>
    }
 8003324:	bf00      	nop
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800332c:	b580      	push	{r7, lr}
 800332e:	b08c      	sub	sp, #48	@ 0x30
 8003330:	af04      	add	r7, sp, #16
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	603b      	str	r3, [r7, #0]
 8003338:	4613      	mov	r3, r2
 800333a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800333c:	88fb      	ldrh	r3, [r7, #6]
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff fa77 	bl	8002834 <pvPortMalloc>
 8003346:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d013      	beq.n	8003376 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800334e:	2058      	movs	r0, #88	@ 0x58
 8003350:	f7ff fa70 	bl	8002834 <pvPortMalloc>
 8003354:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d008      	beq.n	800336e <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800335c:	2258      	movs	r2, #88	@ 0x58
 800335e:	2100      	movs	r1, #0
 8003360:	69f8      	ldr	r0, [r7, #28]
 8003362:	f004 fba3 	bl	8007aac <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	631a      	str	r2, [r3, #48]	@ 0x30
 800336c:	e005      	b.n	800337a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800336e:	6978      	ldr	r0, [r7, #20]
 8003370:	f7ff fb1c 	bl	80029ac <vPortFree>
 8003374:	e001      	b.n	800337a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8003376:	2300      	movs	r3, #0
 8003378:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d013      	beq.n	80033a8 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003380:	88fa      	ldrh	r2, [r7, #6]
 8003382:	2300      	movs	r3, #0
 8003384:	9303      	str	r3, [sp, #12]
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	9302      	str	r3, [sp, #8]
 800338a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800338c:	9301      	str	r3, [sp, #4]
 800338e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003390:	9300      	str	r3, [sp, #0]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	68b9      	ldr	r1, [r7, #8]
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f80e 	bl	80033b8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800339c:	69f8      	ldr	r0, [r7, #28]
 800339e:	f000 f89b 	bl	80034d8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80033a2:	2301      	movs	r3, #1
 80033a4:	61bb      	str	r3, [r7, #24]
 80033a6:	e002      	b.n	80033ae <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80033a8:	f04f 33ff 	mov.w	r3, #4294967295
 80033ac:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80033ae:	69bb      	ldr	r3, [r7, #24]
    }
 80033b0:	4618      	mov	r0, r3
 80033b2:	3720      	adds	r7, #32
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b088      	sub	sp, #32
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	607a      	str	r2, [r7, #4]
 80033c4:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80033c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033c8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	461a      	mov	r2, r3
 80033d0:	21a5      	movs	r1, #165	@ 0xa5
 80033d2:	f004 fb6b 	bl	8007aac <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80033d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80033e0:	3b01      	subs	r3, #1
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	f023 0307 	bic.w	r3, r3, #7
 80033ee:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	f003 0307 	and.w	r3, r3, #7
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00b      	beq.n	8003412 <prvInitialiseNewTask+0x5a>
        __asm volatile
 80033fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033fe:	f383 8811 	msr	BASEPRI, r3
 8003402:	f3bf 8f6f 	isb	sy
 8003406:	f3bf 8f4f 	dsb	sy
 800340a:	617b      	str	r3, [r7, #20]
    }
 800340c:	bf00      	nop
 800340e:	bf00      	nop
 8003410:	e7fd      	b.n	800340e <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d01e      	beq.n	8003456 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003418:	2300      	movs	r3, #0
 800341a:	61fb      	str	r3, [r7, #28]
 800341c:	e012      	b.n	8003444 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800341e:	68ba      	ldr	r2, [r7, #8]
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	4413      	add	r3, r2
 8003424:	7819      	ldrb	r1, [r3, #0]
 8003426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	4413      	add	r3, r2
 800342c:	3334      	adds	r3, #52	@ 0x34
 800342e:	460a      	mov	r2, r1
 8003430:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	4413      	add	r3, r2
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d006      	beq.n	800344c <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3301      	adds	r3, #1
 8003442:	61fb      	str	r3, [r7, #28]
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	2b09      	cmp	r3, #9
 8003448:	d9e9      	bls.n	800341e <prvInitialiseNewTask+0x66>
 800344a:	e000      	b.n	800344e <prvInitialiseNewTask+0x96>
            {
                break;
 800344c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800344e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003450:	2200      	movs	r2, #0
 8003452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8003456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003458:	2b04      	cmp	r3, #4
 800345a:	d90b      	bls.n	8003474 <prvInitialiseNewTask+0xbc>
        __asm volatile
 800345c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003460:	f383 8811 	msr	BASEPRI, r3
 8003464:	f3bf 8f6f 	isb	sy
 8003468:	f3bf 8f4f 	dsb	sy
 800346c:	613b      	str	r3, [r7, #16]
    }
 800346e:	bf00      	nop
 8003470:	bf00      	nop
 8003472:	e7fd      	b.n	8003470 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003476:	2b04      	cmp	r3, #4
 8003478:	d901      	bls.n	800347e <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800347a:	2304      	movs	r3, #4
 800347c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800347e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003480:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003482:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8003484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003486:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003488:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800348a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348c:	3304      	adds	r3, #4
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff fbc0 	bl	8002c14 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003496:	3318      	adds	r3, #24
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fbbb 	bl	8002c14 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800349e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034a2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a6:	f1c3 0205 	rsb	r2, r3, #5
 80034aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ac:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80034ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034b2:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	68f9      	ldr	r1, [r7, #12]
 80034b8:	69b8      	ldr	r0, [r7, #24]
 80034ba:	f001 fc19 	bl	8004cf0 <pxPortInitialiseStack>
 80034be:	4602      	mov	r2, r0
 80034c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c2:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80034c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d002      	beq.n	80034d0 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80034ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034ce:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80034d0:	bf00      	nop
 80034d2:	3720      	adds	r7, #32
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80034d8:	b5b0      	push	{r4, r5, r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af02      	add	r7, sp, #8
 80034de:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80034e0:	f001 fd3c 	bl	8004f5c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80034e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003624 <prvAddNewTaskToReadyList+0x14c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	3301      	adds	r3, #1
 80034ea:	4a4e      	ldr	r2, [pc, #312]	@ (8003624 <prvAddNewTaskToReadyList+0x14c>)
 80034ec:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80034ee:	4b4e      	ldr	r3, [pc, #312]	@ (8003628 <prvAddNewTaskToReadyList+0x150>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d109      	bne.n	800350a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80034f6:	4a4c      	ldr	r2, [pc, #304]	@ (8003628 <prvAddNewTaskToReadyList+0x150>)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80034fc:	4b49      	ldr	r3, [pc, #292]	@ (8003624 <prvAddNewTaskToReadyList+0x14c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d110      	bne.n	8003526 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003504:	f000 fe4c 	bl	80041a0 <prvInitialiseTaskLists>
 8003508:	e00d      	b.n	8003526 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800350a:	4b48      	ldr	r3, [pc, #288]	@ (800362c <prvAddNewTaskToReadyList+0x154>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d109      	bne.n	8003526 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003512:	4b45      	ldr	r3, [pc, #276]	@ (8003628 <prvAddNewTaskToReadyList+0x150>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351c:	429a      	cmp	r2, r3
 800351e:	d802      	bhi.n	8003526 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003520:	4a41      	ldr	r2, [pc, #260]	@ (8003628 <prvAddNewTaskToReadyList+0x150>)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003526:	4b42      	ldr	r3, [pc, #264]	@ (8003630 <prvAddNewTaskToReadyList+0x158>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	3301      	adds	r3, #1
 800352c:	4a40      	ldr	r2, [pc, #256]	@ (8003630 <prvAddNewTaskToReadyList+0x158>)
 800352e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003530:	4b3f      	ldr	r3, [pc, #252]	@ (8003630 <prvAddNewTaskToReadyList+0x158>)
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d016      	beq.n	800356c <prvAddNewTaskToReadyList+0x94>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4618      	mov	r0, r3
 8003542:	f004 f815 	bl	8007570 <SEGGER_SYSVIEW_OnTaskCreate>
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	461d      	mov	r5, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	461c      	mov	r4, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003562:	1ae3      	subs	r3, r4, r3
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	462b      	mov	r3, r5
 8003568:	f001 fef6 	bl	8005358 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4618      	mov	r0, r3
 8003570:	f004 f882 	bl	8007678 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003578:	2201      	movs	r2, #1
 800357a:	409a      	lsls	r2, r3
 800357c:	4b2d      	ldr	r3, [pc, #180]	@ (8003634 <prvAddNewTaskToReadyList+0x15c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4313      	orrs	r3, r2
 8003582:	4a2c      	ldr	r2, [pc, #176]	@ (8003634 <prvAddNewTaskToReadyList+0x15c>)
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800358a:	492b      	ldr	r1, [pc, #172]	@ (8003638 <prvAddNewTaskToReadyList+0x160>)
 800358c:	4613      	mov	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	3304      	adds	r3, #4
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	60fb      	str	r3, [r7, #12]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	609a      	str	r2, [r3, #8]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	689a      	ldr	r2, [r3, #8]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	60da      	str	r2, [r3, #12]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	3204      	adds	r2, #4
 80035b2:	605a      	str	r2, [r3, #4]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	1d1a      	adds	r2, r3, #4
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	609a      	str	r2, [r3, #8]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003638 <prvAddNewTaskToReadyList+0x160>)
 80035ca:	441a      	add	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	615a      	str	r2, [r3, #20]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035d4:	4918      	ldr	r1, [pc, #96]	@ (8003638 <prvAddNewTaskToReadyList+0x160>)
 80035d6:	4613      	mov	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	1c59      	adds	r1, r3, #1
 80035e4:	4814      	ldr	r0, [pc, #80]	@ (8003638 <prvAddNewTaskToReadyList+0x160>)
 80035e6:	4613      	mov	r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	4413      	add	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4403      	add	r3, r0
 80035f0:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80035f2:	f001 fce5 	bl	8004fc0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80035f6:	4b0d      	ldr	r3, [pc, #52]	@ (800362c <prvAddNewTaskToReadyList+0x154>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00e      	beq.n	800361c <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80035fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003628 <prvAddNewTaskToReadyList+0x150>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003608:	429a      	cmp	r2, r3
 800360a:	d207      	bcs.n	800361c <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800360c:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <prvAddNewTaskToReadyList+0x164>)
 800360e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003612:	601a      	str	r2, [r3, #0]
 8003614:	f3bf 8f4f 	dsb	sy
 8003618:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800361c:	bf00      	nop
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bdb0      	pop	{r4, r5, r7, pc}
 8003624:	20003e6c 	.word	0x20003e6c
 8003628:	20003d94 	.word	0x20003d94
 800362c:	20003e78 	.word	0x20003e78
 8003630:	20003e88 	.word	0x20003e88
 8003634:	20003e74 	.word	0x20003e74
 8003638:	20003d98 	.word	0x20003d98
 800363c:	e000ed04 	.word	0xe000ed04

08003640 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8003648:	f001 fc88 	bl	8004f5c <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <vTaskDelete+0x18>
 8003652:	4b49      	ldr	r3, [pc, #292]	@ (8003778 <vTaskDelete+0x138>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	e000      	b.n	800365a <vTaskDelete+0x1a>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	60fb      	str	r3, [r7, #12]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	3304      	adds	r3, #4
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff fb41 	bl	8002ce8 <uxListRemove>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d115      	bne.n	8003698 <vTaskDelete+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003670:	4942      	ldr	r1, [pc, #264]	@ (800377c <vTaskDelete+0x13c>)
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10a      	bne.n	8003698 <vTaskDelete+0x58>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003686:	2201      	movs	r2, #1
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	43da      	mvns	r2, r3
 800368e:	4b3c      	ldr	r3, [pc, #240]	@ (8003780 <vTaskDelete+0x140>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4013      	ands	r3, r2
 8003694:	4a3a      	ldr	r2, [pc, #232]	@ (8003780 <vTaskDelete+0x140>)
 8003696:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	2b00      	cmp	r3, #0
 800369e:	d004      	beq.n	80036aa <vTaskDelete+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	3318      	adds	r3, #24
 80036a4:	4618      	mov	r0, r3
 80036a6:	f7ff fb1f 	bl	8002ce8 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 80036aa:	4b36      	ldr	r3, [pc, #216]	@ (8003784 <vTaskDelete+0x144>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	3301      	adds	r3, #1
 80036b0:	4a34      	ldr	r2, [pc, #208]	@ (8003784 <vTaskDelete+0x144>)
 80036b2:	6013      	str	r3, [r2, #0]

            if( pxTCB == pxCurrentTCB )
 80036b4:	4b30      	ldr	r3, [pc, #192]	@ (8003778 <vTaskDelete+0x138>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d118      	bne.n	80036f0 <vTaskDelete+0xb0>
                /* A task is deleting itself.  This cannot complete within the
                 * task itself, as a context switch to another task is required.
                 * Place the task in the termination list.  The idle task will
                 * check the termination list and free up any memory allocated by
                 * the scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	3304      	adds	r3, #4
 80036c2:	4619      	mov	r1, r3
 80036c4:	4830      	ldr	r0, [pc, #192]	@ (8003788 <vTaskDelete+0x148>)
 80036c6:	f7ff fab2 	bl	8002c2e <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 80036ca:	4b30      	ldr	r3, [pc, #192]	@ (800378c <vTaskDelete+0x14c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	3301      	adds	r3, #1
 80036d0:	4a2e      	ldr	r2, [pc, #184]	@ (800378c <vTaskDelete+0x14c>)
 80036d2:	6013      	str	r3, [r2, #0]

                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f004 f810 	bl	80076fc <SEGGER_SYSVIEW_ShrinkId>
 80036dc:	4603      	mov	r3, r0
 80036de:	4619      	mov	r1, r3
 80036e0:	20c3      	movs	r0, #195	@ 0xc3
 80036e2:	f003 fb4f 	bl	8006d84 <SEGGER_SYSVIEW_RecordU32>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f001 fe9d 	bl	8005428 <SYSVIEW_DeleteTask>
 80036ee:	e013      	b.n	8003718 <vTaskDelete+0xd8>
                 * required. */
                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
            }
            else
            {
                --uxCurrentNumberOfTasks;
 80036f0:	4b27      	ldr	r3, [pc, #156]	@ (8003790 <vTaskDelete+0x150>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3b01      	subs	r3, #1
 80036f6:	4a26      	ldr	r2, [pc, #152]	@ (8003790 <vTaskDelete+0x150>)
 80036f8:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f003 fffd 	bl	80076fc <SEGGER_SYSVIEW_ShrinkId>
 8003702:	4603      	mov	r3, r0
 8003704:	4619      	mov	r1, r3
 8003706:	20c3      	movs	r0, #195	@ 0xc3
 8003708:	f003 fb3c 	bl	8006d84 <SEGGER_SYSVIEW_RecordU32>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4618      	mov	r0, r3
 8003710:	f001 fe8a 	bl	8005428 <SYSVIEW_DeleteTask>

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 8003714:	f000 fdc2 	bl	800429c <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 8003718:	f001 fc52 	bl	8004fc0 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( pxTCB != pxCurrentTCB )
 800371c:	4b16      	ldr	r3, [pc, #88]	@ (8003778 <vTaskDelete+0x138>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	429a      	cmp	r2, r3
 8003724:	d002      	beq.n	800372c <vTaskDelete+0xec>
        {
            prvDeleteTCB( pxTCB );
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fda8 	bl	800427c <prvDeleteTCB>
        }

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        if( xSchedulerRunning != pdFALSE )
 800372c:	4b19      	ldr	r3, [pc, #100]	@ (8003794 <vTaskDelete+0x154>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d01c      	beq.n	800376e <vTaskDelete+0x12e>
        {
            if( pxTCB == pxCurrentTCB )
 8003734:	4b10      	ldr	r3, [pc, #64]	@ (8003778 <vTaskDelete+0x138>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	429a      	cmp	r2, r3
 800373c:	d117      	bne.n	800376e <vTaskDelete+0x12e>
            {
                configASSERT( uxSchedulerSuspended == 0 );
 800373e:	4b16      	ldr	r3, [pc, #88]	@ (8003798 <vTaskDelete+0x158>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00b      	beq.n	800375e <vTaskDelete+0x11e>
        __asm volatile
 8003746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800374a:	f383 8811 	msr	BASEPRI, r3
 800374e:	f3bf 8f6f 	isb	sy
 8003752:	f3bf 8f4f 	dsb	sy
 8003756:	60bb      	str	r3, [r7, #8]
    }
 8003758:	bf00      	nop
 800375a:	bf00      	nop
 800375c:	e7fd      	b.n	800375a <vTaskDelete+0x11a>
                portYIELD_WITHIN_API();
 800375e:	4b0f      	ldr	r3, [pc, #60]	@ (800379c <vTaskDelete+0x15c>)
 8003760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	f3bf 8f4f 	dsb	sy
 800376a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800376e:	bf00      	nop
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	20003d94 	.word	0x20003d94
 800377c:	20003d98 	.word	0x20003d98
 8003780:	20003e74 	.word	0x20003e74
 8003784:	20003e88 	.word	0x20003e88
 8003788:	20003e40 	.word	0x20003e40
 800378c:	20003e54 	.word	0x20003e54
 8003790:	20003e6c 	.word	0x20003e6c
 8003794:	20003e78 	.word	0x20003e78
 8003798:	20003e94 	.word	0x20003e94
 800379c:	e000ed04 	.word	0xe000ed04

080037a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80037a6:	4b27      	ldr	r3, [pc, #156]	@ (8003844 <vTaskStartScheduler+0xa4>)
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	2300      	movs	r3, #0
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	2300      	movs	r3, #0
 80037b0:	2282      	movs	r2, #130	@ 0x82
 80037b2:	4925      	ldr	r1, [pc, #148]	@ (8003848 <vTaskStartScheduler+0xa8>)
 80037b4:	4825      	ldr	r0, [pc, #148]	@ (800384c <vTaskStartScheduler+0xac>)
 80037b6:	f7ff fdb9 	bl	800332c <xTaskCreate>
 80037ba:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d102      	bne.n	80037c8 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 80037c2:	f001 f809 	bl	80047d8 <xTimerCreateTimerTask>
 80037c6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d124      	bne.n	8003818 <vTaskStartScheduler+0x78>
        __asm volatile
 80037ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037d2:	f383 8811 	msr	BASEPRI, r3
 80037d6:	f3bf 8f6f 	isb	sy
 80037da:	f3bf 8f4f 	dsb	sy
 80037de:	60bb      	str	r3, [r7, #8]
    }
 80037e0:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80037e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003850 <vTaskStartScheduler+0xb0>)
 80037e4:	f04f 32ff 	mov.w	r2, #4294967295
 80037e8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80037ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003854 <vTaskStartScheduler+0xb4>)
 80037ec:	2201      	movs	r2, #1
 80037ee:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80037f0:	4b19      	ldr	r3, [pc, #100]	@ (8003858 <vTaskStartScheduler+0xb8>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80037f6:	4b19      	ldr	r3, [pc, #100]	@ (800385c <vTaskStartScheduler+0xbc>)
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	4b12      	ldr	r3, [pc, #72]	@ (8003844 <vTaskStartScheduler+0xa4>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d102      	bne.n	8003808 <vTaskStartScheduler+0x68>
 8003802:	f003 fe99 	bl	8007538 <SEGGER_SYSVIEW_OnIdle>
 8003806:	e004      	b.n	8003812 <vTaskStartScheduler+0x72>
 8003808:	4b14      	ldr	r3, [pc, #80]	@ (800385c <vTaskStartScheduler+0xbc>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4618      	mov	r0, r3
 800380e:	f003 fef1 	bl	80075f4 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8003812:	f001 faff 	bl	8004e14 <xPortStartScheduler>
 8003816:	e00f      	b.n	8003838 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800381e:	d10b      	bne.n	8003838 <vTaskStartScheduler+0x98>
        __asm volatile
 8003820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003824:	f383 8811 	msr	BASEPRI, r3
 8003828:	f3bf 8f6f 	isb	sy
 800382c:	f3bf 8f4f 	dsb	sy
 8003830:	607b      	str	r3, [r7, #4]
    }
 8003832:	bf00      	nop
 8003834:	bf00      	nop
 8003836:	e7fd      	b.n	8003834 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003838:	4b09      	ldr	r3, [pc, #36]	@ (8003860 <vTaskStartScheduler+0xc0>)
 800383a:	681b      	ldr	r3, [r3, #0]
}
 800383c:	bf00      	nop
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	20003e90 	.word	0x20003e90
 8003848:	08008440 	.word	0x08008440
 800384c:	08004171 	.word	0x08004171
 8003850:	20003e8c 	.word	0x20003e8c
 8003854:	20003e78 	.word	0x20003e78
 8003858:	20003e70 	.word	0x20003e70
 800385c:	20003d94 	.word	0x20003d94
 8003860:	2000000c 	.word	0x2000000c

08003864 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003868:	4b04      	ldr	r3, [pc, #16]	@ (800387c <vTaskSuspendAll+0x18>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	3301      	adds	r3, #1
 800386e:	4a03      	ldr	r2, [pc, #12]	@ (800387c <vTaskSuspendAll+0x18>)
 8003870:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003872:	bf00      	nop
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	20003e94 	.word	0x20003e94

08003880 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003886:	2300      	movs	r3, #0
 8003888:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800388a:	2300      	movs	r3, #0
 800388c:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800388e:	4b73      	ldr	r3, [pc, #460]	@ (8003a5c <xTaskResumeAll+0x1dc>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d10b      	bne.n	80038ae <xTaskResumeAll+0x2e>
        __asm volatile
 8003896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800389a:	f383 8811 	msr	BASEPRI, r3
 800389e:	f3bf 8f6f 	isb	sy
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	607b      	str	r3, [r7, #4]
    }
 80038a8:	bf00      	nop
 80038aa:	bf00      	nop
 80038ac:	e7fd      	b.n	80038aa <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80038ae:	f001 fb55 	bl	8004f5c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80038b2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a5c <xTaskResumeAll+0x1dc>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	4a68      	ldr	r2, [pc, #416]	@ (8003a5c <xTaskResumeAll+0x1dc>)
 80038ba:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038bc:	4b67      	ldr	r3, [pc, #412]	@ (8003a5c <xTaskResumeAll+0x1dc>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f040 80c4 	bne.w	8003a4e <xTaskResumeAll+0x1ce>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038c6:	4b66      	ldr	r3, [pc, #408]	@ (8003a60 <xTaskResumeAll+0x1e0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 80bf 	beq.w	8003a4e <xTaskResumeAll+0x1ce>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038d0:	e08e      	b.n	80039f0 <xTaskResumeAll+0x170>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038d2:	4b64      	ldr	r3, [pc, #400]	@ (8003a64 <xTaskResumeAll+0x1e4>)
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038de:	613b      	str	r3, [r7, #16]
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	69fa      	ldr	r2, [r7, #28]
 80038e6:	6a12      	ldr	r2, [r2, #32]
 80038e8:	609a      	str	r2, [r3, #8]
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	69fa      	ldr	r2, [r7, #28]
 80038f0:	69d2      	ldr	r2, [r2, #28]
 80038f2:	605a      	str	r2, [r3, #4]
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	3318      	adds	r3, #24
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d103      	bne.n	8003908 <xTaskResumeAll+0x88>
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	6a1a      	ldr	r2, [r3, #32]
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	605a      	str	r2, [r3, #4]
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	2200      	movs	r2, #0
 800390c:	629a      	str	r2, [r3, #40]	@ 0x28
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	1e5a      	subs	r2, r3, #1
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	60fb      	str	r3, [r7, #12]
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	69fa      	ldr	r2, [r7, #28]
 8003924:	68d2      	ldr	r2, [r2, #12]
 8003926:	609a      	str	r2, [r3, #8]
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	69fa      	ldr	r2, [r7, #28]
 800392e:	6892      	ldr	r2, [r2, #8]
 8003930:	605a      	str	r2, [r3, #4]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	685a      	ldr	r2, [r3, #4]
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	3304      	adds	r3, #4
 800393a:	429a      	cmp	r2, r3
 800393c:	d103      	bne.n	8003946 <xTaskResumeAll+0xc6>
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	68da      	ldr	r2, [r3, #12]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	605a      	str	r2, [r3, #4]
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	2200      	movs	r2, #0
 800394a:	615a      	str	r2, [r3, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	1e5a      	subs	r2, r3, #1
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	4618      	mov	r0, r3
 800395a:	f003 fe8d 	bl	8007678 <SEGGER_SYSVIEW_OnTaskStartReady>
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003962:	2201      	movs	r2, #1
 8003964:	409a      	lsls	r2, r3
 8003966:	4b40      	ldr	r3, [pc, #256]	@ (8003a68 <xTaskResumeAll+0x1e8>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4313      	orrs	r3, r2
 800396c:	4a3e      	ldr	r2, [pc, #248]	@ (8003a68 <xTaskResumeAll+0x1e8>)
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003974:	493d      	ldr	r1, [pc, #244]	@ (8003a6c <xTaskResumeAll+0x1ec>)
 8003976:	4613      	mov	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	3304      	adds	r3, #4
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	60bb      	str	r3, [r7, #8]
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	609a      	str	r2, [r3, #8]
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	60da      	str	r2, [r3, #12]
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	69fa      	ldr	r2, [r7, #28]
 800399a:	3204      	adds	r2, #4
 800399c:	605a      	str	r2, [r3, #4]
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	1d1a      	adds	r2, r3, #4
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	609a      	str	r2, [r3, #8]
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039aa:	4613      	mov	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4413      	add	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	4a2e      	ldr	r2, [pc, #184]	@ (8003a6c <xTaskResumeAll+0x1ec>)
 80039b4:	441a      	add	r2, r3
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	615a      	str	r2, [r3, #20]
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039be:	492b      	ldr	r1, [pc, #172]	@ (8003a6c <xTaskResumeAll+0x1ec>)
 80039c0:	4613      	mov	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4413      	add	r3, r2
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	440b      	add	r3, r1
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	1c59      	adds	r1, r3, #1
 80039ce:	4827      	ldr	r0, [pc, #156]	@ (8003a6c <xTaskResumeAll+0x1ec>)
 80039d0:	4613      	mov	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4403      	add	r3, r0
 80039da:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039e0:	4b23      	ldr	r3, [pc, #140]	@ (8003a70 <xTaskResumeAll+0x1f0>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d302      	bcc.n	80039f0 <xTaskResumeAll+0x170>
                    {
                        xYieldPending = pdTRUE;
 80039ea:	4b22      	ldr	r3, [pc, #136]	@ (8003a74 <xTaskResumeAll+0x1f4>)
 80039ec:	2201      	movs	r2, #1
 80039ee:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003a64 <xTaskResumeAll+0x1e4>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f47f af6c 	bne.w	80038d2 <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <xTaskResumeAll+0x184>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003a00:	f000 fc4c 	bl	800429c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a04:	4b1c      	ldr	r3, [pc, #112]	@ (8003a78 <xTaskResumeAll+0x1f8>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <xTaskResumeAll+0x1b2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003a10:	f000 f858 	bl	8003ac4 <xTaskIncrementTick>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d002      	beq.n	8003a20 <xTaskResumeAll+0x1a0>
                            {
                                xYieldPending = pdTRUE;
 8003a1a:	4b16      	ldr	r3, [pc, #88]	@ (8003a74 <xTaskResumeAll+0x1f4>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	3b01      	subs	r3, #1
 8003a24:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1f1      	bne.n	8003a10 <xTaskResumeAll+0x190>

                        xPendedTicks = 0;
 8003a2c:	4b12      	ldr	r3, [pc, #72]	@ (8003a78 <xTaskResumeAll+0x1f8>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003a32:	4b10      	ldr	r3, [pc, #64]	@ (8003a74 <xTaskResumeAll+0x1f4>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d009      	beq.n	8003a4e <xTaskResumeAll+0x1ce>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003a7c <xTaskResumeAll+0x1fc>)
 8003a40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003a4e:	f001 fab7 	bl	8004fc0 <vPortExitCritical>

    return xAlreadyYielded;
 8003a52:	69bb      	ldr	r3, [r7, #24]
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3720      	adds	r7, #32
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	20003e94 	.word	0x20003e94
 8003a60:	20003e6c 	.word	0x20003e6c
 8003a64:	20003e2c 	.word	0x20003e2c
 8003a68:	20003e74 	.word	0x20003e74
 8003a6c:	20003d98 	.word	0x20003d98
 8003a70:	20003d94 	.word	0x20003d94
 8003a74:	20003e80 	.word	0x20003e80
 8003a78:	20003e7c 	.word	0x20003e7c
 8003a7c:	e000ed04 	.word	0xe000ed04

08003a80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003a86:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <xTaskGetTickCount+0x1c>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003a8c:	687b      	ldr	r3, [r7, #4]
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	370c      	adds	r7, #12
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	20003e70 	.word	0x20003e70

08003aa0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003aa6:	f001 fb65 	bl	8005174 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003aae:	4b04      	ldr	r3, [pc, #16]	@ (8003ac0 <xTaskGetTickCountFromISR+0x20>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003ab4:	683b      	ldr	r3, [r7, #0]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	20003e70 	.word	0x20003e70

08003ac4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b08a      	sub	sp, #40	@ 0x28
 8003ac8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003aca:	2300      	movs	r3, #0
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ace:	4b80      	ldr	r3, [pc, #512]	@ (8003cd0 <xTaskIncrementTick+0x20c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f040 80f1 	bne.w	8003cba <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ad8:	4b7e      	ldr	r3, [pc, #504]	@ (8003cd4 <xTaskIncrementTick+0x210>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	3301      	adds	r3, #1
 8003ade:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003ae0:	4a7c      	ldr	r2, [pc, #496]	@ (8003cd4 <xTaskIncrementTick+0x210>)
 8003ae2:	6a3b      	ldr	r3, [r7, #32]
 8003ae4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d121      	bne.n	8003b30 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003aec:	4b7a      	ldr	r3, [pc, #488]	@ (8003cd8 <xTaskIncrementTick+0x214>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00b      	beq.n	8003b0e <xTaskIncrementTick+0x4a>
        __asm volatile
 8003af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003afa:	f383 8811 	msr	BASEPRI, r3
 8003afe:	f3bf 8f6f 	isb	sy
 8003b02:	f3bf 8f4f 	dsb	sy
 8003b06:	607b      	str	r3, [r7, #4]
    }
 8003b08:	bf00      	nop
 8003b0a:	bf00      	nop
 8003b0c:	e7fd      	b.n	8003b0a <xTaskIncrementTick+0x46>
 8003b0e:	4b72      	ldr	r3, [pc, #456]	@ (8003cd8 <xTaskIncrementTick+0x214>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	61fb      	str	r3, [r7, #28]
 8003b14:	4b71      	ldr	r3, [pc, #452]	@ (8003cdc <xTaskIncrementTick+0x218>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a6f      	ldr	r2, [pc, #444]	@ (8003cd8 <xTaskIncrementTick+0x214>)
 8003b1a:	6013      	str	r3, [r2, #0]
 8003b1c:	4a6f      	ldr	r2, [pc, #444]	@ (8003cdc <xTaskIncrementTick+0x218>)
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	6013      	str	r3, [r2, #0]
 8003b22:	4b6f      	ldr	r3, [pc, #444]	@ (8003ce0 <xTaskIncrementTick+0x21c>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3301      	adds	r3, #1
 8003b28:	4a6d      	ldr	r2, [pc, #436]	@ (8003ce0 <xTaskIncrementTick+0x21c>)
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	f000 fbb6 	bl	800429c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003b30:	4b6c      	ldr	r3, [pc, #432]	@ (8003ce4 <xTaskIncrementTick+0x220>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6a3a      	ldr	r2, [r7, #32]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	f0c0 80aa 	bcc.w	8003c90 <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b3c:	4b66      	ldr	r3, [pc, #408]	@ (8003cd8 <xTaskIncrementTick+0x214>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d104      	bne.n	8003b50 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b46:	4b67      	ldr	r3, [pc, #412]	@ (8003ce4 <xTaskIncrementTick+0x220>)
 8003b48:	f04f 32ff 	mov.w	r2, #4294967295
 8003b4c:	601a      	str	r2, [r3, #0]
                    break;
 8003b4e:	e09f      	b.n	8003c90 <xTaskIncrementTick+0x1cc>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b50:	4b61      	ldr	r3, [pc, #388]	@ (8003cd8 <xTaskIncrementTick+0x214>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8003b60:	6a3a      	ldr	r2, [r7, #32]
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d203      	bcs.n	8003b70 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003b68:	4a5e      	ldr	r2, [pc, #376]	@ (8003ce4 <xTaskIncrementTick+0x220>)
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8003b6e:	e08f      	b.n	8003c90 <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	613b      	str	r3, [r7, #16]
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	68d2      	ldr	r2, [r2, #12]
 8003b7e:	609a      	str	r2, [r3, #8]
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	6892      	ldr	r2, [r2, #8]
 8003b88:	605a      	str	r2, [r3, #4]
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	3304      	adds	r3, #4
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d103      	bne.n	8003b9e <xTaskIncrementTick+0xda>
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	68da      	ldr	r2, [r3, #12]
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	605a      	str	r2, [r3, #4]
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	615a      	str	r2, [r3, #20]
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	1e5a      	subs	r2, r3, #1
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d01e      	beq.n	8003bf4 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bba:	60fb      	str	r3, [r7, #12]
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	6a12      	ldr	r2, [r2, #32]
 8003bc4:	609a      	str	r2, [r3, #8]
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	69d2      	ldr	r2, [r2, #28]
 8003bce:	605a      	str	r2, [r3, #4]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	3318      	adds	r3, #24
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d103      	bne.n	8003be4 <xTaskIncrementTick+0x120>
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	6a1a      	ldr	r2, [r3, #32]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	605a      	str	r2, [r3, #4]
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	2200      	movs	r2, #0
 8003be8:	629a      	str	r2, [r3, #40]	@ 0x28
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	1e5a      	subs	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f003 fd3e 	bl	8007678 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c00:	2201      	movs	r2, #1
 8003c02:	409a      	lsls	r2, r3
 8003c04:	4b38      	ldr	r3, [pc, #224]	@ (8003ce8 <xTaskIncrementTick+0x224>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	4a37      	ldr	r2, [pc, #220]	@ (8003ce8 <xTaskIncrementTick+0x224>)
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c12:	4936      	ldr	r1, [pc, #216]	@ (8003cec <xTaskIncrementTick+0x228>)
 8003c14:	4613      	mov	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	3304      	adds	r3, #4
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	60bb      	str	r3, [r7, #8]
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	609a      	str	r2, [r3, #8]
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	60da      	str	r2, [r3, #12]
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	3204      	adds	r2, #4
 8003c3a:	605a      	str	r2, [r3, #4]
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	1d1a      	adds	r2, r3, #4
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	609a      	str	r2, [r3, #8]
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c48:	4613      	mov	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	4413      	add	r3, r2
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	4a26      	ldr	r2, [pc, #152]	@ (8003cec <xTaskIncrementTick+0x228>)
 8003c52:	441a      	add	r2, r3
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	615a      	str	r2, [r3, #20]
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c5c:	4923      	ldr	r1, [pc, #140]	@ (8003cec <xTaskIncrementTick+0x228>)
 8003c5e:	4613      	mov	r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	4413      	add	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	440b      	add	r3, r1
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	1c59      	adds	r1, r3, #1
 8003c6c:	481f      	ldr	r0, [pc, #124]	@ (8003cec <xTaskIncrementTick+0x228>)
 8003c6e:	4613      	mov	r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	4413      	add	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4403      	add	r3, r0
 8003c78:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003cf0 <xTaskIncrementTick+0x22c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c84:	429a      	cmp	r2, r3
 8003c86:	f67f af59 	bls.w	8003b3c <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c8e:	e755      	b.n	8003b3c <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003c90:	4b17      	ldr	r3, [pc, #92]	@ (8003cf0 <xTaskIncrementTick+0x22c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c96:	4915      	ldr	r1, [pc, #84]	@ (8003cec <xTaskIncrementTick+0x228>)
 8003c98:	4613      	mov	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	4413      	add	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d901      	bls.n	8003cac <xTaskIncrementTick+0x1e8>
            {
                xSwitchRequired = pdTRUE;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8003cac:	4b11      	ldr	r3, [pc, #68]	@ (8003cf4 <xTaskIncrementTick+0x230>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d007      	beq.n	8003cc4 <xTaskIncrementTick+0x200>
            {
                xSwitchRequired = pdTRUE;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cb8:	e004      	b.n	8003cc4 <xTaskIncrementTick+0x200>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003cba:	4b0f      	ldr	r3, [pc, #60]	@ (8003cf8 <xTaskIncrementTick+0x234>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	4a0d      	ldr	r2, [pc, #52]	@ (8003cf8 <xTaskIncrementTick+0x234>)
 8003cc2:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3728      	adds	r7, #40	@ 0x28
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	20003e94 	.word	0x20003e94
 8003cd4:	20003e70 	.word	0x20003e70
 8003cd8:	20003e24 	.word	0x20003e24
 8003cdc:	20003e28 	.word	0x20003e28
 8003ce0:	20003e84 	.word	0x20003e84
 8003ce4:	20003e8c 	.word	0x20003e8c
 8003ce8:	20003e74 	.word	0x20003e74
 8003cec:	20003d98 	.word	0x20003d98
 8003cf0:	20003d94 	.word	0x20003d94
 8003cf4:	20003e80 	.word	0x20003e80
 8003cf8:	20003e7c 	.word	0x20003e7c

08003cfc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d02:	4b2d      	ldr	r3, [pc, #180]	@ (8003db8 <vTaskSwitchContext+0xbc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d003      	beq.n	8003d12 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003d0a:	4b2c      	ldr	r3, [pc, #176]	@ (8003dbc <vTaskSwitchContext+0xc0>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003d10:	e04e      	b.n	8003db0 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8003d12:	4b2a      	ldr	r3, [pc, #168]	@ (8003dbc <vTaskSwitchContext+0xc0>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d18:	4b29      	ldr	r3, [pc, #164]	@ (8003dc0 <vTaskSwitchContext+0xc4>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	fab3 f383 	clz	r3, r3
 8003d24:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003d26:	7afb      	ldrb	r3, [r7, #11]
 8003d28:	f1c3 031f 	rsb	r3, r3, #31
 8003d2c:	617b      	str	r3, [r7, #20]
 8003d2e:	4925      	ldr	r1, [pc, #148]	@ (8003dc4 <vTaskSwitchContext+0xc8>)
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	4613      	mov	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4413      	add	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10b      	bne.n	8003d5a <vTaskSwitchContext+0x5e>
        __asm volatile
 8003d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d46:	f383 8811 	msr	BASEPRI, r3
 8003d4a:	f3bf 8f6f 	isb	sy
 8003d4e:	f3bf 8f4f 	dsb	sy
 8003d52:	607b      	str	r3, [r7, #4]
    }
 8003d54:	bf00      	nop
 8003d56:	bf00      	nop
 8003d58:	e7fd      	b.n	8003d56 <vTaskSwitchContext+0x5a>
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	4413      	add	r3, r2
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	4a17      	ldr	r2, [pc, #92]	@ (8003dc4 <vTaskSwitchContext+0xc8>)
 8003d66:	4413      	add	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	605a      	str	r2, [r3, #4]
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	3308      	adds	r3, #8
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d104      	bne.n	8003d8a <vTaskSwitchContext+0x8e>
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	605a      	str	r2, [r3, #4]
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	4a0d      	ldr	r2, [pc, #52]	@ (8003dc8 <vTaskSwitchContext+0xcc>)
 8003d92:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003d94:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc8 <vTaskSwitchContext+0xcc>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	4b0c      	ldr	r3, [pc, #48]	@ (8003dcc <vTaskSwitchContext+0xd0>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d102      	bne.n	8003da6 <vTaskSwitchContext+0xaa>
 8003da0:	f003 fbca 	bl	8007538 <SEGGER_SYSVIEW_OnIdle>
}
 8003da4:	e004      	b.n	8003db0 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8003da6:	4b08      	ldr	r3, [pc, #32]	@ (8003dc8 <vTaskSwitchContext+0xcc>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f003 fc22 	bl	80075f4 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003db0:	bf00      	nop
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	20003e94 	.word	0x20003e94
 8003dbc:	20003e80 	.word	0x20003e80
 8003dc0:	20003e74 	.word	0x20003e74
 8003dc4:	20003d98 	.word	0x20003d98
 8003dc8:	20003d94 	.word	0x20003d94
 8003dcc:	20003e90 	.word	0x20003e90

08003dd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d10b      	bne.n	8003df8 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8003de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de4:	f383 8811 	msr	BASEPRI, r3
 8003de8:	f3bf 8f6f 	isb	sy
 8003dec:	f3bf 8f4f 	dsb	sy
 8003df0:	60fb      	str	r3, [r7, #12]
    }
 8003df2:	bf00      	nop
 8003df4:	bf00      	nop
 8003df6:	e7fd      	b.n	8003df4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003df8:	4b07      	ldr	r3, [pc, #28]	@ (8003e18 <vTaskPlaceOnEventList+0x48>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	3318      	adds	r3, #24
 8003dfe:	4619      	mov	r1, r3
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7fe ff38 	bl	8002c76 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e06:	2101      	movs	r1, #1
 8003e08:	6838      	ldr	r0, [r7, #0]
 8003e0a:	f000 fc65 	bl	80046d8 <prvAddCurrentTaskToDelayedList>
}
 8003e0e:	bf00      	nop
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	20003d94 	.word	0x20003d94

08003e1c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10b      	bne.n	8003e46 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8003e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e32:	f383 8811 	msr	BASEPRI, r3
 8003e36:	f3bf 8f6f 	isb	sy
 8003e3a:	f3bf 8f4f 	dsb	sy
 8003e3e:	613b      	str	r3, [r7, #16]
    }
 8003e40:	bf00      	nop
 8003e42:	bf00      	nop
 8003e44:	e7fd      	b.n	8003e42 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	617b      	str	r3, [r7, #20]
 8003e4c:	4b15      	ldr	r3, [pc, #84]	@ (8003ea4 <vTaskPlaceOnEventListRestricted+0x88>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	61da      	str	r2, [r3, #28]
 8003e54:	4b13      	ldr	r3, [pc, #76]	@ (8003ea4 <vTaskPlaceOnEventListRestricted+0x88>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	697a      	ldr	r2, [r7, #20]
 8003e5a:	6892      	ldr	r2, [r2, #8]
 8003e5c:	621a      	str	r2, [r3, #32]
 8003e5e:	4b11      	ldr	r3, [pc, #68]	@ (8003ea4 <vTaskPlaceOnEventListRestricted+0x88>)
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	3218      	adds	r2, #24
 8003e68:	605a      	str	r2, [r3, #4]
 8003e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea4 <vTaskPlaceOnEventListRestricted+0x88>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f103 0218 	add.w	r2, r3, #24
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	609a      	str	r2, [r3, #8]
 8003e76:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea4 <vTaskPlaceOnEventListRestricted+0x88>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d002      	beq.n	8003e94 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8003e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e92:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003e94:	6879      	ldr	r1, [r7, #4]
 8003e96:	68b8      	ldr	r0, [r7, #8]
 8003e98:	f000 fc1e 	bl	80046d8 <prvAddCurrentTaskToDelayedList>
    }
 8003e9c:	bf00      	nop
 8003e9e:	3718      	adds	r7, #24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	20003d94 	.word	0x20003d94

08003ea8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b08a      	sub	sp, #40	@ 0x28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10b      	bne.n	8003ed6 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8003ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec2:	f383 8811 	msr	BASEPRI, r3
 8003ec6:	f3bf 8f6f 	isb	sy
 8003eca:	f3bf 8f4f 	dsb	sy
 8003ece:	60fb      	str	r3, [r7, #12]
    }
 8003ed0:	bf00      	nop
 8003ed2:	bf00      	nop
 8003ed4:	e7fd      	b.n	8003ed2 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003ed6:	6a3b      	ldr	r3, [r7, #32]
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eda:	61fb      	str	r3, [r7, #28]
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	69db      	ldr	r3, [r3, #28]
 8003ee0:	6a3a      	ldr	r2, [r7, #32]
 8003ee2:	6a12      	ldr	r2, [r2, #32]
 8003ee4:	609a      	str	r2, [r3, #8]
 8003ee6:	6a3b      	ldr	r3, [r7, #32]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	6a3a      	ldr	r2, [r7, #32]
 8003eec:	69d2      	ldr	r2, [r2, #28]
 8003eee:	605a      	str	r2, [r3, #4]
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	685a      	ldr	r2, [r3, #4]
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	3318      	adds	r3, #24
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d103      	bne.n	8003f04 <xTaskRemoveFromEventList+0x5c>
 8003efc:	6a3b      	ldr	r3, [r7, #32]
 8003efe:	6a1a      	ldr	r2, [r3, #32]
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	605a      	str	r2, [r3, #4]
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	2200      	movs	r2, #0
 8003f08:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	1e5a      	subs	r2, r3, #1
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f14:	4b4b      	ldr	r3, [pc, #300]	@ (8004044 <xTaskRemoveFromEventList+0x19c>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d162      	bne.n	8003fe2 <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003f1c:	6a3b      	ldr	r3, [r7, #32]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	6a3b      	ldr	r3, [r7, #32]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	6a3a      	ldr	r2, [r7, #32]
 8003f28:	68d2      	ldr	r2, [r2, #12]
 8003f2a:	609a      	str	r2, [r3, #8]
 8003f2c:	6a3b      	ldr	r3, [r7, #32]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	6a3a      	ldr	r2, [r7, #32]
 8003f32:	6892      	ldr	r2, [r2, #8]
 8003f34:	605a      	str	r2, [r3, #4]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	6a3b      	ldr	r3, [r7, #32]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d103      	bne.n	8003f4a <xTaskRemoveFromEventList+0xa2>
 8003f42:	6a3b      	ldr	r3, [r7, #32]
 8003f44:	68da      	ldr	r2, [r3, #12]
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	605a      	str	r2, [r3, #4]
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	615a      	str	r2, [r3, #20]
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	1e5a      	subs	r2, r3, #1
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003f5a:	6a3b      	ldr	r3, [r7, #32]
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f003 fb8b 	bl	8007678 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003f62:	6a3b      	ldr	r3, [r7, #32]
 8003f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f66:	2201      	movs	r2, #1
 8003f68:	409a      	lsls	r2, r3
 8003f6a:	4b37      	ldr	r3, [pc, #220]	@ (8004048 <xTaskRemoveFromEventList+0x1a0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	4a35      	ldr	r2, [pc, #212]	@ (8004048 <xTaskRemoveFromEventList+0x1a0>)
 8003f72:	6013      	str	r3, [r2, #0]
 8003f74:	6a3b      	ldr	r3, [r7, #32]
 8003f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f78:	4934      	ldr	r1, [pc, #208]	@ (800404c <xTaskRemoveFromEventList+0x1a4>)
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4413      	add	r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	440b      	add	r3, r1
 8003f84:	3304      	adds	r3, #4
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	613b      	str	r3, [r7, #16]
 8003f8a:	6a3b      	ldr	r3, [r7, #32]
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	609a      	str	r2, [r3, #8]
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	60da      	str	r2, [r3, #12]
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	6a3a      	ldr	r2, [r7, #32]
 8003f9e:	3204      	adds	r2, #4
 8003fa0:	605a      	str	r2, [r3, #4]
 8003fa2:	6a3b      	ldr	r3, [r7, #32]
 8003fa4:	1d1a      	adds	r2, r3, #4
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	609a      	str	r2, [r3, #8]
 8003faa:	6a3b      	ldr	r3, [r7, #32]
 8003fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fae:	4613      	mov	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4413      	add	r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	4a25      	ldr	r2, [pc, #148]	@ (800404c <xTaskRemoveFromEventList+0x1a4>)
 8003fb8:	441a      	add	r2, r3
 8003fba:	6a3b      	ldr	r3, [r7, #32]
 8003fbc:	615a      	str	r2, [r3, #20]
 8003fbe:	6a3b      	ldr	r3, [r7, #32]
 8003fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fc2:	4922      	ldr	r1, [pc, #136]	@ (800404c <xTaskRemoveFromEventList+0x1a4>)
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	1c59      	adds	r1, r3, #1
 8003fd2:	481e      	ldr	r0, [pc, #120]	@ (800404c <xTaskRemoveFromEventList+0x1a4>)
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	4413      	add	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4403      	add	r3, r0
 8003fde:	6019      	str	r1, [r3, #0]
 8003fe0:	e01b      	b.n	800401a <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8004050 <xTaskRemoveFromEventList+0x1a8>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	61bb      	str	r3, [r7, #24]
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	61da      	str	r2, [r3, #28]
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	621a      	str	r2, [r3, #32]
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	6a3a      	ldr	r2, [r7, #32]
 8003ffc:	3218      	adds	r2, #24
 8003ffe:	605a      	str	r2, [r3, #4]
 8004000:	6a3b      	ldr	r3, [r7, #32]
 8004002:	f103 0218 	add.w	r2, r3, #24
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	609a      	str	r2, [r3, #8]
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	4a10      	ldr	r2, [pc, #64]	@ (8004050 <xTaskRemoveFromEventList+0x1a8>)
 800400e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004010:	4b0f      	ldr	r3, [pc, #60]	@ (8004050 <xTaskRemoveFromEventList+0x1a8>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	3301      	adds	r3, #1
 8004016:	4a0e      	ldr	r2, [pc, #56]	@ (8004050 <xTaskRemoveFromEventList+0x1a8>)
 8004018:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800401e:	4b0d      	ldr	r3, [pc, #52]	@ (8004054 <xTaskRemoveFromEventList+0x1ac>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004024:	429a      	cmp	r2, r3
 8004026:	d905      	bls.n	8004034 <xTaskRemoveFromEventList+0x18c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004028:	2301      	movs	r3, #1
 800402a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800402c:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <xTaskRemoveFromEventList+0x1b0>)
 800402e:	2201      	movs	r2, #1
 8004030:	601a      	str	r2, [r3, #0]
 8004032:	e001      	b.n	8004038 <xTaskRemoveFromEventList+0x190>
    }
    else
    {
        xReturn = pdFALSE;
 8004034:	2300      	movs	r3, #0
 8004036:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 8004038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800403a:	4618      	mov	r0, r3
 800403c:	3728      	adds	r7, #40	@ 0x28
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	20003e94 	.word	0x20003e94
 8004048:	20003e74 	.word	0x20003e74
 800404c:	20003d98 	.word	0x20003d98
 8004050:	20003e2c 	.word	0x20003e2c
 8004054:	20003d94 	.word	0x20003d94
 8004058:	20003e80 	.word	0x20003e80

0800405c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004064:	4b06      	ldr	r3, [pc, #24]	@ (8004080 <vTaskInternalSetTimeOutState+0x24>)
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800406c:	4b05      	ldr	r3, [pc, #20]	@ (8004084 <vTaskInternalSetTimeOutState+0x28>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	605a      	str	r2, [r3, #4]
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr
 8004080:	20003e84 	.word	0x20003e84
 8004084:	20003e70 	.word	0x20003e70

08004088 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b088      	sub	sp, #32
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10b      	bne.n	80040b0 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8004098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800409c:	f383 8811 	msr	BASEPRI, r3
 80040a0:	f3bf 8f6f 	isb	sy
 80040a4:	f3bf 8f4f 	dsb	sy
 80040a8:	613b      	str	r3, [r7, #16]
    }
 80040aa:	bf00      	nop
 80040ac:	bf00      	nop
 80040ae:	e7fd      	b.n	80040ac <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10b      	bne.n	80040ce <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80040b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ba:	f383 8811 	msr	BASEPRI, r3
 80040be:	f3bf 8f6f 	isb	sy
 80040c2:	f3bf 8f4f 	dsb	sy
 80040c6:	60fb      	str	r3, [r7, #12]
    }
 80040c8:	bf00      	nop
 80040ca:	bf00      	nop
 80040cc:	e7fd      	b.n	80040ca <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80040ce:	f000 ff45 	bl	8004f5c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80040d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004150 <xTaskCheckForTimeOut+0xc8>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ea:	d102      	bne.n	80040f2 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80040ec:	2300      	movs	r3, #0
 80040ee:	61fb      	str	r3, [r7, #28]
 80040f0:	e026      	b.n	8004140 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	4b17      	ldr	r3, [pc, #92]	@ (8004154 <xTaskCheckForTimeOut+0xcc>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d00a      	beq.n	8004114 <xTaskCheckForTimeOut+0x8c>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	69ba      	ldr	r2, [r7, #24]
 8004104:	429a      	cmp	r2, r3
 8004106:	d305      	bcc.n	8004114 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004108:	2301      	movs	r3, #1
 800410a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	2200      	movs	r2, #0
 8004110:	601a      	str	r2, [r3, #0]
 8004112:	e015      	b.n	8004140 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	697a      	ldr	r2, [r7, #20]
 800411a:	429a      	cmp	r2, r3
 800411c:	d20b      	bcs.n	8004136 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	1ad2      	subs	r2, r2, r3
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7ff ff96 	bl	800405c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004130:	2300      	movs	r3, #0
 8004132:	61fb      	str	r3, [r7, #28]
 8004134:	e004      	b.n	8004140 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2200      	movs	r2, #0
 800413a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800413c:	2301      	movs	r3, #1
 800413e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004140:	f000 ff3e 	bl	8004fc0 <vPortExitCritical>

    return xReturn;
 8004144:	69fb      	ldr	r3, [r7, #28]
}
 8004146:	4618      	mov	r0, r3
 8004148:	3720      	adds	r7, #32
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	20003e70 	.word	0x20003e70
 8004154:	20003e84 	.word	0x20003e84

08004158 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800415c:	4b03      	ldr	r3, [pc, #12]	@ (800416c <vTaskMissedYield+0x14>)
 800415e:	2201      	movs	r2, #1
 8004160:	601a      	str	r2, [r3, #0]
}
 8004162:	bf00      	nop
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	20003e80 	.word	0x20003e80

08004170 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004178:	f000 f852 	bl	8004220 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800417c:	4b06      	ldr	r3, [pc, #24]	@ (8004198 <prvIdleTask+0x28>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d9f9      	bls.n	8004178 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004184:	4b05      	ldr	r3, [pc, #20]	@ (800419c <prvIdleTask+0x2c>)
 8004186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	f3bf 8f4f 	dsb	sy
 8004190:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004194:	e7f0      	b.n	8004178 <prvIdleTask+0x8>
 8004196:	bf00      	nop
 8004198:	20003d98 	.word	0x20003d98
 800419c:	e000ed04 	.word	0xe000ed04

080041a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041a6:	2300      	movs	r3, #0
 80041a8:	607b      	str	r3, [r7, #4]
 80041aa:	e00c      	b.n	80041c6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	4613      	mov	r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	4413      	add	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4a12      	ldr	r2, [pc, #72]	@ (8004200 <prvInitialiseTaskLists+0x60>)
 80041b8:	4413      	add	r3, r2
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7fe fd0a 	bl	8002bd4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3301      	adds	r3, #1
 80041c4:	607b      	str	r3, [r7, #4]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b04      	cmp	r3, #4
 80041ca:	d9ef      	bls.n	80041ac <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80041cc:	480d      	ldr	r0, [pc, #52]	@ (8004204 <prvInitialiseTaskLists+0x64>)
 80041ce:	f7fe fd01 	bl	8002bd4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80041d2:	480d      	ldr	r0, [pc, #52]	@ (8004208 <prvInitialiseTaskLists+0x68>)
 80041d4:	f7fe fcfe 	bl	8002bd4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80041d8:	480c      	ldr	r0, [pc, #48]	@ (800420c <prvInitialiseTaskLists+0x6c>)
 80041da:	f7fe fcfb 	bl	8002bd4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80041de:	480c      	ldr	r0, [pc, #48]	@ (8004210 <prvInitialiseTaskLists+0x70>)
 80041e0:	f7fe fcf8 	bl	8002bd4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80041e4:	480b      	ldr	r0, [pc, #44]	@ (8004214 <prvInitialiseTaskLists+0x74>)
 80041e6:	f7fe fcf5 	bl	8002bd4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80041ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004218 <prvInitialiseTaskLists+0x78>)
 80041ec:	4a05      	ldr	r2, [pc, #20]	@ (8004204 <prvInitialiseTaskLists+0x64>)
 80041ee:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80041f0:	4b0a      	ldr	r3, [pc, #40]	@ (800421c <prvInitialiseTaskLists+0x7c>)
 80041f2:	4a05      	ldr	r2, [pc, #20]	@ (8004208 <prvInitialiseTaskLists+0x68>)
 80041f4:	601a      	str	r2, [r3, #0]
}
 80041f6:	bf00      	nop
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	20003d98 	.word	0x20003d98
 8004204:	20003dfc 	.word	0x20003dfc
 8004208:	20003e10 	.word	0x20003e10
 800420c:	20003e2c 	.word	0x20003e2c
 8004210:	20003e40 	.word	0x20003e40
 8004214:	20003e58 	.word	0x20003e58
 8004218:	20003e24 	.word	0x20003e24
 800421c:	20003e28 	.word	0x20003e28

08004220 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004226:	e019      	b.n	800425c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8004228:	f000 fe98 	bl	8004f5c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800422c:	4b10      	ldr	r3, [pc, #64]	@ (8004270 <prvCheckTasksWaitingTermination+0x50>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3304      	adds	r3, #4
 8004238:	4618      	mov	r0, r3
 800423a:	f7fe fd55 	bl	8002ce8 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800423e:	4b0d      	ldr	r3, [pc, #52]	@ (8004274 <prvCheckTasksWaitingTermination+0x54>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	3b01      	subs	r3, #1
 8004244:	4a0b      	ldr	r2, [pc, #44]	@ (8004274 <prvCheckTasksWaitingTermination+0x54>)
 8004246:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8004248:	4b0b      	ldr	r3, [pc, #44]	@ (8004278 <prvCheckTasksWaitingTermination+0x58>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3b01      	subs	r3, #1
 800424e:	4a0a      	ldr	r2, [pc, #40]	@ (8004278 <prvCheckTasksWaitingTermination+0x58>)
 8004250:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8004252:	f000 feb5 	bl	8004fc0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f810 	bl	800427c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800425c:	4b06      	ldr	r3, [pc, #24]	@ (8004278 <prvCheckTasksWaitingTermination+0x58>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1e1      	bne.n	8004228 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004264:	bf00      	nop
 8004266:	bf00      	nop
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20003e40 	.word	0x20003e40
 8004274:	20003e6c 	.word	0x20003e6c
 8004278:	20003e54 	.word	0x20003e54

0800427c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004288:	4618      	mov	r0, r3
 800428a:	f7fe fb8f 	bl	80029ac <vPortFree>
            vPortFree( pxTCB );
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f7fe fb8c 	bl	80029ac <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004294:	bf00      	nop
 8004296:	3708      	adds	r7, #8
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800429c:	b480      	push	{r7}
 800429e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042a0:	4b0a      	ldr	r3, [pc, #40]	@ (80042cc <prvResetNextTaskUnblockTime+0x30>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d104      	bne.n	80042b4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80042aa:	4b09      	ldr	r3, [pc, #36]	@ (80042d0 <prvResetNextTaskUnblockTime+0x34>)
 80042ac:	f04f 32ff 	mov.w	r2, #4294967295
 80042b0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80042b2:	e005      	b.n	80042c0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80042b4:	4b05      	ldr	r3, [pc, #20]	@ (80042cc <prvResetNextTaskUnblockTime+0x30>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a04      	ldr	r2, [pc, #16]	@ (80042d0 <prvResetNextTaskUnblockTime+0x34>)
 80042be:	6013      	str	r3, [r2, #0]
}
 80042c0:	bf00      	nop
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20003e24 	.word	0x20003e24
 80042d0:	20003e8c 	.word	0x20003e8c

080042d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80042da:	4b0b      	ldr	r3, [pc, #44]	@ (8004308 <xTaskGetSchedulerState+0x34>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d102      	bne.n	80042e8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80042e2:	2301      	movs	r3, #1
 80042e4:	607b      	str	r3, [r7, #4]
 80042e6:	e008      	b.n	80042fa <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042e8:	4b08      	ldr	r3, [pc, #32]	@ (800430c <xTaskGetSchedulerState+0x38>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d102      	bne.n	80042f6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80042f0:	2302      	movs	r3, #2
 80042f2:	607b      	str	r3, [r7, #4]
 80042f4:	e001      	b.n	80042fa <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80042f6:	2300      	movs	r3, #0
 80042f8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80042fa:	687b      	ldr	r3, [r7, #4]
    }
 80042fc:	4618      	mov	r0, r3
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr
 8004308:	20003e78 	.word	0x20003e78
 800430c:	20003e94 	.word	0x20003e94

08004310 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
 800431c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00b      	beq.n	800433c <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8004324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004328:	f383 8811 	msr	BASEPRI, r3
 800432c:	f3bf 8f6f 	isb	sy
 8004330:	f3bf 8f4f 	dsb	sy
 8004334:	613b      	str	r3, [r7, #16]
    }
 8004336:	bf00      	nop
 8004338:	bf00      	nop
 800433a:	e7fd      	b.n	8004338 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 800433c:	f000 fe0e 	bl	8004f5c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8004340:	4b31      	ldr	r3, [pc, #196]	@ (8004408 <xTaskGenericNotifyWait+0xf8>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4413      	add	r3, r2
 8004348:	3354      	adds	r3, #84	@ 0x54
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d022      	beq.n	8004398 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8004352:	4b2d      	ldr	r3, [pc, #180]	@ (8004408 <xTaskGenericNotifyWait+0xf8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	3214      	adds	r2, #20
 800435a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	43d2      	mvns	r2, r2
 8004362:	4011      	ands	r1, r2
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	3214      	adds	r2, #20
 8004368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 800436c:	4b26      	ldr	r3, [pc, #152]	@ (8004408 <xTaskGenericNotifyWait+0xf8>)
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	4413      	add	r3, r2
 8004374:	3354      	adds	r3, #84	@ 0x54
 8004376:	2201      	movs	r2, #1
 8004378:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 800437a:	6a3b      	ldr	r3, [r7, #32]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00b      	beq.n	8004398 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004380:	2101      	movs	r1, #1
 8004382:	6a38      	ldr	r0, [r7, #32]
 8004384:	f000 f9a8 	bl	80046d8 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8004388:	4b20      	ldr	r3, [pc, #128]	@ (800440c <xTaskGenericNotifyWait+0xfc>)
 800438a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004398:	f000 fe12 	bl	8004fc0 <vPortExitCritical>

        taskENTER_CRITICAL();
 800439c:	f000 fdde 	bl	8004f5c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWait );

            if( pulNotificationValue != NULL )
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d007      	beq.n	80043b6 <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80043a6:	4b18      	ldr	r3, [pc, #96]	@ (8004408 <xTaskGenericNotifyWait+0xf8>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	3214      	adds	r2, #20
 80043ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80043b6:	4b14      	ldr	r3, [pc, #80]	@ (8004408 <xTaskGenericNotifyWait+0xf8>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	4413      	add	r3, r2
 80043be:	3354      	adds	r3, #84	@ 0x54
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d002      	beq.n	80043ce <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 80043c8:	2300      	movs	r3, #0
 80043ca:	617b      	str	r3, [r7, #20]
 80043cc:	e00e      	b.n	80043ec <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 80043ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004408 <xTaskGenericNotifyWait+0xf8>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	3214      	adds	r2, #20
 80043d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	43d2      	mvns	r2, r2
 80043de:	4011      	ands	r1, r2
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	3214      	adds	r2, #20
 80043e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 80043e8:	2301      	movs	r3, #1
 80043ea:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 80043ec:	4b06      	ldr	r3, [pc, #24]	@ (8004408 <xTaskGenericNotifyWait+0xf8>)
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4413      	add	r3, r2
 80043f4:	3354      	adds	r3, #84	@ 0x54
 80043f6:	2200      	movs	r2, #0
 80043f8:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 80043fa:	f000 fde1 	bl	8004fc0 <vPortExitCritical>

        return xReturn;
 80043fe:	697b      	ldr	r3, [r7, #20]
    }
 8004400:	4618      	mov	r0, r3
 8004402:	3718      	adds	r7, #24
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	20003d94 	.word	0x20003d94
 800440c:	e000ed04 	.word	0xe000ed04

08004410 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8004410:	b580      	push	{r7, lr}
 8004412:	b092      	sub	sp, #72	@ 0x48
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
 800441c:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800441e:	2301      	movs	r3, #1
 8004420:	647b      	str	r3, [r7, #68]	@ 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10b      	bne.n	8004440 <xTaskGenericNotifyFromISR+0x30>
        __asm volatile
 8004428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800442c:	f383 8811 	msr	BASEPRI, r3
 8004430:	f3bf 8f6f 	isb	sy
 8004434:	f3bf 8f4f 	dsb	sy
 8004438:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800443a:	bf00      	nop
 800443c:	bf00      	nop
 800443e:	e7fd      	b.n	800443c <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00b      	beq.n	800445e <xTaskGenericNotifyFromISR+0x4e>
        __asm volatile
 8004446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800444a:	f383 8811 	msr	BASEPRI, r3
 800444e:	f3bf 8f6f 	isb	sy
 8004452:	f3bf 8f4f 	dsb	sy
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8004458:	bf00      	nop
 800445a:	bf00      	nop
 800445c:	e7fd      	b.n	800445a <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800445e:	f000 fe89 	bl	8005174 <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	643b      	str	r3, [r7, #64]	@ 0x40

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8004466:	f3ef 8211 	mrs	r2, BASEPRI
 800446a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446e:	f383 8811 	msr	BASEPRI, r3
 8004472:	f3bf 8f6f 	isb	sy
 8004476:	f3bf 8f4f 	dsb	sy
 800447a:	623a      	str	r2, [r7, #32]
 800447c:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800447e:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 8004482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004484:	2b00      	cmp	r3, #0
 8004486:	d006      	beq.n	8004496 <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8004488:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	3214      	adds	r2, #20
 800448e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004492:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004494:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8004496:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	4413      	add	r3, r2
 800449c:	3354      	adds	r3, #84	@ 0x54
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80044a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	4413      	add	r3, r2
 80044aa:	3354      	adds	r3, #84	@ 0x54
 80044ac:	2202      	movs	r2, #2
 80044ae:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80044b0:	78fb      	ldrb	r3, [r7, #3]
 80044b2:	2b04      	cmp	r3, #4
 80044b4:	d83b      	bhi.n	800452e <xTaskGenericNotifyFromISR+0x11e>
 80044b6:	a201      	add	r2, pc, #4	@ (adr r2, 80044bc <xTaskGenericNotifyFromISR+0xac>)
 80044b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044bc:	0800454f 	.word	0x0800454f
 80044c0:	080044d1 	.word	0x080044d1
 80044c4:	080044ed 	.word	0x080044ed
 80044c8:	08004505 	.word	0x08004505
 80044cc:	08004513 	.word	0x08004513
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80044d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	3214      	adds	r2, #20
 80044d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	ea42 0103 	orr.w	r1, r2, r3
 80044e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	3214      	adds	r2, #20
 80044e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80044ea:	e033      	b.n	8004554 <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80044ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	3214      	adds	r2, #20
 80044f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044f6:	1c59      	adds	r1, r3, #1
 80044f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	3214      	adds	r2, #20
 80044fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8004502:	e027      	b.n	8004554 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8004504:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	3214      	adds	r2, #20
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8004510:	e020      	b.n	8004554 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004512:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004516:	2b02      	cmp	r3, #2
 8004518:	d006      	beq.n	8004528 <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800451a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800451c:	68ba      	ldr	r2, [r7, #8]
 800451e:	3214      	adds	r2, #20
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8004526:	e015      	b.n	8004554 <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 8004528:	2300      	movs	r3, #0
 800452a:	647b      	str	r3, [r7, #68]	@ 0x44
                    break;
 800452c:	e012      	b.n	8004554 <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800452e:	4b63      	ldr	r3, [pc, #396]	@ (80046bc <xTaskGenericNotifyFromISR+0x2ac>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00d      	beq.n	8004552 <xTaskGenericNotifyFromISR+0x142>
        __asm volatile
 8004536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800453a:	f383 8811 	msr	BASEPRI, r3
 800453e:	f3bf 8f6f 	isb	sy
 8004542:	f3bf 8f4f 	dsb	sy
 8004546:	61bb      	str	r3, [r7, #24]
    }
 8004548:	bf00      	nop
 800454a:	bf00      	nop
 800454c:	e7fd      	b.n	800454a <xTaskGenericNotifyFromISR+0x13a>
                    break;
 800454e:	bf00      	nop
 8004550:	e000      	b.n	8004554 <xTaskGenericNotifyFromISR+0x144>
                    break;
 8004552:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004554:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004558:	2b01      	cmp	r3, #1
 800455a:	f040 80a3 	bne.w	80046a4 <xTaskGenericNotifyFromISR+0x294>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800455e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00b      	beq.n	800457e <xTaskGenericNotifyFromISR+0x16e>
        __asm volatile
 8004566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800456a:	f383 8811 	msr	BASEPRI, r3
 800456e:	f3bf 8f6f 	isb	sy
 8004572:	f3bf 8f4f 	dsb	sy
 8004576:	617b      	str	r3, [r7, #20]
    }
 8004578:	bf00      	nop
 800457a:	bf00      	nop
 800457c:	e7fd      	b.n	800457a <xTaskGenericNotifyFromISR+0x16a>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800457e:	4b50      	ldr	r3, [pc, #320]	@ (80046c0 <xTaskGenericNotifyFromISR+0x2b0>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d162      	bne.n	800464c <xTaskGenericNotifyFromISR+0x23c>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	633b      	str	r3, [r7, #48]	@ 0x30
 800458c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004592:	68d2      	ldr	r2, [r2, #12]
 8004594:	609a      	str	r2, [r3, #8]
 8004596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800459c:	6892      	ldr	r2, [r2, #8]
 800459e:	605a      	str	r2, [r3, #4]
 80045a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045a6:	3304      	adds	r3, #4
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d103      	bne.n	80045b4 <xTaskGenericNotifyFromISR+0x1a4>
 80045ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045ae:	68da      	ldr	r2, [r3, #12]
 80045b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b2:	605a      	str	r2, [r3, #4]
 80045b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045b6:	2200      	movs	r2, #0
 80045b8:	615a      	str	r2, [r3, #20]
 80045ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	1e5a      	subs	r2, r3, #1
 80045c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c2:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80045c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045c6:	4618      	mov	r0, r3
 80045c8:	f003 f856 	bl	8007678 <SEGGER_SYSVIEW_OnTaskStartReady>
 80045cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d0:	2201      	movs	r2, #1
 80045d2:	409a      	lsls	r2, r3
 80045d4:	4b3b      	ldr	r3, [pc, #236]	@ (80046c4 <xTaskGenericNotifyFromISR+0x2b4>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4313      	orrs	r3, r2
 80045da:	4a3a      	ldr	r2, [pc, #232]	@ (80046c4 <xTaskGenericNotifyFromISR+0x2b4>)
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045e2:	4939      	ldr	r1, [pc, #228]	@ (80046c8 <xTaskGenericNotifyFromISR+0x2b8>)
 80045e4:	4613      	mov	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	440b      	add	r3, r1
 80045ee:	3304      	adds	r3, #4
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045f8:	609a      	str	r2, [r3, #8]
 80045fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045fc:	689a      	ldr	r2, [r3, #8]
 80045fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004600:	60da      	str	r2, [r3, #12]
 8004602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004608:	3204      	adds	r2, #4
 800460a:	605a      	str	r2, [r3, #4]
 800460c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800460e:	1d1a      	adds	r2, r3, #4
 8004610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004612:	609a      	str	r2, [r3, #8]
 8004614:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004616:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004618:	4613      	mov	r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	4a29      	ldr	r2, [pc, #164]	@ (80046c8 <xTaskGenericNotifyFromISR+0x2b8>)
 8004622:	441a      	add	r2, r3
 8004624:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004626:	615a      	str	r2, [r3, #20]
 8004628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800462a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800462c:	4926      	ldr	r1, [pc, #152]	@ (80046c8 <xTaskGenericNotifyFromISR+0x2b8>)
 800462e:	4613      	mov	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	440b      	add	r3, r1
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	1c59      	adds	r1, r3, #1
 800463c:	4822      	ldr	r0, [pc, #136]	@ (80046c8 <xTaskGenericNotifyFromISR+0x2b8>)
 800463e:	4613      	mov	r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	4413      	add	r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4403      	add	r3, r0
 8004648:	6019      	str	r1, [r3, #0]
 800464a:	e01b      	b.n	8004684 <xTaskGenericNotifyFromISR+0x274>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800464c:	4b1f      	ldr	r3, [pc, #124]	@ (80046cc <xTaskGenericNotifyFromISR+0x2bc>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	637b      	str	r3, [r7, #52]	@ 0x34
 8004652:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004654:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004656:	61da      	str	r2, [r3, #28]
 8004658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800465e:	621a      	str	r2, [r3, #32]
 8004660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004666:	3218      	adds	r2, #24
 8004668:	605a      	str	r2, [r3, #4]
 800466a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800466c:	f103 0218 	add.w	r2, r3, #24
 8004670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004672:	609a      	str	r2, [r3, #8]
 8004674:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004676:	4a15      	ldr	r2, [pc, #84]	@ (80046cc <xTaskGenericNotifyFromISR+0x2bc>)
 8004678:	629a      	str	r2, [r3, #40]	@ 0x28
 800467a:	4b14      	ldr	r3, [pc, #80]	@ (80046cc <xTaskGenericNotifyFromISR+0x2bc>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	3301      	adds	r3, #1
 8004680:	4a12      	ldr	r2, [pc, #72]	@ (80046cc <xTaskGenericNotifyFromISR+0x2bc>)
 8004682:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004688:	4b11      	ldr	r3, [pc, #68]	@ (80046d0 <xTaskGenericNotifyFromISR+0x2c0>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468e:	429a      	cmp	r2, r3
 8004690:	d908      	bls.n	80046a4 <xTaskGenericNotifyFromISR+0x294>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8004692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004694:	2b00      	cmp	r3, #0
 8004696:	d002      	beq.n	800469e <xTaskGenericNotifyFromISR+0x28e>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8004698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800469a:	2201      	movs	r2, #1
 800469c:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800469e:	4b0d      	ldr	r3, [pc, #52]	@ (80046d4 <xTaskGenericNotifyFromISR+0x2c4>)
 80046a0:	2201      	movs	r2, #1
 80046a2:	601a      	str	r2, [r3, #0]
 80046a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046a6:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80046ae:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 80046b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    }
 80046b2:	4618      	mov	r0, r3
 80046b4:	3748      	adds	r7, #72	@ 0x48
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	20003e70 	.word	0x20003e70
 80046c0:	20003e94 	.word	0x20003e94
 80046c4:	20003e74 	.word	0x20003e74
 80046c8:	20003d98 	.word	0x20003d98
 80046cc:	20003e2c 	.word	0x20003e2c
 80046d0:	20003d94 	.word	0x20003d94
 80046d4:	20003e80 	.word	0x20003e80

080046d8 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80046e2:	4b36      	ldr	r3, [pc, #216]	@ (80047bc <prvAddCurrentTaskToDelayedList+0xe4>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046e8:	4b35      	ldr	r3, [pc, #212]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	3304      	adds	r3, #4
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fe fafa 	bl	8002ce8 <uxListRemove>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10b      	bne.n	8004712 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80046fa:	4b31      	ldr	r3, [pc, #196]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004700:	2201      	movs	r2, #1
 8004702:	fa02 f303 	lsl.w	r3, r2, r3
 8004706:	43da      	mvns	r2, r3
 8004708:	4b2e      	ldr	r3, [pc, #184]	@ (80047c4 <prvAddCurrentTaskToDelayedList+0xec>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4013      	ands	r3, r2
 800470e:	4a2d      	ldr	r2, [pc, #180]	@ (80047c4 <prvAddCurrentTaskToDelayedList+0xec>)
 8004710:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004718:	d124      	bne.n	8004764 <prvAddCurrentTaskToDelayedList+0x8c>
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d021      	beq.n	8004764 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004720:	4b29      	ldr	r3, [pc, #164]	@ (80047c8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	613b      	str	r3, [r7, #16]
 8004726:	4b26      	ldr	r3, [pc, #152]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	609a      	str	r2, [r3, #8]
 800472e:	4b24      	ldr	r3, [pc, #144]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	6892      	ldr	r2, [r2, #8]
 8004736:	60da      	str	r2, [r3, #12]
 8004738:	4b21      	ldr	r3, [pc, #132]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	3204      	adds	r2, #4
 8004742:	605a      	str	r2, [r3, #4]
 8004744:	4b1e      	ldr	r3, [pc, #120]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	1d1a      	adds	r2, r3, #4
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	609a      	str	r2, [r3, #8]
 800474e:	4b1c      	ldr	r3, [pc, #112]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a1d      	ldr	r2, [pc, #116]	@ (80047c8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8004754:	615a      	str	r2, [r3, #20]
 8004756:	4b1c      	ldr	r3, [pc, #112]	@ (80047c8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	3301      	adds	r3, #1
 800475c:	4a1a      	ldr	r2, [pc, #104]	@ (80047c8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004762:	e026      	b.n	80047b2 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004764:	697a      	ldr	r2, [r7, #20]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4413      	add	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800476c:	4b14      	ldr	r3, [pc, #80]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	429a      	cmp	r2, r3
 800477a:	d209      	bcs.n	8004790 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800477c:	4b13      	ldr	r3, [pc, #76]	@ (80047cc <prvAddCurrentTaskToDelayedList+0xf4>)
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	4b0f      	ldr	r3, [pc, #60]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	3304      	adds	r3, #4
 8004786:	4619      	mov	r1, r3
 8004788:	4610      	mov	r0, r2
 800478a:	f7fe fa74 	bl	8002c76 <vListInsert>
}
 800478e:	e010      	b.n	80047b2 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004790:	4b0f      	ldr	r3, [pc, #60]	@ (80047d0 <prvAddCurrentTaskToDelayedList+0xf8>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	4b0a      	ldr	r3, [pc, #40]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	3304      	adds	r3, #4
 800479a:	4619      	mov	r1, r3
 800479c:	4610      	mov	r0, r2
 800479e:	f7fe fa6a 	bl	8002c76 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80047a2:	4b0c      	ldr	r3, [pc, #48]	@ (80047d4 <prvAddCurrentTaskToDelayedList+0xfc>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d202      	bcs.n	80047b2 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80047ac:	4a09      	ldr	r2, [pc, #36]	@ (80047d4 <prvAddCurrentTaskToDelayedList+0xfc>)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6013      	str	r3, [r2, #0]
}
 80047b2:	bf00      	nop
 80047b4:	3718      	adds	r7, #24
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	20003e70 	.word	0x20003e70
 80047c0:	20003d94 	.word	0x20003d94
 80047c4:	20003e74 	.word	0x20003e74
 80047c8:	20003e58 	.word	0x20003e58
 80047cc:	20003e28 	.word	0x20003e28
 80047d0:	20003e24 	.word	0x20003e24
 80047d4:	20003e8c 	.word	0x20003e8c

080047d8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80047de:	2300      	movs	r3, #0
 80047e0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80047e2:	f000 fa4f 	bl	8004c84 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80047e6:	4b12      	ldr	r3, [pc, #72]	@ (8004830 <xTimerCreateTimerTask+0x58>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00b      	beq.n	8004806 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80047ee:	4b11      	ldr	r3, [pc, #68]	@ (8004834 <xTimerCreateTimerTask+0x5c>)
 80047f0:	9301      	str	r3, [sp, #4]
 80047f2:	2302      	movs	r3, #2
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	2300      	movs	r3, #0
 80047f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80047fc:	490e      	ldr	r1, [pc, #56]	@ (8004838 <xTimerCreateTimerTask+0x60>)
 80047fe:	480f      	ldr	r0, [pc, #60]	@ (800483c <xTimerCreateTimerTask+0x64>)
 8004800:	f7fe fd94 	bl	800332c <xTaskCreate>
 8004804:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10b      	bne.n	8004824 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 800480c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	603b      	str	r3, [r7, #0]
    }
 800481e:	bf00      	nop
 8004820:	bf00      	nop
 8004822:	e7fd      	b.n	8004820 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8004824:	687b      	ldr	r3, [r7, #4]
    }
 8004826:	4618      	mov	r0, r3
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	20003ec8 	.word	0x20003ec8
 8004834:	20003ecc 	.word	0x20003ecc
 8004838:	08008448 	.word	0x08008448
 800483c:	080048e5 	.word	0x080048e5

08004840 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800484c:	e008      	b.n	8004860 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	4413      	add	r3, r2
 8004856:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	699a      	ldr	r2, [r3, #24]
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	18d1      	adds	r1, r2, r3
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f000 f8df 	bl	8004a30 <prvInsertTimerInActiveList>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1ea      	bne.n	800484e <prvReloadTimer+0xe>
        }
    }
 8004878:	bf00      	nop
 800487a:	bf00      	nop
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
	...

08004884 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800488e:	4b14      	ldr	r3, [pc, #80]	@ (80048e0 <prvProcessExpiredTimer+0x5c>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	3304      	adds	r3, #4
 800489c:	4618      	mov	r0, r3
 800489e:	f7fe fa23 	bl	8002ce8 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048a8:	f003 0304 	and.w	r3, r3, #4
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d005      	beq.n	80048bc <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	6879      	ldr	r1, [r7, #4]
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f7ff ffc3 	bl	8004840 <prvReloadTimer>
 80048ba:	e008      	b.n	80048ce <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048c2:	f023 0301 	bic.w	r3, r3, #1
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	4798      	blx	r3
    }
 80048d6:	bf00      	nop
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	20003ec0 	.word	0x20003ec0

080048e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80048ec:	f107 0308 	add.w	r3, r7, #8
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 f859 	bl	80049a8 <prvGetNextExpireTime>
 80048f6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	4619      	mov	r1, r3
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 f805 	bl	800490c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004902:	f000 f8d7 	bl	8004ab4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004906:	bf00      	nop
 8004908:	e7f0      	b.n	80048ec <prvTimerTask+0x8>
	...

0800490c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004916:	f7fe ffa5 	bl	8003864 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800491a:	f107 0308 	add.w	r3, r7, #8
 800491e:	4618      	mov	r0, r3
 8004920:	f000 f866 	bl	80049f0 <prvSampleTimeNow>
 8004924:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d130      	bne.n	800498e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10a      	bne.n	8004948 <prvProcessTimerOrBlockTask+0x3c>
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	429a      	cmp	r2, r3
 8004938:	d806      	bhi.n	8004948 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800493a:	f7fe ffa1 	bl	8003880 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800493e:	68f9      	ldr	r1, [r7, #12]
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f7ff ff9f 	bl	8004884 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004946:	e024      	b.n	8004992 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800494e:	4b13      	ldr	r3, [pc, #76]	@ (800499c <prvProcessTimerOrBlockTask+0x90>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <prvProcessTimerOrBlockTask+0x50>
 8004958:	2301      	movs	r3, #1
 800495a:	e000      	b.n	800495e <prvProcessTimerOrBlockTask+0x52>
 800495c:	2300      	movs	r3, #0
 800495e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004960:	4b0f      	ldr	r3, [pc, #60]	@ (80049a0 <prvProcessTimerOrBlockTask+0x94>)
 8004962:	6818      	ldr	r0, [r3, #0]
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	683a      	ldr	r2, [r7, #0]
 800496c:	4619      	mov	r1, r3
 800496e:	f7fe fca9 	bl	80032c4 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004972:	f7fe ff85 	bl	8003880 <xTaskResumeAll>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10a      	bne.n	8004992 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800497c:	4b09      	ldr	r3, [pc, #36]	@ (80049a4 <prvProcessTimerOrBlockTask+0x98>)
 800497e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	f3bf 8f4f 	dsb	sy
 8004988:	f3bf 8f6f 	isb	sy
    }
 800498c:	e001      	b.n	8004992 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800498e:	f7fe ff77 	bl	8003880 <xTaskResumeAll>
    }
 8004992:	bf00      	nop
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	20003ec4 	.word	0x20003ec4
 80049a0:	20003ec8 	.word	0x20003ec8
 80049a4:	e000ed04 	.word	0xe000ed04

080049a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80049b0:	4b0e      	ldr	r3, [pc, #56]	@ (80049ec <prvGetNextExpireTime+0x44>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <prvGetNextExpireTime+0x16>
 80049ba:	2201      	movs	r2, #1
 80049bc:	e000      	b.n	80049c0 <prvGetNextExpireTime+0x18>
 80049be:	2200      	movs	r2, #0
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d105      	bne.n	80049d8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049cc:	4b07      	ldr	r3, [pc, #28]	@ (80049ec <prvGetNextExpireTime+0x44>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	60fb      	str	r3, [r7, #12]
 80049d6:	e001      	b.n	80049dc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80049d8:	2300      	movs	r3, #0
 80049da:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80049dc:	68fb      	ldr	r3, [r7, #12]
    }
 80049de:	4618      	mov	r0, r3
 80049e0:	3714      	adds	r7, #20
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	20003ec0 	.word	0x20003ec0

080049f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80049f8:	f7ff f842 	bl	8003a80 <xTaskGetTickCount>
 80049fc:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80049fe:	4b0b      	ldr	r3, [pc, #44]	@ (8004a2c <prvSampleTimeNow+0x3c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d205      	bcs.n	8004a14 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004a08:	f000 f916 	bl	8004c38 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	e002      	b.n	8004a1a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004a1a:	4a04      	ldr	r2, [pc, #16]	@ (8004a2c <prvSampleTimeNow+0x3c>)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004a20:	68fb      	ldr	r3, [r7, #12]
    }
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	20003ed0 	.word	0x20003ed0

08004a30 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b086      	sub	sp, #24
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
 8004a3c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d812      	bhi.n	8004a7c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	1ad2      	subs	r2, r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d302      	bcc.n	8004a6a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004a64:	2301      	movs	r3, #1
 8004a66:	617b      	str	r3, [r7, #20]
 8004a68:	e01b      	b.n	8004aa2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004a6a:	4b10      	ldr	r3, [pc, #64]	@ (8004aac <prvInsertTimerInActiveList+0x7c>)
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	3304      	adds	r3, #4
 8004a72:	4619      	mov	r1, r3
 8004a74:	4610      	mov	r0, r2
 8004a76:	f7fe f8fe 	bl	8002c76 <vListInsert>
 8004a7a:	e012      	b.n	8004aa2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d206      	bcs.n	8004a92 <prvInsertTimerInActiveList+0x62>
 8004a84:	68ba      	ldr	r2, [r7, #8]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d302      	bcc.n	8004a92 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	617b      	str	r3, [r7, #20]
 8004a90:	e007      	b.n	8004aa2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a92:	4b07      	ldr	r3, [pc, #28]	@ (8004ab0 <prvInsertTimerInActiveList+0x80>)
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	3304      	adds	r3, #4
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	f7fe f8ea 	bl	8002c76 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004aa2:	697b      	ldr	r3, [r7, #20]
    }
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	20003ec4 	.word	0x20003ec4
 8004ab0:	20003ec0 	.word	0x20003ec0

08004ab4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b088      	sub	sp, #32
 8004ab8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004aba:	e0a9      	b.n	8004c10 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	f2c0 80a6 	blt.w	8004c10 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d004      	beq.n	8004ada <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7fe f907 	bl	8002ce8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ada:	1d3b      	adds	r3, r7, #4
 8004adc:	4618      	mov	r0, r3
 8004ade:	f7ff ff87 	bl	80049f0 <prvSampleTimeNow>
 8004ae2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	2b08      	cmp	r3, #8
 8004aea:	f200 808e 	bhi.w	8004c0a <prvProcessReceivedCommands+0x156>
 8004aee:	a201      	add	r2, pc, #4	@ (adr r2, 8004af4 <prvProcessReceivedCommands+0x40>)
 8004af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af4:	08004b19 	.word	0x08004b19
 8004af8:	08004b19 	.word	0x08004b19
 8004afc:	08004b81 	.word	0x08004b81
 8004b00:	08004b95 	.word	0x08004b95
 8004b04:	08004be1 	.word	0x08004be1
 8004b08:	08004b19 	.word	0x08004b19
 8004b0c:	08004b19 	.word	0x08004b19
 8004b10:	08004b81 	.word	0x08004b81
 8004b14:	08004b95 	.word	0x08004b95
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b1e:	f043 0301 	orr.w	r3, r3, #1
 8004b22:	b2da      	uxtb	r2, r3
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	18d1      	adds	r1, r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	69f8      	ldr	r0, [r7, #28]
 8004b38:	f7ff ff7a 	bl	8004a30 <prvInsertTimerInActiveList>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d065      	beq.n	8004c0e <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d009      	beq.n	8004b64 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	4413      	add	r3, r2
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	69f8      	ldr	r0, [r7, #28]
 8004b5e:	f7ff fe6f 	bl	8004840 <prvReloadTimer>
 8004b62:	e008      	b.n	8004b76 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b6a:	f023 0301 	bic.w	r3, r3, #1
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	69f8      	ldr	r0, [r7, #28]
 8004b7c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004b7e:	e046      	b.n	8004c0e <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b86:	f023 0301 	bic.w	r3, r3, #1
 8004b8a:	b2da      	uxtb	r2, r3
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004b92:	e03d      	b.n	8004c10 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b9a:	f043 0301 	orr.w	r3, r3, #1
 8004b9e:	b2da      	uxtb	r2, r3
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10b      	bne.n	8004bcc <prvProcessReceivedCommands+0x118>
        __asm volatile
 8004bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bb8:	f383 8811 	msr	BASEPRI, r3
 8004bbc:	f3bf 8f6f 	isb	sy
 8004bc0:	f3bf 8f4f 	dsb	sy
 8004bc4:	617b      	str	r3, [r7, #20]
    }
 8004bc6:	bf00      	nop
 8004bc8:	bf00      	nop
 8004bca:	e7fd      	b.n	8004bc8 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	699a      	ldr	r2, [r3, #24]
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	18d1      	adds	r1, r2, r3
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	69ba      	ldr	r2, [r7, #24]
 8004bd8:	69f8      	ldr	r0, [r7, #28]
 8004bda:	f7ff ff29 	bl	8004a30 <prvInsertTimerInActiveList>
                        break;
 8004bde:	e017      	b.n	8004c10 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d103      	bne.n	8004bf6 <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8004bee:	69f8      	ldr	r0, [r7, #28]
 8004bf0:	f7fd fedc 	bl	80029ac <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004bf4:	e00c      	b.n	8004c10 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bfc:	f023 0301 	bic.w	r3, r3, #1
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004c08:	e002      	b.n	8004c10 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8004c0a:	bf00      	nop
 8004c0c:	e000      	b.n	8004c10 <prvProcessReceivedCommands+0x15c>
                        break;
 8004c0e:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c10:	4b08      	ldr	r3, [pc, #32]	@ (8004c34 <prvProcessReceivedCommands+0x180>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f107 0108 	add.w	r1, r7, #8
 8004c18:	2200      	movs	r2, #0
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fe f992 	bl	8002f44 <xQueueReceive>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f47f af4a 	bne.w	8004abc <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8004c28:	bf00      	nop
 8004c2a:	bf00      	nop
 8004c2c:	3720      	adds	r7, #32
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	20003ec8 	.word	0x20003ec8

08004c38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c3e:	e009      	b.n	8004c54 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c40:	4b0e      	ldr	r3, [pc, #56]	@ (8004c7c <prvSwitchTimerLists+0x44>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004c4a:	f04f 31ff 	mov.w	r1, #4294967295
 8004c4e:	6838      	ldr	r0, [r7, #0]
 8004c50:	f7ff fe18 	bl	8004884 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c54:	4b09      	ldr	r3, [pc, #36]	@ (8004c7c <prvSwitchTimerLists+0x44>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1f0      	bne.n	8004c40 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004c5e:	4b07      	ldr	r3, [pc, #28]	@ (8004c7c <prvSwitchTimerLists+0x44>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004c64:	4b06      	ldr	r3, [pc, #24]	@ (8004c80 <prvSwitchTimerLists+0x48>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a04      	ldr	r2, [pc, #16]	@ (8004c7c <prvSwitchTimerLists+0x44>)
 8004c6a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004c6c:	4a04      	ldr	r2, [pc, #16]	@ (8004c80 <prvSwitchTimerLists+0x48>)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6013      	str	r3, [r2, #0]
    }
 8004c72:	bf00      	nop
 8004c74:	3708      	adds	r7, #8
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	20003ec0 	.word	0x20003ec0
 8004c80:	20003ec4 	.word	0x20003ec4

08004c84 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004c88:	f000 f968 	bl	8004f5c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004c8c:	4b12      	ldr	r3, [pc, #72]	@ (8004cd8 <prvCheckForValidListAndQueue+0x54>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d11d      	bne.n	8004cd0 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004c94:	4811      	ldr	r0, [pc, #68]	@ (8004cdc <prvCheckForValidListAndQueue+0x58>)
 8004c96:	f7fd ff9d 	bl	8002bd4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004c9a:	4811      	ldr	r0, [pc, #68]	@ (8004ce0 <prvCheckForValidListAndQueue+0x5c>)
 8004c9c:	f7fd ff9a 	bl	8002bd4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004ca0:	4b10      	ldr	r3, [pc, #64]	@ (8004ce4 <prvCheckForValidListAndQueue+0x60>)
 8004ca2:	4a0e      	ldr	r2, [pc, #56]	@ (8004cdc <prvCheckForValidListAndQueue+0x58>)
 8004ca4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004ca6:	4b10      	ldr	r3, [pc, #64]	@ (8004ce8 <prvCheckForValidListAndQueue+0x64>)
 8004ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8004ce0 <prvCheckForValidListAndQueue+0x5c>)
 8004caa:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004cac:	2200      	movs	r2, #0
 8004cae:	210c      	movs	r1, #12
 8004cb0:	200a      	movs	r0, #10
 8004cb2:	f7fe f8d5 	bl	8002e60 <xQueueGenericCreate>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	4a07      	ldr	r2, [pc, #28]	@ (8004cd8 <prvCheckForValidListAndQueue+0x54>)
 8004cba:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004cbc:	4b06      	ldr	r3, [pc, #24]	@ (8004cd8 <prvCheckForValidListAndQueue+0x54>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004cc4:	4b04      	ldr	r3, [pc, #16]	@ (8004cd8 <prvCheckForValidListAndQueue+0x54>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4908      	ldr	r1, [pc, #32]	@ (8004cec <prvCheckForValidListAndQueue+0x68>)
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fe faaa 	bl	8003224 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004cd0:	f000 f976 	bl	8004fc0 <vPortExitCritical>
    }
 8004cd4:	bf00      	nop
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	20003ec8 	.word	0x20003ec8
 8004cdc:	20003e98 	.word	0x20003e98
 8004ce0:	20003eac 	.word	0x20003eac
 8004ce4:	20003ec0 	.word	0x20003ec0
 8004ce8:	20003ec4 	.word	0x20003ec4
 8004cec:	08008450 	.word	0x08008450

08004cf0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	3b04      	subs	r3, #4
 8004d00:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004d08:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	3b04      	subs	r3, #4
 8004d0e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	f023 0201 	bic.w	r2, r3, #1
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	3b04      	subs	r3, #4
 8004d1e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004d20:	4a0c      	ldr	r2, [pc, #48]	@ (8004d54 <pxPortInitialiseStack+0x64>)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	3b14      	subs	r3, #20
 8004d2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	3b04      	subs	r3, #4
 8004d36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f06f 0202 	mvn.w	r2, #2
 8004d3e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	3b20      	subs	r3, #32
 8004d44:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004d46:	68fb      	ldr	r3, [r7, #12]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3714      	adds	r7, #20
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr
 8004d54:	08004d59 	.word	0x08004d59

08004d58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004d62:	4b13      	ldr	r3, [pc, #76]	@ (8004db0 <prvTaskExitError+0x58>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6a:	d00b      	beq.n	8004d84 <prvTaskExitError+0x2c>
        __asm volatile
 8004d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d70:	f383 8811 	msr	BASEPRI, r3
 8004d74:	f3bf 8f6f 	isb	sy
 8004d78:	f3bf 8f4f 	dsb	sy
 8004d7c:	60fb      	str	r3, [r7, #12]
    }
 8004d7e:	bf00      	nop
 8004d80:	bf00      	nop
 8004d82:	e7fd      	b.n	8004d80 <prvTaskExitError+0x28>
        __asm volatile
 8004d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	60bb      	str	r3, [r7, #8]
    }
 8004d96:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004d98:	bf00      	nop
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d0fc      	beq.n	8004d9a <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004da0:	bf00      	nop
 8004da2:	bf00      	nop
 8004da4:	3714      	adds	r7, #20
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	20000010 	.word	0x20000010
	...

08004dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004dc0:	4b07      	ldr	r3, [pc, #28]	@ (8004de0 <pxCurrentTCBConst2>)
 8004dc2:	6819      	ldr	r1, [r3, #0]
 8004dc4:	6808      	ldr	r0, [r1, #0]
 8004dc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dca:	f380 8809 	msr	PSP, r0
 8004dce:	f3bf 8f6f 	isb	sy
 8004dd2:	f04f 0000 	mov.w	r0, #0
 8004dd6:	f380 8811 	msr	BASEPRI, r0
 8004dda:	4770      	bx	lr
 8004ddc:	f3af 8000 	nop.w

08004de0 <pxCurrentTCBConst2>:
 8004de0:	20003d94 	.word	0x20003d94
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004de4:	bf00      	nop
 8004de6:	bf00      	nop

08004de8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004de8:	4808      	ldr	r0, [pc, #32]	@ (8004e0c <prvPortStartFirstTask+0x24>)
 8004dea:	6800      	ldr	r0, [r0, #0]
 8004dec:	6800      	ldr	r0, [r0, #0]
 8004dee:	f380 8808 	msr	MSP, r0
 8004df2:	f04f 0000 	mov.w	r0, #0
 8004df6:	f380 8814 	msr	CONTROL, r0
 8004dfa:	b662      	cpsie	i
 8004dfc:	b661      	cpsie	f
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	f3bf 8f6f 	isb	sy
 8004e06:	df00      	svc	0
 8004e08:	bf00      	nop
 8004e0a:	0000      	.short	0x0000
 8004e0c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004e10:	bf00      	nop
 8004e12:	bf00      	nop

08004e14 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e1a:	4b47      	ldr	r3, [pc, #284]	@ (8004f38 <xPortStartScheduler+0x124>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a47      	ldr	r2, [pc, #284]	@ (8004f3c <xPortStartScheduler+0x128>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d10b      	bne.n	8004e3c <xPortStartScheduler+0x28>
        __asm volatile
 8004e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e28:	f383 8811 	msr	BASEPRI, r3
 8004e2c:	f3bf 8f6f 	isb	sy
 8004e30:	f3bf 8f4f 	dsb	sy
 8004e34:	613b      	str	r3, [r7, #16]
    }
 8004e36:	bf00      	nop
 8004e38:	bf00      	nop
 8004e3a:	e7fd      	b.n	8004e38 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e3c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f38 <xPortStartScheduler+0x124>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a3f      	ldr	r2, [pc, #252]	@ (8004f40 <xPortStartScheduler+0x12c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d10b      	bne.n	8004e5e <xPortStartScheduler+0x4a>
        __asm volatile
 8004e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4a:	f383 8811 	msr	BASEPRI, r3
 8004e4e:	f3bf 8f6f 	isb	sy
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	60fb      	str	r3, [r7, #12]
    }
 8004e58:	bf00      	nop
 8004e5a:	bf00      	nop
 8004e5c:	e7fd      	b.n	8004e5a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e5e:	4b39      	ldr	r3, [pc, #228]	@ (8004f44 <xPortStartScheduler+0x130>)
 8004e60:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	22ff      	movs	r2, #255	@ 0xff
 8004e6e:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e78:	78fb      	ldrb	r3, [r7, #3]
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e80:	b2da      	uxtb	r2, r3
 8004e82:	4b31      	ldr	r3, [pc, #196]	@ (8004f48 <xPortStartScheduler+0x134>)
 8004e84:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e86:	4b31      	ldr	r3, [pc, #196]	@ (8004f4c <xPortStartScheduler+0x138>)
 8004e88:	2207      	movs	r2, #7
 8004e8a:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e8c:	e009      	b.n	8004ea2 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 8004e8e:	4b2f      	ldr	r3, [pc, #188]	@ (8004f4c <xPortStartScheduler+0x138>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	3b01      	subs	r3, #1
 8004e94:	4a2d      	ldr	r2, [pc, #180]	@ (8004f4c <xPortStartScheduler+0x138>)
 8004e96:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e98:	78fb      	ldrb	r3, [r7, #3]
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ea2:	78fb      	ldrb	r3, [r7, #3]
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eaa:	2b80      	cmp	r3, #128	@ 0x80
 8004eac:	d0ef      	beq.n	8004e8e <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004eae:	4b27      	ldr	r3, [pc, #156]	@ (8004f4c <xPortStartScheduler+0x138>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f1c3 0307 	rsb	r3, r3, #7
 8004eb6:	2b04      	cmp	r3, #4
 8004eb8:	d00b      	beq.n	8004ed2 <xPortStartScheduler+0xbe>
        __asm volatile
 8004eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ebe:	f383 8811 	msr	BASEPRI, r3
 8004ec2:	f3bf 8f6f 	isb	sy
 8004ec6:	f3bf 8f4f 	dsb	sy
 8004eca:	60bb      	str	r3, [r7, #8]
    }
 8004ecc:	bf00      	nop
 8004ece:	bf00      	nop
 8004ed0:	e7fd      	b.n	8004ece <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f4c <xPortStartScheduler+0x138>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	021b      	lsls	r3, r3, #8
 8004ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f4c <xPortStartScheduler+0x138>)
 8004eda:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004edc:	4b1b      	ldr	r3, [pc, #108]	@ (8004f4c <xPortStartScheduler+0x138>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ee4:	4a19      	ldr	r2, [pc, #100]	@ (8004f4c <xPortStartScheduler+0x138>)
 8004ee6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	b2da      	uxtb	r2, r3
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004ef0:	4b17      	ldr	r3, [pc, #92]	@ (8004f50 <xPortStartScheduler+0x13c>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a16      	ldr	r2, [pc, #88]	@ (8004f50 <xPortStartScheduler+0x13c>)
 8004ef6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004efa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004efc:	4b14      	ldr	r3, [pc, #80]	@ (8004f50 <xPortStartScheduler+0x13c>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a13      	ldr	r2, [pc, #76]	@ (8004f50 <xPortStartScheduler+0x13c>)
 8004f02:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004f06:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004f08:	f000 f904 	bl	8005114 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004f0c:	4b11      	ldr	r3, [pc, #68]	@ (8004f54 <xPortStartScheduler+0x140>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8004f12:	f000 f923 	bl	800515c <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004f16:	4b10      	ldr	r3, [pc, #64]	@ (8004f58 <xPortStartScheduler+0x144>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a0f      	ldr	r2, [pc, #60]	@ (8004f58 <xPortStartScheduler+0x144>)
 8004f1c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004f20:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004f22:	f7ff ff61 	bl	8004de8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004f26:	f7fe fee9 	bl	8003cfc <vTaskSwitchContext>
    prvTaskExitError();
 8004f2a:	f7ff ff15 	bl	8004d58 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3718      	adds	r7, #24
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	e000ed00 	.word	0xe000ed00
 8004f3c:	410fc271 	.word	0x410fc271
 8004f40:	410fc270 	.word	0x410fc270
 8004f44:	e000e400 	.word	0xe000e400
 8004f48:	20003ed4 	.word	0x20003ed4
 8004f4c:	20003ed8 	.word	0x20003ed8
 8004f50:	e000ed20 	.word	0xe000ed20
 8004f54:	20000010 	.word	0x20000010
 8004f58:	e000ef34 	.word	0xe000ef34

08004f5c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
        __asm volatile
 8004f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f66:	f383 8811 	msr	BASEPRI, r3
 8004f6a:	f3bf 8f6f 	isb	sy
 8004f6e:	f3bf 8f4f 	dsb	sy
 8004f72:	607b      	str	r3, [r7, #4]
    }
 8004f74:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004f76:	4b10      	ldr	r3, [pc, #64]	@ (8004fb8 <vPortEnterCritical+0x5c>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	4a0e      	ldr	r2, [pc, #56]	@ (8004fb8 <vPortEnterCritical+0x5c>)
 8004f7e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004f80:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb8 <vPortEnterCritical+0x5c>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d110      	bne.n	8004faa <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f88:	4b0c      	ldr	r3, [pc, #48]	@ (8004fbc <vPortEnterCritical+0x60>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00b      	beq.n	8004faa <vPortEnterCritical+0x4e>
        __asm volatile
 8004f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f96:	f383 8811 	msr	BASEPRI, r3
 8004f9a:	f3bf 8f6f 	isb	sy
 8004f9e:	f3bf 8f4f 	dsb	sy
 8004fa2:	603b      	str	r3, [r7, #0]
    }
 8004fa4:	bf00      	nop
 8004fa6:	bf00      	nop
 8004fa8:	e7fd      	b.n	8004fa6 <vPortEnterCritical+0x4a>
    }
}
 8004faa:	bf00      	nop
 8004fac:	370c      	adds	r7, #12
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	20000010 	.word	0x20000010
 8004fbc:	e000ed04 	.word	0xe000ed04

08004fc0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004fc6:	4b12      	ldr	r3, [pc, #72]	@ (8005010 <vPortExitCritical+0x50>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10b      	bne.n	8004fe6 <vPortExitCritical+0x26>
        __asm volatile
 8004fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd2:	f383 8811 	msr	BASEPRI, r3
 8004fd6:	f3bf 8f6f 	isb	sy
 8004fda:	f3bf 8f4f 	dsb	sy
 8004fde:	607b      	str	r3, [r7, #4]
    }
 8004fe0:	bf00      	nop
 8004fe2:	bf00      	nop
 8004fe4:	e7fd      	b.n	8004fe2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8005010 <vPortExitCritical+0x50>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3b01      	subs	r3, #1
 8004fec:	4a08      	ldr	r2, [pc, #32]	@ (8005010 <vPortExitCritical+0x50>)
 8004fee:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004ff0:	4b07      	ldr	r3, [pc, #28]	@ (8005010 <vPortExitCritical+0x50>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d105      	bne.n	8005004 <vPortExitCritical+0x44>
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	f383 8811 	msr	BASEPRI, r3
    }
 8005002:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr
 8005010:	20000010 	.word	0x20000010
	...

08005020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005020:	f3ef 8009 	mrs	r0, PSP
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	4b15      	ldr	r3, [pc, #84]	@ (8005080 <pxCurrentTCBConst>)
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	f01e 0f10 	tst.w	lr, #16
 8005030:	bf08      	it	eq
 8005032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800503a:	6010      	str	r0, [r2, #0]
 800503c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005040:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005044:	f380 8811 	msr	BASEPRI, r0
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f7fe fe54 	bl	8003cfc <vTaskSwitchContext>
 8005054:	f04f 0000 	mov.w	r0, #0
 8005058:	f380 8811 	msr	BASEPRI, r0
 800505c:	bc09      	pop	{r0, r3}
 800505e:	6819      	ldr	r1, [r3, #0]
 8005060:	6808      	ldr	r0, [r1, #0]
 8005062:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005066:	f01e 0f10 	tst.w	lr, #16
 800506a:	bf08      	it	eq
 800506c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005070:	f380 8809 	msr	PSP, r0
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	f3af 8000 	nop.w

08005080 <pxCurrentTCBConst>:
 8005080:	20003d94 	.word	0x20003d94
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop

08005088 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
        __asm volatile
 800508e:	f3ef 8211 	mrs	r2, BASEPRI
 8005092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005096:	f383 8811 	msr	BASEPRI, r3
 800509a:	f3bf 8f6f 	isb	sy
 800509e:	f3bf 8f4f 	dsb	sy
 80050a2:	613a      	str	r2, [r7, #16]
 80050a4:	60fb      	str	r3, [r7, #12]
        return ulOriginalBASEPRI;
 80050a6:	693b      	ldr	r3, [r7, #16]

	uint32_t ulPreviousMask;
	#ifdef CFG_SEGGER_SYSVIEW_ENABLED
	    SEGGER_SYSVIEW_TickCnt++;
	#endif
		ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80050a8:	617b      	str	r3, [r7, #20]
	    traceISR_ENTER();
 80050aa:	f002 f9cb 	bl	8007444 <SEGGER_SYSVIEW_RecordEnterISR>
		{
			/* Increment the RTOS tick. */
			if( xTaskIncrementTick() != pdFALSE )
 80050ae:	f7fe fd09 	bl	8003ac4 <xTaskIncrementTick>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d006      	beq.n	80050c6 <SysTick_Handler+0x3e>
			{
				traceISR_EXIT_TO_SCHEDULER();
 80050b8:	f002 fa22 	bl	8007500 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
				/* Pend a context switch. */
				portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050bc:	4b14      	ldr	r3, [pc, #80]	@ (8005110 <SysTick_Handler+0x88>)
 80050be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	e001      	b.n	80050ca <SysTick_Handler+0x42>
			}
			else
			{
				traceISR_EXIT();
 80050c6:	f002 f9ff 	bl	80074c8 <SEGGER_SYSVIEW_RecordExitISR>
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	607b      	str	r3, [r7, #4]
        __asm volatile
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f383 8811 	msr	BASEPRI, r3
    }
 80050d4:	bf00      	nop
        __asm volatile
 80050d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050da:	f383 8811 	msr	BASEPRI, r3
 80050de:	f3bf 8f6f 	isb	sy
 80050e2:	f3bf 8f4f 	dsb	sy
 80050e6:	60bb      	str	r3, [r7, #8]
    }
 80050e8:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80050ea:	f7fe fceb 	bl	8003ac4 <xTaskIncrementTick>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d003      	beq.n	80050fc <SysTick_Handler+0x74>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050f4:	4b06      	ldr	r3, [pc, #24]	@ (8005110 <SysTick_Handler+0x88>)
 80050f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	2300      	movs	r3, #0
 80050fe:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	f383 8811 	msr	BASEPRI, r3
    }
 8005106:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8005108:	bf00      	nop
 800510a:	3718      	adds	r7, #24
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	e000ed04 	.word	0xe000ed04

08005114 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005118:	4b0b      	ldr	r3, [pc, #44]	@ (8005148 <vPortSetupTimerInterrupt+0x34>)
 800511a:	2200      	movs	r2, #0
 800511c:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800511e:	4b0b      	ldr	r3, [pc, #44]	@ (800514c <vPortSetupTimerInterrupt+0x38>)
 8005120:	2200      	movs	r2, #0
 8005122:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005124:	4b0a      	ldr	r3, [pc, #40]	@ (8005150 <vPortSetupTimerInterrupt+0x3c>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a0a      	ldr	r2, [pc, #40]	@ (8005154 <vPortSetupTimerInterrupt+0x40>)
 800512a:	fba2 2303 	umull	r2, r3, r2, r3
 800512e:	099b      	lsrs	r3, r3, #6
 8005130:	4a09      	ldr	r2, [pc, #36]	@ (8005158 <vPortSetupTimerInterrupt+0x44>)
 8005132:	3b01      	subs	r3, #1
 8005134:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005136:	4b04      	ldr	r3, [pc, #16]	@ (8005148 <vPortSetupTimerInterrupt+0x34>)
 8005138:	2207      	movs	r2, #7
 800513a:	601a      	str	r2, [r3, #0]
}
 800513c:	bf00      	nop
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	e000e010 	.word	0xe000e010
 800514c:	e000e018 	.word	0xe000e018
 8005150:	20000000 	.word	0x20000000
 8005154:	10624dd3 	.word	0x10624dd3
 8005158:	e000e014 	.word	0xe000e014

0800515c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800515c:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800516c <vPortEnableVFP+0x10>
 8005160:	6801      	ldr	r1, [r0, #0]
 8005162:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005166:	6001      	str	r1, [r0, #0]
 8005168:	4770      	bx	lr
 800516a:	0000      	.short	0x0000
 800516c:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8005170:	bf00      	nop
 8005172:	bf00      	nop

08005174 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800517a:	f3ef 8305 	mrs	r3, IPSR
 800517e:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2b0f      	cmp	r3, #15
 8005184:	d915      	bls.n	80051b2 <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005186:	4a18      	ldr	r2, [pc, #96]	@ (80051e8 <vPortValidateInterruptPriority+0x74>)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	4413      	add	r3, r2
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005190:	4b16      	ldr	r3, [pc, #88]	@ (80051ec <vPortValidateInterruptPriority+0x78>)
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	7afa      	ldrb	r2, [r7, #11]
 8005196:	429a      	cmp	r2, r3
 8005198:	d20b      	bcs.n	80051b2 <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 800519a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519e:	f383 8811 	msr	BASEPRI, r3
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	f3bf 8f4f 	dsb	sy
 80051aa:	607b      	str	r3, [r7, #4]
    }
 80051ac:	bf00      	nop
 80051ae:	bf00      	nop
 80051b0:	e7fd      	b.n	80051ae <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80051b2:	4b0f      	ldr	r3, [pc, #60]	@ (80051f0 <vPortValidateInterruptPriority+0x7c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80051ba:	4b0e      	ldr	r3, [pc, #56]	@ (80051f4 <vPortValidateInterruptPriority+0x80>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d90b      	bls.n	80051da <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	603b      	str	r3, [r7, #0]
    }
 80051d4:	bf00      	nop
 80051d6:	bf00      	nop
 80051d8:	e7fd      	b.n	80051d6 <vPortValidateInterruptPriority+0x62>
    }
 80051da:	bf00      	nop
 80051dc:	3714      	adds	r7, #20
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	e000e3f0 	.word	0xe000e3f0
 80051ec:	20003ed4 	.word	0x20003ed4
 80051f0:	e000ed0c 	.word	0xe000ed0c
 80051f4:	20003ed8 	.word	0x20003ed8

080051f8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80051f8:	b580      	push	{r7, lr}
 80051fa:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80051fc:	4803      	ldr	r0, [pc, #12]	@ (800520c <_cbSendSystemDesc+0x14>)
 80051fe:	f002 f8cb 	bl	8007398 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8005202:	4803      	ldr	r0, [pc, #12]	@ (8005210 <_cbSendSystemDesc+0x18>)
 8005204:	f002 f8c8 	bl	8007398 <SEGGER_SYSVIEW_SendSysDesc>
}
 8005208:	bf00      	nop
 800520a:	bd80      	pop	{r7, pc}
 800520c:	08008458 	.word	0x08008458
 8005210:	0800848c 	.word	0x0800848c

08005214 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8005218:	4b06      	ldr	r3, [pc, #24]	@ (8005234 <SEGGER_SYSVIEW_Conf+0x20>)
 800521a:	6818      	ldr	r0, [r3, #0]
 800521c:	4b05      	ldr	r3, [pc, #20]	@ (8005234 <SEGGER_SYSVIEW_Conf+0x20>)
 800521e:	6819      	ldr	r1, [r3, #0]
 8005220:	4b05      	ldr	r3, [pc, #20]	@ (8005238 <SEGGER_SYSVIEW_Conf+0x24>)
 8005222:	4a06      	ldr	r2, [pc, #24]	@ (800523c <SEGGER_SYSVIEW_Conf+0x28>)
 8005224:	f001 fd3c 	bl	8006ca0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8005228:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800522c:	f001 fd7c 	bl	8006d28 <SEGGER_SYSVIEW_SetRAMBase>
}
 8005230:	bf00      	nop
 8005232:	bd80      	pop	{r7, pc}
 8005234:	20000000 	.word	0x20000000
 8005238:	080051f9 	.word	0x080051f9
 800523c:	08008528 	.word	0x08008528

08005240 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8005240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005242:	b085      	sub	sp, #20
 8005244:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8005246:	2300      	movs	r3, #0
 8005248:	607b      	str	r3, [r7, #4]
 800524a:	e033      	b.n	80052b4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800524c:	491e      	ldr	r1, [pc, #120]	@ (80052c8 <_cbSendTaskList+0x88>)
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	4613      	mov	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	4413      	add	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	440b      	add	r3, r1
 800525a:	6818      	ldr	r0, [r3, #0]
 800525c:	491a      	ldr	r1, [pc, #104]	@ (80052c8 <_cbSendTaskList+0x88>)
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	4613      	mov	r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4413      	add	r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	440b      	add	r3, r1
 800526a:	3304      	adds	r3, #4
 800526c:	6819      	ldr	r1, [r3, #0]
 800526e:	4c16      	ldr	r4, [pc, #88]	@ (80052c8 <_cbSendTaskList+0x88>)
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	4613      	mov	r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	4413      	add	r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	4423      	add	r3, r4
 800527c:	3308      	adds	r3, #8
 800527e:	681c      	ldr	r4, [r3, #0]
 8005280:	4d11      	ldr	r5, [pc, #68]	@ (80052c8 <_cbSendTaskList+0x88>)
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	4613      	mov	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	442b      	add	r3, r5
 800528e:	330c      	adds	r3, #12
 8005290:	681d      	ldr	r5, [r3, #0]
 8005292:	4e0d      	ldr	r6, [pc, #52]	@ (80052c8 <_cbSendTaskList+0x88>)
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	4613      	mov	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4413      	add	r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4433      	add	r3, r6
 80052a0:	3310      	adds	r3, #16
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	9300      	str	r3, [sp, #0]
 80052a6:	462b      	mov	r3, r5
 80052a8:	4622      	mov	r2, r4
 80052aa:	f000 f979 	bl	80055a0 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	3301      	adds	r3, #1
 80052b2:	607b      	str	r3, [r7, #4]
 80052b4:	4b05      	ldr	r3, [pc, #20]	@ (80052cc <_cbSendTaskList+0x8c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d3c6      	bcc.n	800524c <_cbSendTaskList+0xc>
  }
}
 80052be:	bf00      	nop
 80052c0:	bf00      	nop
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052c8:	20003edc 	.word	0x20003edc
 80052cc:	20003f7c 	.word	0x20003f7c

080052d0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80052d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052d4:	b082      	sub	sp, #8
 80052d6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80052d8:	f7fe fbe2 	bl	8003aa0 <xTaskGetTickCountFromISR>
 80052dc:	4603      	mov	r3, r0
 80052de:	2200      	movs	r2, #0
 80052e0:	469a      	mov	sl, r3
 80052e2:	4693      	mov	fp, r2
 80052e4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80052e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	f04f 0a00 	mov.w	sl, #0
 80052f4:	f04f 0b00 	mov.w	fp, #0
 80052f8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80052fc:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8005300:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8005304:	4652      	mov	r2, sl
 8005306:	465b      	mov	r3, fp
 8005308:	1a14      	subs	r4, r2, r0
 800530a:	eb63 0501 	sbc.w	r5, r3, r1
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	f04f 0300 	mov.w	r3, #0
 8005316:	00ab      	lsls	r3, r5, #2
 8005318:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800531c:	00a2      	lsls	r2, r4, #2
 800531e:	4614      	mov	r4, r2
 8005320:	461d      	mov	r5, r3
 8005322:	eb14 0800 	adds.w	r8, r4, r0
 8005326:	eb45 0901 	adc.w	r9, r5, r1
 800532a:	f04f 0200 	mov.w	r2, #0
 800532e:	f04f 0300 	mov.w	r3, #0
 8005332:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005336:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800533a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800533e:	4690      	mov	r8, r2
 8005340:	4699      	mov	r9, r3
 8005342:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8005346:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800534a:	4610      	mov	r0, r2
 800534c:	4619      	mov	r1, r3
 800534e:	3708      	adds	r7, #8
 8005350:	46bd      	mov	sp, r7
 8005352:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08005358 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af02      	add	r7, sp, #8
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
 8005364:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8005366:	2205      	movs	r2, #5
 8005368:	492b      	ldr	r1, [pc, #172]	@ (8005418 <SYSVIEW_AddTask+0xc0>)
 800536a:	68b8      	ldr	r0, [r7, #8]
 800536c:	f002 fb8e 	bl	8007a8c <memcmp>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d04b      	beq.n	800540e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8005376:	4b29      	ldr	r3, [pc, #164]	@ (800541c <SYSVIEW_AddTask+0xc4>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b07      	cmp	r3, #7
 800537c:	d903      	bls.n	8005386 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800537e:	4828      	ldr	r0, [pc, #160]	@ (8005420 <SYSVIEW_AddTask+0xc8>)
 8005380:	f002 fac6 	bl	8007910 <SEGGER_SYSVIEW_Warn>
    return;
 8005384:	e044      	b.n	8005410 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8005386:	4b25      	ldr	r3, [pc, #148]	@ (800541c <SYSVIEW_AddTask+0xc4>)
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	4926      	ldr	r1, [pc, #152]	@ (8005424 <SYSVIEW_AddTask+0xcc>)
 800538c:	4613      	mov	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4413      	add	r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	440b      	add	r3, r1
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800539a:	4b20      	ldr	r3, [pc, #128]	@ (800541c <SYSVIEW_AddTask+0xc4>)
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	4921      	ldr	r1, [pc, #132]	@ (8005424 <SYSVIEW_AddTask+0xcc>)
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	440b      	add	r3, r1
 80053aa:	3304      	adds	r3, #4
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80053b0:	4b1a      	ldr	r3, [pc, #104]	@ (800541c <SYSVIEW_AddTask+0xc4>)
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	491b      	ldr	r1, [pc, #108]	@ (8005424 <SYSVIEW_AddTask+0xcc>)
 80053b6:	4613      	mov	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	440b      	add	r3, r1
 80053c0:	3308      	adds	r3, #8
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80053c6:	4b15      	ldr	r3, [pc, #84]	@ (800541c <SYSVIEW_AddTask+0xc4>)
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	4916      	ldr	r1, [pc, #88]	@ (8005424 <SYSVIEW_AddTask+0xcc>)
 80053cc:	4613      	mov	r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	4413      	add	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	440b      	add	r3, r1
 80053d6:	330c      	adds	r3, #12
 80053d8:	683a      	ldr	r2, [r7, #0]
 80053da:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80053dc:	4b0f      	ldr	r3, [pc, #60]	@ (800541c <SYSVIEW_AddTask+0xc4>)
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	4910      	ldr	r1, [pc, #64]	@ (8005424 <SYSVIEW_AddTask+0xcc>)
 80053e2:	4613      	mov	r3, r2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	4413      	add	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	3310      	adds	r3, #16
 80053ee:	69ba      	ldr	r2, [r7, #24]
 80053f0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80053f2:	4b0a      	ldr	r3, [pc, #40]	@ (800541c <SYSVIEW_AddTask+0xc4>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	3301      	adds	r3, #1
 80053f8:	4a08      	ldr	r2, [pc, #32]	@ (800541c <SYSVIEW_AddTask+0xc4>)
 80053fa:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	68b9      	ldr	r1, [r7, #8]
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f000 f8ca 	bl	80055a0 <SYSVIEW_SendTaskInfo>
 800540c:	e000      	b.n	8005410 <SYSVIEW_AddTask+0xb8>
    return;
 800540e:	bf00      	nop

}
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	0800849c 	.word	0x0800849c
 800541c:	20003f7c 	.word	0x20003f7c
 8005420:	080084a4 	.word	0x080084a4
 8005424:	20003edc 	.word	0x20003edc

08005428 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 8005430:	4b59      	ldr	r3, [pc, #356]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 80ab 	beq.w	8005590 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 800543a:	2300      	movs	r3, #0
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	e00d      	b.n	800545c <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 8005440:	4956      	ldr	r1, [pc, #344]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	4613      	mov	r3, r2
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	4413      	add	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	440b      	add	r3, r1
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	429a      	cmp	r2, r3
 8005454:	d008      	beq.n	8005468 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	3301      	adds	r3, #1
 800545a:	60fb      	str	r3, [r7, #12]
 800545c:	4b4e      	ldr	r3, [pc, #312]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	429a      	cmp	r2, r3
 8005464:	d3ec      	bcc.n	8005440 <SYSVIEW_DeleteTask+0x18>
 8005466:	e000      	b.n	800546a <SYSVIEW_DeleteTask+0x42>
      break;
 8005468:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 800546a:	4b4b      	ldr	r3, [pc, #300]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	3b01      	subs	r3, #1
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	429a      	cmp	r2, r3
 8005474:	d111      	bne.n	800549a <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	4613      	mov	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4413      	add	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	4a46      	ldr	r2, [pc, #280]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 8005482:	4413      	add	r3, r2
 8005484:	2214      	movs	r2, #20
 8005486:	2100      	movs	r1, #0
 8005488:	4618      	mov	r0, r3
 800548a:	f002 fb0f 	bl	8007aac <memset>
    _NumTasks--;
 800548e:	4b42      	ldr	r3, [pc, #264]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3b01      	subs	r3, #1
 8005494:	4a40      	ldr	r2, [pc, #256]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 8005496:	6013      	str	r3, [r2, #0]
 8005498:	e07b      	b.n	8005592 <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 800549a:	4b3f      	ldr	r3, [pc, #252]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d276      	bcs.n	8005592 <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 80054a4:	4b3c      	ldr	r3, [pc, #240]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	1e5a      	subs	r2, r3, #1
 80054aa:	493c      	ldr	r1, [pc, #240]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 80054ac:	4613      	mov	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	440b      	add	r3, r1
 80054b6:	6819      	ldr	r1, [r3, #0]
 80054b8:	4838      	ldr	r0, [pc, #224]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	4613      	mov	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4403      	add	r3, r0
 80054c6:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 80054c8:	4b33      	ldr	r3, [pc, #204]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	1e5a      	subs	r2, r3, #1
 80054ce:	4933      	ldr	r1, [pc, #204]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 80054d0:	4613      	mov	r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	4413      	add	r3, r2
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	440b      	add	r3, r1
 80054da:	3304      	adds	r3, #4
 80054dc:	6819      	ldr	r1, [r3, #0]
 80054de:	482f      	ldr	r0, [pc, #188]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	4613      	mov	r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	4413      	add	r3, r2
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	4403      	add	r3, r0
 80054ec:	3304      	adds	r3, #4
 80054ee:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 80054f0:	4b29      	ldr	r3, [pc, #164]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	1e5a      	subs	r2, r3, #1
 80054f6:	4929      	ldr	r1, [pc, #164]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 80054f8:	4613      	mov	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4413      	add	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	440b      	add	r3, r1
 8005502:	3308      	adds	r3, #8
 8005504:	6819      	ldr	r1, [r3, #0]
 8005506:	4825      	ldr	r0, [pc, #148]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	4613      	mov	r3, r2
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	4413      	add	r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	4403      	add	r3, r0
 8005514:	3308      	adds	r3, #8
 8005516:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 8005518:	4b1f      	ldr	r3, [pc, #124]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	1e5a      	subs	r2, r3, #1
 800551e:	491f      	ldr	r1, [pc, #124]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 8005520:	4613      	mov	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4413      	add	r3, r2
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	440b      	add	r3, r1
 800552a:	330c      	adds	r3, #12
 800552c:	6819      	ldr	r1, [r3, #0]
 800552e:	481b      	ldr	r0, [pc, #108]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	4613      	mov	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	4413      	add	r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	4403      	add	r3, r0
 800553c:	330c      	adds	r3, #12
 800553e:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 8005540:	4b15      	ldr	r3, [pc, #84]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	1e5a      	subs	r2, r3, #1
 8005546:	4915      	ldr	r1, [pc, #84]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 8005548:	4613      	mov	r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	4413      	add	r3, r2
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	440b      	add	r3, r1
 8005552:	3310      	adds	r3, #16
 8005554:	6819      	ldr	r1, [r3, #0]
 8005556:	4811      	ldr	r0, [pc, #68]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	4613      	mov	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4413      	add	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4403      	add	r3, r0
 8005564:	3310      	adds	r3, #16
 8005566:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 8005568:	4b0b      	ldr	r3, [pc, #44]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	1e5a      	subs	r2, r3, #1
 800556e:	4613      	mov	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	4413      	add	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4a09      	ldr	r2, [pc, #36]	@ (800559c <SYSVIEW_DeleteTask+0x174>)
 8005578:	4413      	add	r3, r2
 800557a:	2214      	movs	r2, #20
 800557c:	2100      	movs	r1, #0
 800557e:	4618      	mov	r0, r3
 8005580:	f002 fa94 	bl	8007aac <memset>
    _NumTasks--;
 8005584:	4b04      	ldr	r3, [pc, #16]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	3b01      	subs	r3, #1
 800558a:	4a03      	ldr	r2, [pc, #12]	@ (8005598 <SYSVIEW_DeleteTask+0x170>)
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	e000      	b.n	8005592 <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 8005590:	bf00      	nop
  }
}
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	20003f7c 	.word	0x20003f7c
 800559c:	20003edc 	.word	0x20003edc

080055a0 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b08a      	sub	sp, #40	@ 0x28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
 80055ac:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80055ae:	f107 0310 	add.w	r3, r7, #16
 80055b2:	2218      	movs	r2, #24
 80055b4:	2100      	movs	r1, #0
 80055b6:	4618      	mov	r0, r3
 80055b8:	f002 fa78 	bl	8007aac <memset>
  TaskInfo.TaskID     = TaskID;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 80055cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ce:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80055d0:	f107 0310 	add.w	r3, r7, #16
 80055d4:	4618      	mov	r0, r3
 80055d6:	f001 fde7 	bl	80071a8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80055da:	bf00      	nop
 80055dc:	3728      	adds	r7, #40	@ 0x28
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
	...

080055e4 <__NVIC_EnableIRQ>:
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	4603      	mov	r3, r0
 80055ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	db0b      	blt.n	800560e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055f6:	79fb      	ldrb	r3, [r7, #7]
 80055f8:	f003 021f 	and.w	r2, r3, #31
 80055fc:	4907      	ldr	r1, [pc, #28]	@ (800561c <__NVIC_EnableIRQ+0x38>)
 80055fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005602:	095b      	lsrs	r3, r3, #5
 8005604:	2001      	movs	r0, #1
 8005606:	fa00 f202 	lsl.w	r2, r0, r2
 800560a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	e000e100 	.word	0xe000e100

08005620 <__NVIC_SetPriority>:
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	4603      	mov	r3, r0
 8005628:	6039      	str	r1, [r7, #0]
 800562a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800562c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005630:	2b00      	cmp	r3, #0
 8005632:	db0a      	blt.n	800564a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	b2da      	uxtb	r2, r3
 8005638:	490c      	ldr	r1, [pc, #48]	@ (800566c <__NVIC_SetPriority+0x4c>)
 800563a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800563e:	0112      	lsls	r2, r2, #4
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	440b      	add	r3, r1
 8005644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005648:	e00a      	b.n	8005660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	b2da      	uxtb	r2, r3
 800564e:	4908      	ldr	r1, [pc, #32]	@ (8005670 <__NVIC_SetPriority+0x50>)
 8005650:	79fb      	ldrb	r3, [r7, #7]
 8005652:	f003 030f 	and.w	r3, r3, #15
 8005656:	3b04      	subs	r3, #4
 8005658:	0112      	lsls	r2, r2, #4
 800565a:	b2d2      	uxtb	r2, r2
 800565c:	440b      	add	r3, r1
 800565e:	761a      	strb	r2, [r3, #24]
}
 8005660:	bf00      	nop
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	e000e100 	.word	0xe000e100
 8005670:	e000ed00 	.word	0xe000ed00

08005674 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 800567a:	f002 f9a5 	bl	80079c8 <SEGGER_SYSVIEW_IsStarted>
 800567e:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8005686:	f001 fc13 	bl	8006eb0 <SEGGER_SYSVIEW_Start>
  }
}
 800568a:	bf00      	nop
 800568c:	3708      	adds	r7, #8
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
	...

08005694 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	4603      	mov	r3, r0
 800569c:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 800569e:	4b0c      	ldr	r3, [pc, #48]	@ (80056d0 <_cbOnUARTRx+0x3c>)
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	2b03      	cmp	r3, #3
 80056a4:	d806      	bhi.n	80056b4 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 80056a6:	4b0a      	ldr	r3, [pc, #40]	@ (80056d0 <_cbOnUARTRx+0x3c>)
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	3301      	adds	r3, #1
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	4b08      	ldr	r3, [pc, #32]	@ (80056d0 <_cbOnUARTRx+0x3c>)
 80056b0:	701a      	strb	r2, [r3, #0]
    goto Done;
 80056b2:	e009      	b.n	80056c8 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 80056b4:	f7ff ffde 	bl	8005674 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 80056b8:	4b05      	ldr	r3, [pc, #20]	@ (80056d0 <_cbOnUARTRx+0x3c>)
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	4618      	mov	r0, r3
 80056be:	1dfb      	adds	r3, r7, #7
 80056c0:	2201      	movs	r2, #1
 80056c2:	4619      	mov	r1, r3
 80056c4:	f000 fb9c 	bl	8005e00 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 80056c8:	bf00      	nop
}
 80056ca:	3708      	adds	r7, #8
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	20000014 	.word	0x20000014

080056d4 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 80056dc:	4b14      	ldr	r3, [pc, #80]	@ (8005730 <_cbOnUARTTx+0x5c>)
 80056de:	785b      	ldrb	r3, [r3, #1]
 80056e0:	2b03      	cmp	r3, #3
 80056e2:	d80f      	bhi.n	8005704 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 80056e4:	4b12      	ldr	r3, [pc, #72]	@ (8005730 <_cbOnUARTTx+0x5c>)
 80056e6:	785b      	ldrb	r3, [r3, #1]
 80056e8:	461a      	mov	r2, r3
 80056ea:	4b12      	ldr	r3, [pc, #72]	@ (8005734 <_cbOnUARTTx+0x60>)
 80056ec:	5c9a      	ldrb	r2, [r3, r2]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 80056f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005730 <_cbOnUARTTx+0x5c>)
 80056f4:	785b      	ldrb	r3, [r3, #1]
 80056f6:	3301      	adds	r3, #1
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005730 <_cbOnUARTTx+0x5c>)
 80056fc:	705a      	strb	r2, [r3, #1]
    r = 1;
 80056fe:	2301      	movs	r3, #1
 8005700:	60fb      	str	r3, [r7, #12]
    goto Done;
 8005702:	e00f      	b.n	8005724 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8005704:	4b0a      	ldr	r3, [pc, #40]	@ (8005730 <_cbOnUARTTx+0x5c>)
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	6879      	ldr	r1, [r7, #4]
 800570c:	4618      	mov	r0, r3
 800570e:	f000 fa1b 	bl	8005b48 <SEGGER_RTT_ReadUpBufferNoLock>
 8005712:	4603      	mov	r3, r0
 8005714:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2b00      	cmp	r3, #0
 800571a:	da02      	bge.n	8005722 <_cbOnUARTTx+0x4e>
    r = 0;
 800571c:	2300      	movs	r3, #0
 800571e:	60fb      	str	r3, [r7, #12]
 8005720:	e000      	b.n	8005724 <_cbOnUARTTx+0x50>
  }
Done:
 8005722:	bf00      	nop
  return r;
 8005724:	68fb      	ldr	r3, [r7, #12]
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	20000014 	.word	0x20000014
 8005734:	08008530 	.word	0x08008530

08005738 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8005740:	4a04      	ldr	r2, [pc, #16]	@ (8005754 <SEGGER_UART_init+0x1c>)
 8005742:	4905      	ldr	r1, [pc, #20]	@ (8005758 <SEGGER_UART_init+0x20>)
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f863 	bl	8005810 <HIF_UART_Init>
}
 800574a:	bf00      	nop
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	08005695 	.word	0x08005695
 8005758:	080056d5 	.word	0x080056d5

0800575c <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8005762:	4b1e      	ldr	r3, [pc, #120]	@ (80057dc <USART2_IRQHandler+0x80>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b00      	cmp	r3, #0
 8005770:	d011      	beq.n	8005796 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8005772:	4b1b      	ldr	r3, [pc, #108]	@ (80057e0 <USART2_IRQHandler+0x84>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	b2db      	uxtb	r3, r3
 8005778:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f003 030b 	and.w	r3, r3, #11
 8005780:	2b00      	cmp	r3, #0
 8005782:	d108      	bne.n	8005796 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8005784:	4b17      	ldr	r3, [pc, #92]	@ (80057e4 <USART2_IRQHandler+0x88>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d004      	beq.n	8005796 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 800578c:	4b15      	ldr	r3, [pc, #84]	@ (80057e4 <USART2_IRQHandler+0x88>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	79fa      	ldrb	r2, [r7, #7]
 8005792:	4610      	mov	r0, r2
 8005794:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800579c:	2b00      	cmp	r3, #0
 800579e:	d01a      	beq.n	80057d6 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80057a0:	4b11      	ldr	r3, [pc, #68]	@ (80057e8 <USART2_IRQHandler+0x8c>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d015      	beq.n	80057d4 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 80057a8:	4b0f      	ldr	r3, [pc, #60]	@ (80057e8 <USART2_IRQHandler+0x8c>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	1dfa      	adds	r2, r7, #7
 80057ae:	4610      	mov	r0, r2
 80057b0:	4798      	blx	r3
 80057b2:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d106      	bne.n	80057c8 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 80057ba:	4b0c      	ldr	r3, [pc, #48]	@ (80057ec <USART2_IRQHandler+0x90>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a0b      	ldr	r2, [pc, #44]	@ (80057ec <USART2_IRQHandler+0x90>)
 80057c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057c4:	6013      	str	r3, [r2, #0]
 80057c6:	e006      	b.n	80057d6 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 80057c8:	4b04      	ldr	r3, [pc, #16]	@ (80057dc <USART2_IRQHandler+0x80>)
 80057ca:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 80057cc:	79fa      	ldrb	r2, [r7, #7]
 80057ce:	4b04      	ldr	r3, [pc, #16]	@ (80057e0 <USART2_IRQHandler+0x84>)
 80057d0:	601a      	str	r2, [r3, #0]
 80057d2:	e000      	b.n	80057d6 <USART2_IRQHandler+0x7a>
      return;
 80057d4:	bf00      	nop
    }
  }
}
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	40004400 	.word	0x40004400
 80057e0:	40004404 	.word	0x40004404
 80057e4:	20003f80 	.word	0x20003f80
 80057e8:	20003f84 	.word	0x20003f84
 80057ec:	4000440c 	.word	0x4000440c

080057f0 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 80057f0:	b480      	push	{r7}
 80057f2:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 80057f4:	4b05      	ldr	r3, [pc, #20]	@ (800580c <HIF_UART_EnableTXEInterrupt+0x1c>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a04      	ldr	r2, [pc, #16]	@ (800580c <HIF_UART_EnableTXEInterrupt+0x1c>)
 80057fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057fe:	6013      	str	r3, [r2, #0]
}
 8005800:	bf00      	nop
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	4000440c 	.word	0x4000440c

08005810 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 800581c:	4b2e      	ldr	r3, [pc, #184]	@ (80058d8 <HIF_UART_Init+0xc8>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a2d      	ldr	r2, [pc, #180]	@ (80058d8 <HIF_UART_Init+0xc8>)
 8005822:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005826:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8005828:	4b2c      	ldr	r3, [pc, #176]	@ (80058dc <HIF_UART_Init+0xcc>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a2b      	ldr	r2, [pc, #172]	@ (80058dc <HIF_UART_Init+0xcc>)
 800582e:	f043 0301 	orr.w	r3, r3, #1
 8005832:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8005834:	4b2a      	ldr	r3, [pc, #168]	@ (80058e0 <HIF_UART_Init+0xd0>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005840:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8005848:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 800584a:	4a25      	ldr	r2, [pc, #148]	@ (80058e0 <HIF_UART_Init+0xd0>)
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8005850:	4b24      	ldr	r3, [pc, #144]	@ (80058e4 <HIF_UART_Init+0xd4>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800585c:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8005864:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8005866:	4a1f      	ldr	r2, [pc, #124]	@ (80058e4 <HIF_UART_Init+0xd4>)
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 800586c:	4b1e      	ldr	r3, [pc, #120]	@ (80058e8 <HIF_UART_Init+0xd8>)
 800586e:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8005872:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8005874:	4b1d      	ldr	r3, [pc, #116]	@ (80058ec <HIF_UART_Init+0xdc>)
 8005876:	2200      	movs	r2, #0
 8005878:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 800587a:	4b1d      	ldr	r3, [pc, #116]	@ (80058f0 <HIF_UART_Init+0xe0>)
 800587c:	2280      	movs	r2, #128	@ 0x80
 800587e:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	00db      	lsls	r3, r3, #3
 8005884:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8005886:	4a1b      	ldr	r2, [pc, #108]	@ (80058f4 <HIF_UART_Init+0xe4>)
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	fbb2 f3f3 	udiv	r3, r2, r3
 800588e:	3301      	adds	r3, #1
 8005890:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	085b      	lsrs	r3, r3, #1
 8005896:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800589e:	d302      	bcc.n	80058a6 <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 80058a0:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80058a4:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d004      	beq.n	80058b6 <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	011b      	lsls	r3, r3, #4
 80058b0:	4a11      	ldr	r2, [pc, #68]	@ (80058f8 <HIF_UART_Init+0xe8>)
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 80058b6:	4a11      	ldr	r2, [pc, #68]	@ (80058fc <HIF_UART_Init+0xec>)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 80058bc:	4a10      	ldr	r2, [pc, #64]	@ (8005900 <HIF_UART_Init+0xf0>)
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 80058c2:	2106      	movs	r1, #6
 80058c4:	2026      	movs	r0, #38	@ 0x26
 80058c6:	f7ff feab 	bl	8005620 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 80058ca:	2026      	movs	r0, #38	@ 0x26
 80058cc:	f7ff fe8a 	bl	80055e4 <__NVIC_EnableIRQ>
}
 80058d0:	bf00      	nop
 80058d2:	3718      	adds	r7, #24
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	40023840 	.word	0x40023840
 80058dc:	40023830 	.word	0x40023830
 80058e0:	40020020 	.word	0x40020020
 80058e4:	40020000 	.word	0x40020000
 80058e8:	4000440c 	.word	0x4000440c
 80058ec:	40004410 	.word	0x40004410
 80058f0:	40004414 	.word	0x40004414
 80058f4:	0501bd00 	.word	0x0501bd00
 80058f8:	40004408 	.word	0x40004408
 80058fc:	20003f80 	.word	0x20003f80
 8005900:	20003f84 	.word	0x20003f84

08005904 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800590a:	4b26      	ldr	r3, [pc, #152]	@ (80059a4 <_DoInit+0xa0>)
 800590c:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800590e:	22a8      	movs	r2, #168	@ 0xa8
 8005910:	2100      	movs	r1, #0
 8005912:	6838      	ldr	r0, [r7, #0]
 8005914:	f002 f8ca 	bl	8007aac <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	2203      	movs	r2, #3
 800591c:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	2203      	movs	r2, #3
 8005922:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	4a20      	ldr	r2, [pc, #128]	@ (80059a8 <_DoInit+0xa4>)
 8005928:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	4a1f      	ldr	r2, [pc, #124]	@ (80059ac <_DoInit+0xa8>)
 800592e:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005936:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2200      	movs	r2, #0
 800593c:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	2200      	movs	r2, #0
 8005942:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	2200      	movs	r2, #0
 8005948:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	4a16      	ldr	r2, [pc, #88]	@ (80059a8 <_DoInit+0xa4>)
 800594e:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	4a17      	ldr	r2, [pc, #92]	@ (80059b0 <_DoInit+0xac>)
 8005954:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	2210      	movs	r2, #16
 800595a:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	2200      	movs	r2, #0
 8005960:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2200      	movs	r2, #0
 8005966:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	2200      	movs	r2, #0
 800596c:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800596e:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005972:	2300      	movs	r3, #0
 8005974:	607b      	str	r3, [r7, #4]
 8005976:	e00c      	b.n	8005992 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f1c3 030f 	rsb	r3, r3, #15
 800597e:	4a0d      	ldr	r2, [pc, #52]	@ (80059b4 <_DoInit+0xb0>)
 8005980:	5cd1      	ldrb	r1, [r2, r3]
 8005982:	683a      	ldr	r2, [r7, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4413      	add	r3, r2
 8005988:	460a      	mov	r2, r1
 800598a:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	3301      	adds	r3, #1
 8005990:	607b      	str	r3, [r7, #4]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2b0f      	cmp	r3, #15
 8005996:	d9ef      	bls.n	8005978 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005998:	f3bf 8f5f 	dmb	sy
}
 800599c:	bf00      	nop
 800599e:	3708      	adds	r7, #8
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	20003f88 	.word	0x20003f88
 80059a8:	080084f4 	.word	0x080084f4
 80059ac:	20004030 	.word	0x20004030
 80059b0:	20004430 	.word	0x20004430
 80059b4:	08008534 	.word	0x08008534

080059b8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08a      	sub	sp, #40	@ 0x28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80059c4:	2300      	movs	r3, #0
 80059c6:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d905      	bls.n	80059e8 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	3b01      	subs	r3, #1
 80059e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80059e6:	e007      	b.n	80059f8 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	69b9      	ldr	r1, [r7, #24]
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	1acb      	subs	r3, r1, r3
 80059f2:	4413      	add	r3, r2
 80059f4:	3b01      	subs	r3, #1
 80059f6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a02:	4293      	cmp	r3, r2
 8005a04:	bf28      	it	cs
 8005a06:	4613      	movcs	r3, r2
 8005a08:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8005a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	bf28      	it	cs
 8005a12:	4613      	movcs	r3, r2
 8005a14:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8005a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a22:	68b9      	ldr	r1, [r7, #8]
 8005a24:	6978      	ldr	r0, [r7, #20]
 8005a26:	f002 f875 	bl	8007b14 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8005a2a:	6a3a      	ldr	r2, [r7, #32]
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2e:	4413      	add	r3, r2
 8005a30:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a36:	4413      	add	r3, r2
 8005a38:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8005a42:	69fa      	ldr	r2, [r7, #28]
 8005a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a46:	4413      	add	r3, r2
 8005a48:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	69fa      	ldr	r2, [r7, #28]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d101      	bne.n	8005a58 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8005a54:	2300      	movs	r3, #0
 8005a56:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005a58:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	69fa      	ldr	r2, [r7, #28]
 8005a60:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d1b2      	bne.n	80059ce <_WriteBlocking+0x16>
  return NumBytesWritten;
 8005a68:	6a3b      	ldr	r3, [r7, #32]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3728      	adds	r7, #40	@ 0x28
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}

08005a72 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b088      	sub	sp, #32
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	60f8      	str	r0, [r7, #12]
 8005a7a:	60b9      	str	r1, [r7, #8]
 8005a7c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	689a      	ldr	r2, [r3, #8]
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8005a8e:	69ba      	ldr	r2, [r7, #24]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d911      	bls.n	8005aba <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	685a      	ldr	r2, [r3, #4]
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	4413      	add	r3, r2
 8005a9e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	68b9      	ldr	r1, [r7, #8]
 8005aa4:	6938      	ldr	r0, [r7, #16]
 8005aa6:	f002 f835 	bl	8007b14 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005aaa:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8005aae:	69fa      	ldr	r2, [r7, #28]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	441a      	add	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8005ab8:	e01f      	b.n	8005afa <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	68b9      	ldr	r1, [r7, #8]
 8005acc:	6938      	ldr	r0, [r7, #16]
 8005ace:	f002 f821 	bl	8007b14 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	4619      	mov	r1, r3
 8005aea:	6938      	ldr	r0, [r7, #16]
 8005aec:	f002 f812 	bl	8007b14 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005af0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	60da      	str	r2, [r3, #12]
}
 8005afa:	bf00      	nop
 8005afc:	3720      	adds	r7, #32
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8005b02:	b480      	push	{r7}
 8005b04:	b087      	sub	sp, #28
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d808      	bhi.n	8005b30 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	1ad2      	subs	r2, r2, r3
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	4413      	add	r3, r2
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	617b      	str	r3, [r7, #20]
 8005b2e:	e004      	b.n	8005b3a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	3b01      	subs	r3, #1
 8005b38:	617b      	str	r3, [r7, #20]
  }
  return r;
 8005b3a:	697b      	ldr	r3, [r7, #20]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	371c      	adds	r7, #28
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b08c      	sub	sp, #48	@ 0x30
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8005b54:	4b3e      	ldr	r3, [pc, #248]	@ (8005c50 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005b56:	623b      	str	r3, [r7, #32]
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	781b      	ldrb	r3, [r3, #0]
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b53      	cmp	r3, #83	@ 0x53
 8005b60:	d001      	beq.n	8005b66 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8005b62:	f7ff fecf 	bl	8005904 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	1c5a      	adds	r2, r3, #1
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	005b      	lsls	r3, r3, #1
 8005b6e:	4413      	add	r3, r2
 8005b70:	00db      	lsls	r3, r3, #3
 8005b72:	4a37      	ldr	r2, [pc, #220]	@ (8005c50 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005b74:	4413      	add	r3, r2
 8005b76:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005b8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d92b      	bls.n	8005bec <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	bf28      	it	cs
 8005ba6:	4613      	movcs	r3, r2
 8005ba8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb0:	4413      	add	r3, r2
 8005bb2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	6939      	ldr	r1, [r7, #16]
 8005bb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005bba:	f001 ffab 	bl	8007b14 <memcpy>
    NumBytesRead += NumBytesRem;
 8005bbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	4413      	add	r3, r2
 8005bcc:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005bd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	4413      	add	r3, r2
 8005bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d101      	bne.n	8005bec <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8005be8:	2300      	movs	r3, #0
 8005bea:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	bf28      	it	cs
 8005bfc:	4613      	movcs	r3, r2
 8005bfe:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d019      	beq.n	8005c3a <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0c:	4413      	add	r3, r2
 8005c0e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	6939      	ldr	r1, [r7, #16]
 8005c14:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c16:	f001 ff7d 	bl	8007b14 <memcpy>
    NumBytesRead += NumBytesRem;
 8005c1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	4413      	add	r3, r2
 8005c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	4413      	add	r3, r2
 8005c28:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	4413      	add	r3, r2
 8005c38:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8005c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d002      	beq.n	8005c46 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c44:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3730      	adds	r7, #48	@ 0x30
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	20003f88 	.word	0x20003f88

08005c54 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b08c      	sub	sp, #48	@ 0x30
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8005c60:	4b3e      	ldr	r3, [pc, #248]	@ (8005d5c <SEGGER_RTT_ReadNoLock+0x108>)
 8005c62:	623b      	str	r3, [r7, #32]
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b53      	cmp	r3, #83	@ 0x53
 8005c6c:	d001      	beq.n	8005c72 <SEGGER_RTT_ReadNoLock+0x1e>
 8005c6e:	f7ff fe49 	bl	8005904 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	4613      	mov	r3, r2
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	4413      	add	r3, r2
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	3360      	adds	r3, #96	@ 0x60
 8005c7e:	4a37      	ldr	r2, [pc, #220]	@ (8005d5c <SEGGER_RTT_ReadNoLock+0x108>)
 8005c80:	4413      	add	r3, r2
 8005c82:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005c94:	2300      	movs	r3, #0
 8005c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005c98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d92b      	bls.n	8005cf8 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	bf28      	it	cs
 8005cb2:	4613      	movcs	r3, r2
 8005cb4:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cbc:	4413      	add	r3, r2
 8005cbe:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	6939      	ldr	r1, [r7, #16]
 8005cc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005cc6:	f001 ff25 	bl	8007b14 <memcpy>
    NumBytesRead += NumBytesRem;
 8005cca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	4413      	add	r3, r2
 8005cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005ce2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d101      	bne.n	8005cf8 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005d00:	697a      	ldr	r2, [r7, #20]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4293      	cmp	r3, r2
 8005d06:	bf28      	it	cs
 8005d08:	4613      	movcs	r3, r2
 8005d0a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d019      	beq.n	8005d46 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d18:	4413      	add	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	6939      	ldr	r1, [r7, #16]
 8005d20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d22:	f001 fef7 	bl	8007b14 <memcpy>
    NumBytesRead += NumBytesRem;
 8005d26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	4413      	add	r3, r2
 8005d34:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005d3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	4413      	add	r3, r2
 8005d44:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8005d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d002      	beq.n	8005d52 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d50:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3730      	adds	r7, #48	@ 0x30
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	20003f88 	.word	0x20003f88

08005d60 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b088      	sub	sp, #32
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	4613      	mov	r3, r2
 8005d74:	005b      	lsls	r3, r3, #1
 8005d76:	4413      	add	r3, r2
 8005d78:	00db      	lsls	r3, r3, #3
 8005d7a:	3360      	adds	r3, #96	@ 0x60
 8005d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8005dfc <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8005d7e:	4413      	add	r3, r2
 8005d80:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d029      	beq.n	8005dde <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d82e      	bhi.n	8005dec <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d002      	beq.n	8005d98 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d013      	beq.n	8005dbe <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8005d96:	e029      	b.n	8005dec <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005d98:	6978      	ldr	r0, [r7, #20]
 8005d9a:	f7ff feb2 	bl	8005b02 <_GetAvailWriteSpace>
 8005d9e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d202      	bcs.n	8005dae <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8005da8:	2300      	movs	r3, #0
 8005daa:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005dac:	e021      	b.n	8005df2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	69b9      	ldr	r1, [r7, #24]
 8005db6:	6978      	ldr	r0, [r7, #20]
 8005db8:	f7ff fe5b 	bl	8005a72 <_WriteNoCheck>
    break;
 8005dbc:	e019      	b.n	8005df2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005dbe:	6978      	ldr	r0, [r7, #20]
 8005dc0:	f7ff fe9f 	bl	8005b02 <_GetAvailWriteSpace>
 8005dc4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	bf28      	it	cs
 8005dce:	4613      	movcs	r3, r2
 8005dd0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	69b9      	ldr	r1, [r7, #24]
 8005dd6:	6978      	ldr	r0, [r7, #20]
 8005dd8:	f7ff fe4b 	bl	8005a72 <_WriteNoCheck>
    break;
 8005ddc:	e009      	b.n	8005df2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	69b9      	ldr	r1, [r7, #24]
 8005de2:	6978      	ldr	r0, [r7, #20]
 8005de4:	f7ff fde8 	bl	80059b8 <_WriteBlocking>
 8005de8:	61f8      	str	r0, [r7, #28]
    break;
 8005dea:	e002      	b.n	8005df2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005dec:	2300      	movs	r3, #0
 8005dee:	61fb      	str	r3, [r7, #28]
    break;
 8005df0:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005df2:	69fb      	ldr	r3, [r7, #28]
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3720      	adds	r7, #32
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	20003f88 	.word	0x20003f88

08005e00 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer,
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b088      	sub	sp, #32
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8005e48 <SEGGER_RTT_WriteDownBuffer+0x48>)
 8005e0e:	61fb      	str	r3, [r7, #28]
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b53      	cmp	r3, #83	@ 0x53
 8005e18:	d001      	beq.n	8005e1e <SEGGER_RTT_WriteDownBuffer+0x1e>
 8005e1a:	f7ff fd73 	bl	8005904 <_DoInit>
  SEGGER_RTT_LOCK();
 8005e1e:	f3ef 8311 	mrs	r3, BASEPRI
 8005e22:	f04f 0120 	mov.w	r1, #32
 8005e26:	f381 8811 	msr	BASEPRI, r1
 8005e2a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	68b9      	ldr	r1, [r7, #8]
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f7ff ff95 	bl	8005d60 <SEGGER_RTT_WriteDownBufferNoLock>
 8005e36:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8005e38:	69bb      	ldr	r3, [r7, #24]
 8005e3a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8005e3e:	697b      	ldr	r3, [r7, #20]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3720      	adds	r7, #32
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	20003f88 	.word	0x20003f88

08005e4c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b088      	sub	sp, #32
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
 8005e58:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005e5a:	4b3d      	ldr	r3, [pc, #244]	@ (8005f50 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005e5c:	61bb      	str	r3, [r7, #24]
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b53      	cmp	r3, #83	@ 0x53
 8005e66:	d001      	beq.n	8005e6c <SEGGER_RTT_AllocUpBuffer+0x20>
 8005e68:	f7ff fd4c 	bl	8005904 <_DoInit>
  SEGGER_RTT_LOCK();
 8005e6c:	f3ef 8311 	mrs	r3, BASEPRI
 8005e70:	f04f 0120 	mov.w	r1, #32
 8005e74:	f381 8811 	msr	BASEPRI, r1
 8005e78:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005e7a:	4b35      	ldr	r3, [pc, #212]	@ (8005f50 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005e7c:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005e82:	6939      	ldr	r1, [r7, #16]
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	1c5a      	adds	r2, r3, #1
 8005e88:	4613      	mov	r3, r2
 8005e8a:	005b      	lsls	r3, r3, #1
 8005e8c:	4413      	add	r3, r2
 8005e8e:	00db      	lsls	r3, r3, #3
 8005e90:	440b      	add	r3, r1
 8005e92:	3304      	adds	r3, #4
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d008      	beq.n	8005eac <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	69fa      	ldr	r2, [r7, #28]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	dbeb      	blt.n	8005e82 <SEGGER_RTT_AllocUpBuffer+0x36>
 8005eaa:	e000      	b.n	8005eae <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005eac:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	69fa      	ldr	r2, [r7, #28]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	da3f      	bge.n	8005f38 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005eb8:	6939      	ldr	r1, [r7, #16]
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	1c5a      	adds	r2, r3, #1
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	4413      	add	r3, r2
 8005ec4:	00db      	lsls	r3, r3, #3
 8005ec6:	440b      	add	r3, r1
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005ecc:	6939      	ldr	r1, [r7, #16]
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	1c5a      	adds	r2, r3, #1
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	4413      	add	r3, r2
 8005ed8:	00db      	lsls	r3, r3, #3
 8005eda:	440b      	add	r3, r1
 8005edc:	3304      	adds	r3, #4
 8005ede:	68ba      	ldr	r2, [r7, #8]
 8005ee0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005ee2:	6939      	ldr	r1, [r7, #16]
 8005ee4:	69fa      	ldr	r2, [r7, #28]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	005b      	lsls	r3, r3, #1
 8005eea:	4413      	add	r3, r2
 8005eec:	00db      	lsls	r3, r3, #3
 8005eee:	440b      	add	r3, r1
 8005ef0:	3320      	adds	r3, #32
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005ef6:	6939      	ldr	r1, [r7, #16]
 8005ef8:	69fa      	ldr	r2, [r7, #28]
 8005efa:	4613      	mov	r3, r2
 8005efc:	005b      	lsls	r3, r3, #1
 8005efe:	4413      	add	r3, r2
 8005f00:	00db      	lsls	r3, r3, #3
 8005f02:	440b      	add	r3, r1
 8005f04:	3328      	adds	r3, #40	@ 0x28
 8005f06:	2200      	movs	r2, #0
 8005f08:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005f0a:	6939      	ldr	r1, [r7, #16]
 8005f0c:	69fa      	ldr	r2, [r7, #28]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	4413      	add	r3, r2
 8005f14:	00db      	lsls	r3, r3, #3
 8005f16:	440b      	add	r3, r1
 8005f18:	3324      	adds	r3, #36	@ 0x24
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005f1e:	6939      	ldr	r1, [r7, #16]
 8005f20:	69fa      	ldr	r2, [r7, #28]
 8005f22:	4613      	mov	r3, r2
 8005f24:	005b      	lsls	r3, r3, #1
 8005f26:	4413      	add	r3, r2
 8005f28:	00db      	lsls	r3, r3, #3
 8005f2a:	440b      	add	r3, r1
 8005f2c:	332c      	adds	r3, #44	@ 0x2c
 8005f2e:	683a      	ldr	r2, [r7, #0]
 8005f30:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005f32:	f3bf 8f5f 	dmb	sy
 8005f36:	e002      	b.n	8005f3e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005f38:	f04f 33ff 	mov.w	r3, #4294967295
 8005f3c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005f44:	69fb      	ldr	r3, [r7, #28]
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3720      	adds	r7, #32
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	20003f88 	.word	0x20003f88

08005f54 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08a      	sub	sp, #40	@ 0x28
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
 8005f60:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8005f62:	4b21      	ldr	r3, [pc, #132]	@ (8005fe8 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005f64:	623b      	str	r3, [r7, #32]
 8005f66:	6a3b      	ldr	r3, [r7, #32]
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	2b53      	cmp	r3, #83	@ 0x53
 8005f6e:	d001      	beq.n	8005f74 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005f70:	f7ff fcc8 	bl	8005904 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005f74:	4b1c      	ldr	r3, [pc, #112]	@ (8005fe8 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005f76:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2b02      	cmp	r3, #2
 8005f7c:	d82c      	bhi.n	8005fd8 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8005f7e:	f3ef 8311 	mrs	r3, BASEPRI
 8005f82:	f04f 0120 	mov.w	r1, #32
 8005f86:	f381 8811 	msr	BASEPRI, r1
 8005f8a:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	005b      	lsls	r3, r3, #1
 8005f92:	4413      	add	r3, r2
 8005f94:	00db      	lsls	r3, r3, #3
 8005f96:	3360      	adds	r3, #96	@ 0x60
 8005f98:	69fa      	ldr	r2, [r7, #28]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d00e      	beq.n	8005fc2 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fc6:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005fc8:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fd6:	e002      	b.n	8005fde <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8005fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8005fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3728      	adds	r7, #40	@ 0x28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	20003f88 	.word	0x20003f88

08005fec <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d105      	bne.n	800600a <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	1c5a      	adds	r2, r3, #1
 8006002:	60fa      	str	r2, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	701a      	strb	r2, [r3, #0]
 8006008:	e022      	b.n	8006050 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	1c5a      	adds	r2, r3, #1
 8006012:	60fa      	str	r2, [r7, #12]
 8006014:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b80      	cmp	r3, #128	@ 0x80
 800601a:	d90a      	bls.n	8006032 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800601c:	2380      	movs	r3, #128	@ 0x80
 800601e:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8006020:	e007      	b.n	8006032 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8006022:	68ba      	ldr	r2, [r7, #8]
 8006024:	1c53      	adds	r3, r2, #1
 8006026:	60bb      	str	r3, [r7, #8]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	1c59      	adds	r1, r3, #1
 800602c:	60f9      	str	r1, [r7, #12]
 800602e:	7812      	ldrb	r2, [r2, #0]
 8006030:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	1e5a      	subs	r2, r3, #1
 8006036:	607a      	str	r2, [r7, #4]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d003      	beq.n	8006044 <_EncodeStr+0x58>
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d1ee      	bne.n	8006022 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	b2da      	uxtb	r2, r3
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8006050:	68fb      	ldr	r3, [r7, #12]
}
 8006052:	4618      	mov	r0, r3
 8006054:	371c      	adds	r7, #28
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr

0800605e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800605e:	b480      	push	{r7}
 8006060:	b083      	sub	sp, #12
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	3307      	adds	r3, #7
}
 800606a:	4618      	mov	r0, r3
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
	...

08006078 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800607e:	4b34      	ldr	r3, [pc, #208]	@ (8006150 <_HandleIncomingPacket+0xd8>)
 8006080:	7e1b      	ldrb	r3, [r3, #24]
 8006082:	4618      	mov	r0, r3
 8006084:	1cfb      	adds	r3, r7, #3
 8006086:	2201      	movs	r2, #1
 8006088:	4619      	mov	r1, r3
 800608a:	f7ff fde3 	bl	8005c54 <SEGGER_RTT_ReadNoLock>
 800608e:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d057      	beq.n	8006146 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8006096:	78fb      	ldrb	r3, [r7, #3]
 8006098:	2b80      	cmp	r3, #128	@ 0x80
 800609a:	d031      	beq.n	8006100 <_HandleIncomingPacket+0x88>
 800609c:	2b80      	cmp	r3, #128	@ 0x80
 800609e:	dc40      	bgt.n	8006122 <_HandleIncomingPacket+0xaa>
 80060a0:	2b07      	cmp	r3, #7
 80060a2:	dc15      	bgt.n	80060d0 <_HandleIncomingPacket+0x58>
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	dd3c      	ble.n	8006122 <_HandleIncomingPacket+0xaa>
 80060a8:	3b01      	subs	r3, #1
 80060aa:	2b06      	cmp	r3, #6
 80060ac:	d839      	bhi.n	8006122 <_HandleIncomingPacket+0xaa>
 80060ae:	a201      	add	r2, pc, #4	@ (adr r2, 80060b4 <_HandleIncomingPacket+0x3c>)
 80060b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b4:	080060d7 	.word	0x080060d7
 80060b8:	080060dd 	.word	0x080060dd
 80060bc:	080060e3 	.word	0x080060e3
 80060c0:	080060e9 	.word	0x080060e9
 80060c4:	080060ef 	.word	0x080060ef
 80060c8:	080060f5 	.word	0x080060f5
 80060cc:	080060fb 	.word	0x080060fb
 80060d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80060d2:	d033      	beq.n	800613c <_HandleIncomingPacket+0xc4>
 80060d4:	e025      	b.n	8006122 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80060d6:	f000 feeb 	bl	8006eb0 <SEGGER_SYSVIEW_Start>
      break;
 80060da:	e034      	b.n	8006146 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80060dc:	f000 ffa4 	bl	8007028 <SEGGER_SYSVIEW_Stop>
      break;
 80060e0:	e031      	b.n	8006146 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80060e2:	f001 f97d 	bl	80073e0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80060e6:	e02e      	b.n	8006146 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80060e8:	f001 f942 	bl	8007370 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80060ec:	e02b      	b.n	8006146 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80060ee:	f000 ffc1 	bl	8007074 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80060f2:	e028      	b.n	8006146 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80060f4:	f001 fbba 	bl	800786c <SEGGER_SYSVIEW_SendNumModules>
      break;
 80060f8:	e025      	b.n	8006146 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80060fa:	f001 fb99 	bl	8007830 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80060fe:	e022      	b.n	8006146 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006100:	4b13      	ldr	r3, [pc, #76]	@ (8006150 <_HandleIncomingPacket+0xd8>)
 8006102:	7e1b      	ldrb	r3, [r3, #24]
 8006104:	4618      	mov	r0, r3
 8006106:	1cfb      	adds	r3, r7, #3
 8006108:	2201      	movs	r2, #1
 800610a:	4619      	mov	r1, r3
 800610c:	f7ff fda2 	bl	8005c54 <SEGGER_RTT_ReadNoLock>
 8006110:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d013      	beq.n	8006140 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8006118:	78fb      	ldrb	r3, [r7, #3]
 800611a:	4618      	mov	r0, r3
 800611c:	f001 fafe 	bl	800771c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8006120:	e00e      	b.n	8006140 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8006122:	78fb      	ldrb	r3, [r7, #3]
 8006124:	b25b      	sxtb	r3, r3
 8006126:	2b00      	cmp	r3, #0
 8006128:	da0c      	bge.n	8006144 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800612a:	4b09      	ldr	r3, [pc, #36]	@ (8006150 <_HandleIncomingPacket+0xd8>)
 800612c:	7e1b      	ldrb	r3, [r3, #24]
 800612e:	4618      	mov	r0, r3
 8006130:	1cfb      	adds	r3, r7, #3
 8006132:	2201      	movs	r2, #1
 8006134:	4619      	mov	r1, r3
 8006136:	f7ff fd8d 	bl	8005c54 <SEGGER_RTT_ReadNoLock>
      }
      break;
 800613a:	e003      	b.n	8006144 <_HandleIncomingPacket+0xcc>
      break;
 800613c:	bf00      	nop
 800613e:	e002      	b.n	8006146 <_HandleIncomingPacket+0xce>
      break;
 8006140:	bf00      	nop
 8006142:	e000      	b.n	8006146 <_HandleIncomingPacket+0xce>
      break;
 8006144:	bf00      	nop
    }
  }
}
 8006146:	bf00      	nop
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20005448 	.word	0x20005448

08006154 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8006154:	b580      	push	{r7, lr}
 8006156:	b08c      	sub	sp, #48	@ 0x30
 8006158:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800615a:	2301      	movs	r3, #1
 800615c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800615e:	1d3b      	adds	r3, r7, #4
 8006160:	3301      	adds	r3, #1
 8006162:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006168:	4b32      	ldr	r3, [pc, #200]	@ (8006234 <_TrySendOverflowPacket+0xe0>)
 800616a:	695b      	ldr	r3, [r3, #20]
 800616c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800616e:	e00b      	b.n	8006188 <_TrySendOverflowPacket+0x34>
 8006170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006172:	b2da      	uxtb	r2, r3
 8006174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006176:	1c59      	adds	r1, r3, #1
 8006178:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800617a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800617e:	b2d2      	uxtb	r2, r2
 8006180:	701a      	strb	r2, [r3, #0]
 8006182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006184:	09db      	lsrs	r3, r3, #7
 8006186:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618a:	2b7f      	cmp	r3, #127	@ 0x7f
 800618c:	d8f0      	bhi.n	8006170 <_TrySendOverflowPacket+0x1c>
 800618e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006194:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006196:	b2d2      	uxtb	r2, r2
 8006198:	701a      	strb	r2, [r3, #0]
 800619a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800619c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800619e:	4b26      	ldr	r3, [pc, #152]	@ (8006238 <_TrySendOverflowPacket+0xe4>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80061a4:	4b23      	ldr	r3, [pc, #140]	@ (8006234 <_TrySendOverflowPacket+0xe0>)
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	69ba      	ldr	r2, [r7, #24]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	623b      	str	r3, [r7, #32]
 80061b6:	e00b      	b.n	80061d0 <_TrySendOverflowPacket+0x7c>
 80061b8:	6a3b      	ldr	r3, [r7, #32]
 80061ba:	b2da      	uxtb	r2, r3
 80061bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061be:	1c59      	adds	r1, r3, #1
 80061c0:	6279      	str	r1, [r7, #36]	@ 0x24
 80061c2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061c6:	b2d2      	uxtb	r2, r2
 80061c8:	701a      	strb	r2, [r3, #0]
 80061ca:	6a3b      	ldr	r3, [r7, #32]
 80061cc:	09db      	lsrs	r3, r3, #7
 80061ce:	623b      	str	r3, [r7, #32]
 80061d0:	6a3b      	ldr	r3, [r7, #32]
 80061d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80061d4:	d8f0      	bhi.n	80061b8 <_TrySendOverflowPacket+0x64>
 80061d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d8:	1c5a      	adds	r2, r3, #1
 80061da:	627a      	str	r2, [r7, #36]	@ 0x24
 80061dc:	6a3a      	ldr	r2, [r7, #32]
 80061de:	b2d2      	uxtb	r2, r2
 80061e0:	701a      	strb	r2, [r3, #0]
 80061e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 80061e6:	4b13      	ldr	r3, [pc, #76]	@ (8006234 <_TrySendOverflowPacket+0xe0>)
 80061e8:	785b      	ldrb	r3, [r3, #1]
 80061ea:	4618      	mov	r0, r3
 80061ec:	1d3b      	adds	r3, r7, #4
 80061ee:	69fa      	ldr	r2, [r7, #28]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	461a      	mov	r2, r3
 80061f4:	1d3b      	adds	r3, r7, #4
 80061f6:	4619      	mov	r1, r3
 80061f8:	f7f9 fff2 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80061fc:	4603      	mov	r3, r0
 80061fe:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8006200:	f7ff faf6 	bl	80057f0 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d009      	beq.n	800621e <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800620a:	4a0a      	ldr	r2, [pc, #40]	@ (8006234 <_TrySendOverflowPacket+0xe0>)
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8006210:	4b08      	ldr	r3, [pc, #32]	@ (8006234 <_TrySendOverflowPacket+0xe0>)
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	3b01      	subs	r3, #1
 8006216:	b2da      	uxtb	r2, r3
 8006218:	4b06      	ldr	r3, [pc, #24]	@ (8006234 <_TrySendOverflowPacket+0xe0>)
 800621a:	701a      	strb	r2, [r3, #0]
 800621c:	e004      	b.n	8006228 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800621e:	4b05      	ldr	r3, [pc, #20]	@ (8006234 <_TrySendOverflowPacket+0xe0>)
 8006220:	695b      	ldr	r3, [r3, #20]
 8006222:	3301      	adds	r3, #1
 8006224:	4a03      	ldr	r2, [pc, #12]	@ (8006234 <_TrySendOverflowPacket+0xe0>)
 8006226:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8006228:	693b      	ldr	r3, [r7, #16]
}
 800622a:	4618      	mov	r0, r3
 800622c:	3730      	adds	r7, #48	@ 0x30
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	20005448 	.word	0x20005448
 8006238:	e0001004 	.word	0xe0001004

0800623c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800623c:	b580      	push	{r7, lr}
 800623e:	b08a      	sub	sp, #40	@ 0x28
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8006248:	4b96      	ldr	r3, [pc, #600]	@ (80064a4 <_SendPacket+0x268>)
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	2b01      	cmp	r3, #1
 800624e:	d010      	beq.n	8006272 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8006250:	4b94      	ldr	r3, [pc, #592]	@ (80064a4 <_SendPacket+0x268>)
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 8130 	beq.w	80064ba <_SendPacket+0x27e>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800625a:	4b92      	ldr	r3, [pc, #584]	@ (80064a4 <_SendPacket+0x268>)
 800625c:	781b      	ldrb	r3, [r3, #0]
 800625e:	2b02      	cmp	r3, #2
 8006260:	d109      	bne.n	8006276 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8006262:	f7ff ff77 	bl	8006154 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8006266:	4b8f      	ldr	r3, [pc, #572]	@ (80064a4 <_SendPacket+0x268>)
 8006268:	781b      	ldrb	r3, [r3, #0]
 800626a:	2b01      	cmp	r3, #1
 800626c:	f040 8127 	bne.w	80064be <_SendPacket+0x282>
      goto SendDone;
    }
  }
Send:
 8006270:	e001      	b.n	8006276 <_SendPacket+0x3a>
    goto Send;
 8006272:	bf00      	nop
 8006274:	e000      	b.n	8006278 <_SendPacket+0x3c>
Send:
 8006276:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b1f      	cmp	r3, #31
 800627c:	d809      	bhi.n	8006292 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800627e:	4b89      	ldr	r3, [pc, #548]	@ (80064a4 <_SendPacket+0x268>)
 8006280:	69da      	ldr	r2, [r3, #28]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	fa22 f303 	lsr.w	r3, r2, r3
 8006288:	f003 0301 	and.w	r3, r3, #1
 800628c:	2b00      	cmp	r3, #0
 800628e:	f040 8118 	bne.w	80064c2 <_SendPacket+0x286>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b17      	cmp	r3, #23
 8006296:	d807      	bhi.n	80062a8 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	3b01      	subs	r3, #1
 800629c:	60fb      	str	r3, [r7, #12]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	b2da      	uxtb	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	701a      	strb	r2, [r3, #0]
 80062a6:	e0c4      	b.n	8006432 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 80062a8:	68ba      	ldr	r2, [r7, #8]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80062b4:	d912      	bls.n	80062dc <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	09da      	lsrs	r2, r3, #7
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	3b01      	subs	r3, #1
 80062be:	60fb      	str	r3, [r7, #12]
 80062c0:	b2d2      	uxtb	r2, r2
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	3a01      	subs	r2, #1
 80062ce:	60fa      	str	r2, [r7, #12]
 80062d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80062d4:	b2da      	uxtb	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	701a      	strb	r2, [r3, #0]
 80062da:	e006      	b.n	80062ea <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	3b01      	subs	r3, #1
 80062e0:	60fb      	str	r3, [r7, #12]
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	b2da      	uxtb	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b7e      	cmp	r3, #126	@ 0x7e
 80062ee:	d807      	bhi.n	8006300 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	3b01      	subs	r3, #1
 80062f4:	60fb      	str	r3, [r7, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	b2da      	uxtb	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	701a      	strb	r2, [r3, #0]
 80062fe:	e098      	b.n	8006432 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006306:	d212      	bcs.n	800632e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	09da      	lsrs	r2, r3, #7
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	3b01      	subs	r3, #1
 8006310:	60fb      	str	r3, [r7, #12]
 8006312:	b2d2      	uxtb	r2, r2
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	b2db      	uxtb	r3, r3
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	3a01      	subs	r2, #1
 8006320:	60fa      	str	r2, [r7, #12]
 8006322:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006326:	b2da      	uxtb	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	701a      	strb	r2, [r3, #0]
 800632c:	e081      	b.n	8006432 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006334:	d21d      	bcs.n	8006372 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	0b9a      	lsrs	r2, r3, #14
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	3b01      	subs	r3, #1
 800633e:	60fb      	str	r3, [r7, #12]
 8006340:	b2d2      	uxtb	r2, r2
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	09db      	lsrs	r3, r3, #7
 800634a:	b2db      	uxtb	r3, r3
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	3a01      	subs	r2, #1
 8006350:	60fa      	str	r2, [r7, #12]
 8006352:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006356:	b2da      	uxtb	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	b2db      	uxtb	r3, r3
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	3a01      	subs	r2, #1
 8006364:	60fa      	str	r2, [r7, #12]
 8006366:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800636a:	b2da      	uxtb	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	701a      	strb	r2, [r3, #0]
 8006370:	e05f      	b.n	8006432 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006378:	d228      	bcs.n	80063cc <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	0d5a      	lsrs	r2, r3, #21
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	3b01      	subs	r3, #1
 8006382:	60fb      	str	r3, [r7, #12]
 8006384:	b2d2      	uxtb	r2, r2
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	0b9b      	lsrs	r3, r3, #14
 800638e:	b2db      	uxtb	r3, r3
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	3a01      	subs	r2, #1
 8006394:	60fa      	str	r2, [r7, #12]
 8006396:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800639a:	b2da      	uxtb	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	09db      	lsrs	r3, r3, #7
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	3a01      	subs	r2, #1
 80063aa:	60fa      	str	r2, [r7, #12]
 80063ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	3a01      	subs	r2, #1
 80063be:	60fa      	str	r2, [r7, #12]
 80063c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	701a      	strb	r2, [r3, #0]
 80063ca:	e032      	b.n	8006432 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	0f1a      	lsrs	r2, r3, #28
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	60fb      	str	r3, [r7, #12]
 80063d6:	b2d2      	uxtb	r2, r2
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	0d5b      	lsrs	r3, r3, #21
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	3a01      	subs	r2, #1
 80063e6:	60fa      	str	r2, [r7, #12]
 80063e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80063ec:	b2da      	uxtb	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	0b9b      	lsrs	r3, r3, #14
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	3a01      	subs	r2, #1
 80063fc:	60fa      	str	r2, [r7, #12]
 80063fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006402:	b2da      	uxtb	r2, r3
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	09db      	lsrs	r3, r3, #7
 800640c:	b2db      	uxtb	r3, r3
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	3a01      	subs	r2, #1
 8006412:	60fa      	str	r2, [r7, #12]
 8006414:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006418:	b2da      	uxtb	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	b2db      	uxtb	r3, r3
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	3a01      	subs	r2, #1
 8006426:	60fa      	str	r2, [r7, #12]
 8006428:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800642c:	b2da      	uxtb	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006432:	4b1d      	ldr	r3, [pc, #116]	@ (80064a8 <_SendPacket+0x26c>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8006438:	4b1a      	ldr	r3, [pc, #104]	@ (80064a4 <_SendPacket+0x268>)
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	69ba      	ldr	r2, [r7, #24]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	627b      	str	r3, [r7, #36]	@ 0x24
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	623b      	str	r3, [r7, #32]
 800644a:	e00b      	b.n	8006464 <_SendPacket+0x228>
 800644c:	6a3b      	ldr	r3, [r7, #32]
 800644e:	b2da      	uxtb	r2, r3
 8006450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006452:	1c59      	adds	r1, r3, #1
 8006454:	6279      	str	r1, [r7, #36]	@ 0x24
 8006456:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800645a:	b2d2      	uxtb	r2, r2
 800645c:	701a      	strb	r2, [r3, #0]
 800645e:	6a3b      	ldr	r3, [r7, #32]
 8006460:	09db      	lsrs	r3, r3, #7
 8006462:	623b      	str	r3, [r7, #32]
 8006464:	6a3b      	ldr	r3, [r7, #32]
 8006466:	2b7f      	cmp	r3, #127	@ 0x7f
 8006468:	d8f0      	bhi.n	800644c <_SendPacket+0x210>
 800646a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006470:	6a3a      	ldr	r2, [r7, #32]
 8006472:	b2d2      	uxtb	r2, r2
 8006474:	701a      	strb	r2, [r3, #0]
 8006476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006478:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800647a:	4b0a      	ldr	r3, [pc, #40]	@ (80064a4 <_SendPacket+0x268>)
 800647c:	785b      	ldrb	r3, [r3, #1]
 800647e:	4618      	mov	r0, r3
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	461a      	mov	r2, r3
 8006488:	68f9      	ldr	r1, [r7, #12]
 800648a:	f7f9 fea9 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800648e:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8006490:	f7ff f9ae 	bl	80057f0 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d008      	beq.n	80064ac <_SendPacket+0x270>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800649a:	4a02      	ldr	r2, [pc, #8]	@ (80064a4 <_SendPacket+0x268>)
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	60d3      	str	r3, [r2, #12]
 80064a0:	e010      	b.n	80064c4 <_SendPacket+0x288>
 80064a2:	bf00      	nop
 80064a4:	20005448 	.word	0x20005448
 80064a8:	e0001004 	.word	0xe0001004
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80064ac:	4b19      	ldr	r3, [pc, #100]	@ (8006514 <_SendPacket+0x2d8>)
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	3301      	adds	r3, #1
 80064b2:	b2da      	uxtb	r2, r3
 80064b4:	4b17      	ldr	r3, [pc, #92]	@ (8006514 <_SendPacket+0x2d8>)
 80064b6:	701a      	strb	r2, [r3, #0]
 80064b8:	e004      	b.n	80064c4 <_SendPacket+0x288>
    goto SendDone;
 80064ba:	bf00      	nop
 80064bc:	e002      	b.n	80064c4 <_SendPacket+0x288>
      goto SendDone;
 80064be:	bf00      	nop
 80064c0:	e000      	b.n	80064c4 <_SendPacket+0x288>
      goto SendDone;
 80064c2:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80064c4:	4b13      	ldr	r3, [pc, #76]	@ (8006514 <_SendPacket+0x2d8>)
 80064c6:	7e1b      	ldrb	r3, [r3, #24]
 80064c8:	4619      	mov	r1, r3
 80064ca:	4a13      	ldr	r2, [pc, #76]	@ (8006518 <_SendPacket+0x2dc>)
 80064cc:	460b      	mov	r3, r1
 80064ce:	005b      	lsls	r3, r3, #1
 80064d0:	440b      	add	r3, r1
 80064d2:	00db      	lsls	r3, r3, #3
 80064d4:	4413      	add	r3, r2
 80064d6:	336c      	adds	r3, #108	@ 0x6c
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	4b0e      	ldr	r3, [pc, #56]	@ (8006514 <_SendPacket+0x2d8>)
 80064dc:	7e1b      	ldrb	r3, [r3, #24]
 80064de:	4618      	mov	r0, r3
 80064e0:	490d      	ldr	r1, [pc, #52]	@ (8006518 <_SendPacket+0x2dc>)
 80064e2:	4603      	mov	r3, r0
 80064e4:	005b      	lsls	r3, r3, #1
 80064e6:	4403      	add	r3, r0
 80064e8:	00db      	lsls	r3, r3, #3
 80064ea:	440b      	add	r3, r1
 80064ec:	3370      	adds	r3, #112	@ 0x70
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d00b      	beq.n	800650c <_SendPacket+0x2d0>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80064f4:	4b07      	ldr	r3, [pc, #28]	@ (8006514 <_SendPacket+0x2d8>)
 80064f6:	789b      	ldrb	r3, [r3, #2]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d107      	bne.n	800650c <_SendPacket+0x2d0>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80064fc:	4b05      	ldr	r3, [pc, #20]	@ (8006514 <_SendPacket+0x2d8>)
 80064fe:	2201      	movs	r2, #1
 8006500:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006502:	f7ff fdb9 	bl	8006078 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006506:	4b03      	ldr	r3, [pc, #12]	@ (8006514 <_SendPacket+0x2d8>)
 8006508:	2200      	movs	r2, #0
 800650a:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800650c:	bf00      	nop
 800650e:	3728      	adds	r7, #40	@ 0x28
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	20005448 	.word	0x20005448
 8006518:	20003f88 	.word	0x20003f88

0800651c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800651c:	b580      	push	{r7, lr}
 800651e:	b08a      	sub	sp, #40	@ 0x28
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	460b      	mov	r3, r1
 8006526:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	3301      	adds	r3, #1
 8006532:	2b80      	cmp	r3, #128	@ 0x80
 8006534:	d80a      	bhi.n	800654c <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	1c59      	adds	r1, r3, #1
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	6051      	str	r1, [r2, #4]
 8006540:	78fa      	ldrb	r2, [r7, #3]
 8006542:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	1c5a      	adds	r2, r3, #1
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	2b80      	cmp	r3, #128	@ 0x80
 8006552:	d15a      	bne.n	800660a <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	691a      	ldr	r2, [r3, #16]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	b2d2      	uxtb	r2, r2
 800655e:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	623b      	str	r3, [r7, #32]
 8006574:	e00b      	b.n	800658e <_StoreChar+0x72>
 8006576:	6a3b      	ldr	r3, [r7, #32]
 8006578:	b2da      	uxtb	r2, r3
 800657a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657c:	1c59      	adds	r1, r3, #1
 800657e:	6279      	str	r1, [r7, #36]	@ 0x24
 8006580:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006584:	b2d2      	uxtb	r2, r2
 8006586:	701a      	strb	r2, [r3, #0]
 8006588:	6a3b      	ldr	r3, [r7, #32]
 800658a:	09db      	lsrs	r3, r3, #7
 800658c:	623b      	str	r3, [r7, #32]
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	2b7f      	cmp	r3, #127	@ 0x7f
 8006592:	d8f0      	bhi.n	8006576 <_StoreChar+0x5a>
 8006594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006596:	1c5a      	adds	r2, r3, #1
 8006598:	627a      	str	r2, [r7, #36]	@ 0x24
 800659a:	6a3a      	ldr	r2, [r7, #32]
 800659c:	b2d2      	uxtb	r2, r2
 800659e:	701a      	strb	r2, [r3, #0]
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	61fb      	str	r3, [r7, #28]
 80065a8:	2300      	movs	r3, #0
 80065aa:	61bb      	str	r3, [r7, #24]
 80065ac:	e00b      	b.n	80065c6 <_StoreChar+0xaa>
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	1c59      	adds	r1, r3, #1
 80065b6:	61f9      	str	r1, [r7, #28]
 80065b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065bc:	b2d2      	uxtb	r2, r2
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	09db      	lsrs	r3, r3, #7
 80065c4:	61bb      	str	r3, [r7, #24]
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80065ca:	d8f0      	bhi.n	80065ae <_StoreChar+0x92>
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	1c5a      	adds	r2, r3, #1
 80065d0:	61fa      	str	r2, [r7, #28]
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	b2d2      	uxtb	r2, r2
 80065d6:	701a      	strb	r2, [r3, #0]
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	221a      	movs	r2, #26
 80065e2:	6939      	ldr	r1, [r7, #16]
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7ff fe29 	bl	800623c <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7ff fd35 	bl	800605e <_PreparePacket>
 80065f4:	4602      	mov	r2, r0
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	1c5a      	adds	r2, r3, #1
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	611a      	str	r2, [r3, #16]
  }
}
 800660a:	bf00      	nop
 800660c:	3728      	adds	r7, #40	@ 0x28
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
	...

08006614 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8006614:	b580      	push	{r7, lr}
 8006616:	b08a      	sub	sp, #40	@ 0x28
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	607a      	str	r2, [r7, #4]
 8006620:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8006626:	2301      	movs	r3, #1
 8006628:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800662a:	2301      	movs	r3, #1
 800662c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800662e:	e007      	b.n	8006640 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8006630:	6a3a      	ldr	r2, [r7, #32]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	fbb2 f3f3 	udiv	r3, r2, r3
 8006638:	623b      	str	r3, [r7, #32]
    Width++;
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	3301      	adds	r3, #1
 800663e:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8006640:	6a3a      	ldr	r2, [r7, #32]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	429a      	cmp	r2, r3
 8006646:	d2f3      	bcs.n	8006630 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8006648:	683a      	ldr	r2, [r7, #0]
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	429a      	cmp	r2, r3
 800664e:	d901      	bls.n	8006654 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8006654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006656:	f003 0301 	and.w	r3, r3, #1
 800665a:	2b00      	cmp	r3, #0
 800665c:	d000      	beq.n	8006660 <_PrintUnsigned+0x4c>
 800665e:	e01f      	b.n	80066a0 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 8006660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006662:	2b00      	cmp	r3, #0
 8006664:	d01c      	beq.n	80066a0 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8006666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	2b00      	cmp	r3, #0
 800666e:	d005      	beq.n	800667c <_PrintUnsigned+0x68>
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d102      	bne.n	800667c <_PrintUnsigned+0x68>
        c = '0';
 8006676:	2330      	movs	r3, #48	@ 0x30
 8006678:	76fb      	strb	r3, [r7, #27]
 800667a:	e001      	b.n	8006680 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 800667c:	2320      	movs	r3, #32
 800667e:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006680:	e007      	b.n	8006692 <_PrintUnsigned+0x7e>
        FieldWidth--;
 8006682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006684:	3b01      	subs	r3, #1
 8006686:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8006688:	7efb      	ldrb	r3, [r7, #27]
 800668a:	4619      	mov	r1, r3
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f7ff ff45 	bl	800651c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006694:	2b00      	cmp	r3, #0
 8006696:	d003      	beq.n	80066a0 <_PrintUnsigned+0x8c>
 8006698:	69fa      	ldr	r2, [r7, #28]
 800669a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669c:	429a      	cmp	r2, r3
 800669e:	d3f0      	bcc.n	8006682 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d903      	bls.n	80066ae <_PrintUnsigned+0x9a>
      NumDigits--;
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	3b01      	subs	r3, #1
 80066aa:	603b      	str	r3, [r7, #0]
 80066ac:	e009      	b.n	80066c2 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80066b6:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80066b8:	697a      	ldr	r2, [r7, #20]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	429a      	cmp	r2, r3
 80066be:	d200      	bcs.n	80066c2 <_PrintUnsigned+0xae>
        break;
 80066c0:	e005      	b.n	80066ce <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 80066c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	fb02 f303 	mul.w	r3, r2, r3
 80066ca:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80066cc:	e7e8      	b.n	80066a0 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80066d6:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066dc:	fb02 f303 	mul.w	r3, r2, r3
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 80066e6:	4a15      	ldr	r2, [pc, #84]	@ (800673c <_PrintUnsigned+0x128>)
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	4413      	add	r3, r2
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	4619      	mov	r1, r3
 80066f0:	68f8      	ldr	r0, [r7, #12]
 80066f2:	f7ff ff13 	bl	800651c <_StoreChar>
    Digit /= Base;
 80066f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80066fe:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 8006700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e3      	bne.n	80066ce <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8006706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	d011      	beq.n	8006734 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 8006710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00e      	beq.n	8006734 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006716:	e006      	b.n	8006726 <_PrintUnsigned+0x112>
        FieldWidth--;
 8006718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671a:	3b01      	subs	r3, #1
 800671c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800671e:	2120      	movs	r1, #32
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f7ff fefb 	bl	800651c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006728:	2b00      	cmp	r3, #0
 800672a:	d003      	beq.n	8006734 <_PrintUnsigned+0x120>
 800672c:	69fa      	ldr	r2, [r7, #28]
 800672e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006730:	429a      	cmp	r2, r3
 8006732:	d3f1      	bcc.n	8006718 <_PrintUnsigned+0x104>
      }
    }
  }
}
 8006734:	bf00      	nop
 8006736:	3728      	adds	r7, #40	@ 0x28
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	08008554 	.word	0x08008554

08006740 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8006740:	b580      	push	{r7, lr}
 8006742:	b088      	sub	sp, #32
 8006744:	af02      	add	r7, sp, #8
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	607a      	str	r2, [r7, #4]
 800674c:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	2b00      	cmp	r3, #0
 8006752:	bfb8      	it	lt
 8006754:	425b      	neglt	r3, r3
 8006756:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8006758:	2301      	movs	r3, #1
 800675a:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800675c:	e007      	b.n	800676e <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	693a      	ldr	r2, [r7, #16]
 8006762:	fb92 f3f3 	sdiv	r3, r2, r3
 8006766:	613b      	str	r3, [r7, #16]
    Width++;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	3301      	adds	r3, #1
 800676c:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	693a      	ldr	r2, [r7, #16]
 8006772:	429a      	cmp	r2, r3
 8006774:	daf3      	bge.n	800675e <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8006776:	683a      	ldr	r2, [r7, #0]
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	429a      	cmp	r2, r3
 800677c:	d901      	bls.n	8006782 <_PrintInt+0x42>
    Width = NumDigits;
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8006782:	6a3b      	ldr	r3, [r7, #32]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00a      	beq.n	800679e <_PrintInt+0x5e>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b00      	cmp	r3, #0
 800678c:	db04      	blt.n	8006798 <_PrintInt+0x58>
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	f003 0304 	and.w	r3, r3, #4
 8006794:	2b00      	cmp	r3, #0
 8006796:	d002      	beq.n	800679e <_PrintInt+0x5e>
    FieldWidth--;
 8006798:	6a3b      	ldr	r3, [r7, #32]
 800679a:	3b01      	subs	r3, #1
 800679c:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800679e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a0:	f003 0302 	and.w	r3, r3, #2
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <_PrintInt+0x6e>
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d016      	beq.n	80067dc <_PrintInt+0x9c>
 80067ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d111      	bne.n	80067dc <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80067b8:	6a3b      	ldr	r3, [r7, #32]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00e      	beq.n	80067dc <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80067be:	e006      	b.n	80067ce <_PrintInt+0x8e>
        FieldWidth--;
 80067c0:	6a3b      	ldr	r3, [r7, #32]
 80067c2:	3b01      	subs	r3, #1
 80067c4:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80067c6:	2120      	movs	r1, #32
 80067c8:	68f8      	ldr	r0, [r7, #12]
 80067ca:	f7ff fea7 	bl	800651c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80067ce:	6a3b      	ldr	r3, [r7, #32]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d003      	beq.n	80067dc <_PrintInt+0x9c>
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d3f1      	bcc.n	80067c0 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	da07      	bge.n	80067f2 <_PrintInt+0xb2>
    v = -v;
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	425b      	negs	r3, r3
 80067e6:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 80067e8:	212d      	movs	r1, #45	@ 0x2d
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f7ff fe96 	bl	800651c <_StoreChar>
 80067f0:	e008      	b.n	8006804 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 80067f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f4:	f003 0304 	and.w	r3, r3, #4
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d003      	beq.n	8006804 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 80067fc:	212b      	movs	r1, #43	@ 0x2b
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f7ff fe8c 	bl	800651c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8006804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006806:	f003 0302 	and.w	r3, r3, #2
 800680a:	2b00      	cmp	r3, #0
 800680c:	d019      	beq.n	8006842 <_PrintInt+0x102>
 800680e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d114      	bne.n	8006842 <_PrintInt+0x102>
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d111      	bne.n	8006842 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800681e:	6a3b      	ldr	r3, [r7, #32]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00e      	beq.n	8006842 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006824:	e006      	b.n	8006834 <_PrintInt+0xf4>
        FieldWidth--;
 8006826:	6a3b      	ldr	r3, [r7, #32]
 8006828:	3b01      	subs	r3, #1
 800682a:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800682c:	2130      	movs	r1, #48	@ 0x30
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f7ff fe74 	bl	800651c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006834:	6a3b      	ldr	r3, [r7, #32]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d003      	beq.n	8006842 <_PrintInt+0x102>
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	6a3b      	ldr	r3, [r7, #32]
 800683e:	429a      	cmp	r2, r3
 8006840:	d3f1      	bcc.n	8006826 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8006842:	68b9      	ldr	r1, [r7, #8]
 8006844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006846:	9301      	str	r3, [sp, #4]
 8006848:	6a3b      	ldr	r3, [r7, #32]
 800684a:	9300      	str	r3, [sp, #0]
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f7ff fedf 	bl	8006614 <_PrintUnsigned>
}
 8006856:	bf00      	nop
 8006858:	3718      	adds	r7, #24
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
	...

08006860 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8006860:	b580      	push	{r7, lr}
 8006862:	b098      	sub	sp, #96	@ 0x60
 8006864:	af02      	add	r7, sp, #8
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800686c:	f3ef 8311 	mrs	r3, BASEPRI
 8006870:	f04f 0120 	mov.w	r1, #32
 8006874:	f381 8811 	msr	BASEPRI, r1
 8006878:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800687a:	48b7      	ldr	r0, [pc, #732]	@ (8006b58 <_VPrintTarget+0x2f8>)
 800687c:	f7ff fbef 	bl	800605e <_PreparePacket>
 8006880:	62b8      	str	r0, [r7, #40]	@ 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8006882:	4bb5      	ldr	r3, [pc, #724]	@ (8006b58 <_VPrintTarget+0x2f8>)
 8006884:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 8006886:	2300      	movs	r3, #0
 8006888:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 800688a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688c:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	3301      	adds	r3, #1
 8006892:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	3301      	adds	r3, #1
 80068a4:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80068a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	f000 81a8 	beq.w	8006c00 <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 80068b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80068b4:	2b25      	cmp	r3, #37	@ 0x25
 80068b6:	f040 8195 	bne.w	8006be4 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80068ba:	2300      	movs	r3, #0
 80068bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 80068be:	2301      	movs	r3, #1
 80068c0:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 80068ca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80068ce:	3b23      	subs	r3, #35	@ 0x23
 80068d0:	2b0d      	cmp	r3, #13
 80068d2:	d83f      	bhi.n	8006954 <_VPrintTarget+0xf4>
 80068d4:	a201      	add	r2, pc, #4	@ (adr r2, 80068dc <_VPrintTarget+0x7c>)
 80068d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068da:	bf00      	nop
 80068dc:	08006945 	.word	0x08006945
 80068e0:	08006955 	.word	0x08006955
 80068e4:	08006955 	.word	0x08006955
 80068e8:	08006955 	.word	0x08006955
 80068ec:	08006955 	.word	0x08006955
 80068f0:	08006955 	.word	0x08006955
 80068f4:	08006955 	.word	0x08006955
 80068f8:	08006955 	.word	0x08006955
 80068fc:	08006935 	.word	0x08006935
 8006900:	08006955 	.word	0x08006955
 8006904:	08006915 	.word	0x08006915
 8006908:	08006955 	.word	0x08006955
 800690c:	08006955 	.word	0x08006955
 8006910:	08006925 	.word	0x08006925
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8006914:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006916:	f043 0301 	orr.w	r3, r3, #1
 800691a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	3301      	adds	r3, #1
 8006920:	60fb      	str	r3, [r7, #12]
 8006922:	e01a      	b.n	800695a <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8006924:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006926:	f043 0302 	orr.w	r3, r3, #2
 800692a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	3301      	adds	r3, #1
 8006930:	60fb      	str	r3, [r7, #12]
 8006932:	e012      	b.n	800695a <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8006934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006936:	f043 0304 	orr.w	r3, r3, #4
 800693a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	3301      	adds	r3, #1
 8006940:	60fb      	str	r3, [r7, #12]
 8006942:	e00a      	b.n	800695a <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8006944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006946:	f043 0308 	orr.w	r3, r3, #8
 800694a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	3301      	adds	r3, #1
 8006950:	60fb      	str	r3, [r7, #12]
 8006952:	e002      	b.n	800695a <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8006954:	2300      	movs	r3, #0
 8006956:	653b      	str	r3, [r7, #80]	@ 0x50
 8006958:	bf00      	nop
        }
      } while (v);
 800695a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1b0      	bne.n	80068c2 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8006960:	2300      	movs	r3, #0
 8006962:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 800696c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006970:	2b2f      	cmp	r3, #47	@ 0x2f
 8006972:	d912      	bls.n	800699a <_VPrintTarget+0x13a>
 8006974:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006978:	2b39      	cmp	r3, #57	@ 0x39
 800697a:	d80e      	bhi.n	800699a <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	3301      	adds	r3, #1
 8006980:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8006982:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006984:	4613      	mov	r3, r2
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	4413      	add	r3, r2
 800698a:	005b      	lsls	r3, r3, #1
 800698c:	461a      	mov	r2, r3
 800698e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006992:	4413      	add	r3, r2
 8006994:	3b30      	subs	r3, #48	@ 0x30
 8006996:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 8006998:	e7e4      	b.n	8006964 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 800699a:	2300      	movs	r3, #0
 800699c:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 80069a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80069ac:	d11d      	bne.n	80069ea <_VPrintTarget+0x18a>
        sFormat++;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	3301      	adds	r3, #1
 80069b2:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 80069bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069c0:	2b2f      	cmp	r3, #47	@ 0x2f
 80069c2:	d912      	bls.n	80069ea <_VPrintTarget+0x18a>
 80069c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069c8:	2b39      	cmp	r3, #57	@ 0x39
 80069ca:	d80e      	bhi.n	80069ea <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	3301      	adds	r3, #1
 80069d0:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 80069d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069d4:	4613      	mov	r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	4413      	add	r3, r2
 80069da:	005b      	lsls	r3, r3, #1
 80069dc:	461a      	mov	r2, r3
 80069de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069e2:	4413      	add	r3, r2
 80069e4:	3b30      	subs	r3, #48	@ 0x30
 80069e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 80069e8:	e7e4      	b.n	80069b4 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 80069f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069f6:	2b6c      	cmp	r3, #108	@ 0x6c
 80069f8:	d003      	beq.n	8006a02 <_VPrintTarget+0x1a2>
 80069fa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80069fe:	2b68      	cmp	r3, #104	@ 0x68
 8006a00:	d107      	bne.n	8006a12 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8006a10:	e7ef      	b.n	80069f2 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8006a12:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006a16:	2b25      	cmp	r3, #37	@ 0x25
 8006a18:	f000 80d8 	beq.w	8006bcc <_VPrintTarget+0x36c>
 8006a1c:	2b25      	cmp	r3, #37	@ 0x25
 8006a1e:	f2c0 80dc 	blt.w	8006bda <_VPrintTarget+0x37a>
 8006a22:	2b78      	cmp	r3, #120	@ 0x78
 8006a24:	f300 80d9 	bgt.w	8006bda <_VPrintTarget+0x37a>
 8006a28:	2b58      	cmp	r3, #88	@ 0x58
 8006a2a:	f2c0 80d6 	blt.w	8006bda <_VPrintTarget+0x37a>
 8006a2e:	3b58      	subs	r3, #88	@ 0x58
 8006a30:	2b20      	cmp	r3, #32
 8006a32:	f200 80d2 	bhi.w	8006bda <_VPrintTarget+0x37a>
 8006a36:	a201      	add	r2, pc, #4	@ (adr r2, 8006a3c <_VPrintTarget+0x1dc>)
 8006a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a3c:	08006b33 	.word	0x08006b33
 8006a40:	08006bdb 	.word	0x08006bdb
 8006a44:	08006bdb 	.word	0x08006bdb
 8006a48:	08006bdb 	.word	0x08006bdb
 8006a4c:	08006bdb 	.word	0x08006bdb
 8006a50:	08006bdb 	.word	0x08006bdb
 8006a54:	08006bdb 	.word	0x08006bdb
 8006a58:	08006bdb 	.word	0x08006bdb
 8006a5c:	08006bdb 	.word	0x08006bdb
 8006a60:	08006bdb 	.word	0x08006bdb
 8006a64:	08006bdb 	.word	0x08006bdb
 8006a68:	08006ac1 	.word	0x08006ac1
 8006a6c:	08006ae7 	.word	0x08006ae7
 8006a70:	08006bdb 	.word	0x08006bdb
 8006a74:	08006bdb 	.word	0x08006bdb
 8006a78:	08006bdb 	.word	0x08006bdb
 8006a7c:	08006bdb 	.word	0x08006bdb
 8006a80:	08006bdb 	.word	0x08006bdb
 8006a84:	08006bdb 	.word	0x08006bdb
 8006a88:	08006bdb 	.word	0x08006bdb
 8006a8c:	08006bdb 	.word	0x08006bdb
 8006a90:	08006bdb 	.word	0x08006bdb
 8006a94:	08006bdb 	.word	0x08006bdb
 8006a98:	08006bdb 	.word	0x08006bdb
 8006a9c:	08006ba7 	.word	0x08006ba7
 8006aa0:	08006bdb 	.word	0x08006bdb
 8006aa4:	08006bdb 	.word	0x08006bdb
 8006aa8:	08006b5d 	.word	0x08006b5d
 8006aac:	08006bdb 	.word	0x08006bdb
 8006ab0:	08006b0d 	.word	0x08006b0d
 8006ab4:	08006bdb 	.word	0x08006bdb
 8006ab8:	08006bdb 	.word	0x08006bdb
 8006abc:	08006b33 	.word	0x08006b33
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	1d19      	adds	r1, r3, #4
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	6011      	str	r1, [r2, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 8006ace:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ad0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        _StoreChar(&BufferDesc, c0);
 8006ad4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006ad8:	f107 0310 	add.w	r3, r7, #16
 8006adc:	4611      	mov	r1, r2
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f7ff fd1c 	bl	800651c <_StoreChar>
        break;
 8006ae4:	e07a      	b.n	8006bdc <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	1d19      	adds	r1, r3, #4
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6011      	str	r1, [r2, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8006af4:	f107 0010 	add.w	r0, r7, #16
 8006af8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006afa:	9301      	str	r3, [sp, #4]
 8006afc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b02:	220a      	movs	r2, #10
 8006b04:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006b06:	f7ff fe1b 	bl	8006740 <_PrintInt>
        break;
 8006b0a:	e067      	b.n	8006bdc <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	1d19      	adds	r1, r3, #4
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	6011      	str	r1, [r2, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8006b1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006b1c:	f107 0010 	add.w	r0, r7, #16
 8006b20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b22:	9301      	str	r3, [sp, #4]
 8006b24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b26:	9300      	str	r3, [sp, #0]
 8006b28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b2a:	220a      	movs	r2, #10
 8006b2c:	f7ff fd72 	bl	8006614 <_PrintUnsigned>
        break;
 8006b30:	e054      	b.n	8006bdc <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	1d19      	adds	r1, r3, #4
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	6011      	str	r1, [r2, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8006b40:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006b42:	f107 0010 	add.w	r0, r7, #16
 8006b46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b48:	9301      	str	r3, [sp, #4]
 8006b4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b50:	2210      	movs	r2, #16
 8006b52:	f7ff fd5f 	bl	8006614 <_PrintUnsigned>
        break;
 8006b56:	e041      	b.n	8006bdc <_VPrintTarget+0x37c>
 8006b58:	20005478 	.word	0x20005478
      case 's':
        s = va_arg(*pParamList, const char*);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	1d19      	adds	r1, r3, #4
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	6011      	str	r1, [r2, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	643b      	str	r3, [r7, #64]	@ 0x40
        if (s == NULL) {
 8006b6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <_VPrintTarget+0x314>
          s = "(null)";
 8006b70:	4b4a      	ldr	r3, [pc, #296]	@ (8006c9c <_VPrintTarget+0x43c>)
 8006b72:	643b      	str	r3, [r7, #64]	@ 0x40
        }
        do {
          c = *s;
 8006b74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          s++;
 8006b7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b7e:	3301      	adds	r3, #1
 8006b80:	643b      	str	r3, [r7, #64]	@ 0x40
          if (c == '\0') {
 8006b82:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00b      	beq.n	8006ba2 <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 8006b8a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006b8e:	f107 0310 	add.w	r3, r7, #16
 8006b92:	4611      	mov	r1, r2
 8006b94:	4618      	mov	r0, r3
 8006b96:	f7ff fcc1 	bl	800651c <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b9e:	d9e9      	bls.n	8006b74 <_VPrintTarget+0x314>
        break;
 8006ba0:	e01c      	b.n	8006bdc <_VPrintTarget+0x37c>
            break;
 8006ba2:	bf00      	nop
        break;
 8006ba4:	e01a      	b.n	8006bdc <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	1d19      	adds	r1, r3, #4
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	6011      	str	r1, [r2, #0]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8006bb4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006bb6:	f107 0010 	add.w	r0, r7, #16
 8006bba:	2300      	movs	r3, #0
 8006bbc:	9301      	str	r3, [sp, #4]
 8006bbe:	2308      	movs	r3, #8
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	2308      	movs	r3, #8
 8006bc4:	2210      	movs	r2, #16
 8006bc6:	f7ff fd25 	bl	8006614 <_PrintUnsigned>
        break;
 8006bca:	e007      	b.n	8006bdc <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8006bcc:	f107 0310 	add.w	r3, r7, #16
 8006bd0:	2125      	movs	r1, #37	@ 0x25
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7ff fca2 	bl	800651c <_StoreChar>
        break;
 8006bd8:	e000      	b.n	8006bdc <_VPrintTarget+0x37c>
      default:
        break;
 8006bda:	bf00      	nop
      }
      sFormat++;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	3301      	adds	r3, #1
 8006be0:	60fb      	str	r3, [r7, #12]
 8006be2:	e007      	b.n	8006bf4 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 8006be4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006be8:	f107 0310 	add.w	r3, r7, #16
 8006bec:	4611      	mov	r1, r2
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7ff fc94 	bl	800651c <_StoreChar>
    }
  } while (*sFormat);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f47f ae4d 	bne.w	8006898 <_VPrintTarget+0x38>
 8006bfe:	e000      	b.n	8006c02 <_VPrintTarget+0x3a2>
      break;
 8006c00:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8006c02:	6a3b      	ldr	r3, [r7, #32]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d041      	beq.n	8006c8c <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 8006c08:	6a3a      	ldr	r2, [r7, #32]
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	b2d2      	uxtb	r2, r2
 8006c0e:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c18:	e00b      	b.n	8006c32 <_VPrintTarget+0x3d2>
 8006c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c20:	1c59      	adds	r1, r3, #1
 8006c22:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006c24:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c28:	b2d2      	uxtb	r2, r2
 8006c2a:	701a      	strb	r2, [r3, #0]
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2e:	09db      	lsrs	r3, r3, #7
 8006c30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c34:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c36:	d8f0      	bhi.n	8006c1a <_VPrintTarget+0x3ba>
 8006c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006c3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	701a      	strb	r2, [r3, #0]
 8006c44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c46:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c50:	e00b      	b.n	8006c6a <_VPrintTarget+0x40a>
 8006c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c54:	b2da      	uxtb	r2, r3
 8006c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c58:	1c59      	adds	r1, r3, #1
 8006c5a:	6379      	str	r1, [r7, #52]	@ 0x34
 8006c5c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c60:	b2d2      	uxtb	r2, r2
 8006c62:	701a      	strb	r2, [r3, #0]
 8006c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c66:	09db      	lsrs	r3, r3, #7
 8006c68:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c6e:	d8f0      	bhi.n	8006c52 <_VPrintTarget+0x3f2>
 8006c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c72:	1c5a      	adds	r2, r3, #1
 8006c74:	637a      	str	r2, [r7, #52]	@ 0x34
 8006c76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c78:	b2d2      	uxtb	r2, r2
 8006c7a:	701a      	strb	r2, [r3, #0]
 8006c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c7e:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	6979      	ldr	r1, [r7, #20]
 8006c84:	221a      	movs	r2, #26
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7ff fad8 	bl	800623c <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8006c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c8e:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8006c92:	bf00      	nop
 8006c94:	3758      	adds	r7, #88	@ 0x58
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	08008500 	.word	0x08008500

08006ca0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b086      	sub	sp, #24
 8006ca4:	af02      	add	r7, sp, #8
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	607a      	str	r2, [r7, #4]
 8006cac:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006cae:	2300      	movs	r3, #0
 8006cb0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006cb4:	4917      	ldr	r1, [pc, #92]	@ (8006d14 <SEGGER_SYSVIEW_Init+0x74>)
 8006cb6:	4818      	ldr	r0, [pc, #96]	@ (8006d18 <SEGGER_SYSVIEW_Init+0x78>)
 8006cb8:	f7ff f8c8 	bl	8005e4c <SEGGER_RTT_AllocUpBuffer>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	b2da      	uxtb	r2, r3
 8006cc0:	4b16      	ldr	r3, [pc, #88]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006cc2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8006cc4:	4b15      	ldr	r3, [pc, #84]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006cc6:	785a      	ldrb	r2, [r3, #1]
 8006cc8:	4b14      	ldr	r3, [pc, #80]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006cca:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006ccc:	4b13      	ldr	r3, [pc, #76]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006cce:	7e1b      	ldrb	r3, [r3, #24]
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	2308      	movs	r3, #8
 8006cd8:	4a11      	ldr	r2, [pc, #68]	@ (8006d20 <SEGGER_SYSVIEW_Init+0x80>)
 8006cda:	490f      	ldr	r1, [pc, #60]	@ (8006d18 <SEGGER_SYSVIEW_Init+0x78>)
 8006cdc:	f7ff f93a 	bl	8005f54 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8006ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8006d24 <SEGGER_SYSVIEW_Init+0x84>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a0c      	ldr	r2, [pc, #48]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006cec:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8006cee:	4a0b      	ldr	r2, [pc, #44]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8006cf4:	4a09      	ldr	r2, [pc, #36]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8006cfa:	4a08      	ldr	r2, [pc, #32]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8006d00:	4a06      	ldr	r2, [pc, #24]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8006d06:	4b05      	ldr	r3, [pc, #20]	@ (8006d1c <SEGGER_SYSVIEW_Init+0x7c>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8006d0c:	bf00      	nop
 8006d0e:	3710      	adds	r7, #16
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	20004440 	.word	0x20004440
 8006d18:	08008508 	.word	0x08008508
 8006d1c:	20005448 	.word	0x20005448
 8006d20:	20005440 	.word	0x20005440
 8006d24:	e0001004 	.word	0xe0001004

08006d28 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8006d30:	4a04      	ldr	r2, [pc, #16]	@ (8006d44 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6113      	str	r3, [r2, #16]
}
 8006d36:	bf00      	nop
 8006d38:	370c      	adds	r7, #12
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop
 8006d44:	20005448 	.word	0x20005448

08006d48 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006d50:	f3ef 8311 	mrs	r3, BASEPRI
 8006d54:	f04f 0120 	mov.w	r1, #32
 8006d58:	f381 8811 	msr	BASEPRI, r1
 8006d5c:	60fb      	str	r3, [r7, #12]
 8006d5e:	4808      	ldr	r0, [pc, #32]	@ (8006d80 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006d60:	f7ff f97d 	bl	800605e <_PreparePacket>
 8006d64:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	68b9      	ldr	r1, [r7, #8]
 8006d6a:	68b8      	ldr	r0, [r7, #8]
 8006d6c:	f7ff fa66 	bl	800623c <_SendPacket>
  RECORD_END();
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f383 8811 	msr	BASEPRI, r3
}
 8006d76:	bf00      	nop
 8006d78:	3710      	adds	r7, #16
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	20005478 	.word	0x20005478

08006d84 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b088      	sub	sp, #32
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006d8e:	f3ef 8311 	mrs	r3, BASEPRI
 8006d92:	f04f 0120 	mov.w	r1, #32
 8006d96:	f381 8811 	msr	BASEPRI, r1
 8006d9a:	617b      	str	r3, [r7, #20]
 8006d9c:	4816      	ldr	r0, [pc, #88]	@ (8006df8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006d9e:	f7ff f95e 	bl	800605e <_PreparePacket>
 8006da2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	61fb      	str	r3, [r7, #28]
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	61bb      	str	r3, [r7, #24]
 8006db0:	e00b      	b.n	8006dca <SEGGER_SYSVIEW_RecordU32+0x46>
 8006db2:	69bb      	ldr	r3, [r7, #24]
 8006db4:	b2da      	uxtb	r2, r3
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	1c59      	adds	r1, r3, #1
 8006dba:	61f9      	str	r1, [r7, #28]
 8006dbc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006dc0:	b2d2      	uxtb	r2, r2
 8006dc2:	701a      	strb	r2, [r3, #0]
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	09db      	lsrs	r3, r3, #7
 8006dc8:	61bb      	str	r3, [r7, #24]
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	2b7f      	cmp	r3, #127	@ 0x7f
 8006dce:	d8f0      	bhi.n	8006db2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	1c5a      	adds	r2, r3, #1
 8006dd4:	61fa      	str	r2, [r7, #28]
 8006dd6:	69ba      	ldr	r2, [r7, #24]
 8006dd8:	b2d2      	uxtb	r2, r2
 8006dda:	701a      	strb	r2, [r3, #0]
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	68f9      	ldr	r1, [r7, #12]
 8006de4:	6938      	ldr	r0, [r7, #16]
 8006de6:	f7ff fa29 	bl	800623c <_SendPacket>
  RECORD_END();
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f383 8811 	msr	BASEPRI, r3
}
 8006df0:	bf00      	nop
 8006df2:	3720      	adds	r7, #32
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	20005478 	.word	0x20005478

08006dfc <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b08c      	sub	sp, #48	@ 0x30
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006e08:	f3ef 8311 	mrs	r3, BASEPRI
 8006e0c:	f04f 0120 	mov.w	r1, #32
 8006e10:	f381 8811 	msr	BASEPRI, r1
 8006e14:	61fb      	str	r3, [r7, #28]
 8006e16:	4825      	ldr	r0, [pc, #148]	@ (8006eac <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8006e18:	f7ff f921 	bl	800605e <_PreparePacket>
 8006e1c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e2a:	e00b      	b.n	8006e44 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2e:	b2da      	uxtb	r2, r3
 8006e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e32:	1c59      	adds	r1, r3, #1
 8006e34:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006e36:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e3a:	b2d2      	uxtb	r2, r2
 8006e3c:	701a      	strb	r2, [r3, #0]
 8006e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e40:	09db      	lsrs	r3, r3, #7
 8006e42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e46:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e48:	d8f0      	bhi.n	8006e2c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8006e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e4c:	1c5a      	adds	r2, r3, #1
 8006e4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e52:	b2d2      	uxtb	r2, r2
 8006e54:	701a      	strb	r2, [r3, #0]
 8006e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e58:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	623b      	str	r3, [r7, #32]
 8006e62:	e00b      	b.n	8006e7c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006e64:	6a3b      	ldr	r3, [r7, #32]
 8006e66:	b2da      	uxtb	r2, r3
 8006e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6a:	1c59      	adds	r1, r3, #1
 8006e6c:	6279      	str	r1, [r7, #36]	@ 0x24
 8006e6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e72:	b2d2      	uxtb	r2, r2
 8006e74:	701a      	strb	r2, [r3, #0]
 8006e76:	6a3b      	ldr	r3, [r7, #32]
 8006e78:	09db      	lsrs	r3, r3, #7
 8006e7a:	623b      	str	r3, [r7, #32]
 8006e7c:	6a3b      	ldr	r3, [r7, #32]
 8006e7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e80:	d8f0      	bhi.n	8006e64 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e84:	1c5a      	adds	r2, r3, #1
 8006e86:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e88:	6a3a      	ldr	r2, [r7, #32]
 8006e8a:	b2d2      	uxtb	r2, r2
 8006e8c:	701a      	strb	r2, [r3, #0]
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e90:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	6979      	ldr	r1, [r7, #20]
 8006e96:	69b8      	ldr	r0, [r7, #24]
 8006e98:	f7ff f9d0 	bl	800623c <_SendPacket>
  RECORD_END();
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	f383 8811 	msr	BASEPRI, r3
}
 8006ea2:	bf00      	nop
 8006ea4:	3730      	adds	r7, #48	@ 0x30
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	20005478 	.word	0x20005478

08006eb0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b08c      	sub	sp, #48	@ 0x30
 8006eb4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006eb6:	4b59      	ldr	r3, [pc, #356]	@ (800701c <SEGGER_SYSVIEW_Start+0x16c>)
 8006eb8:	2201      	movs	r2, #1
 8006eba:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006ebc:	f3ef 8311 	mrs	r3, BASEPRI
 8006ec0:	f04f 0120 	mov.w	r1, #32
 8006ec4:	f381 8811 	msr	BASEPRI, r1
 8006ec8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006eca:	4b54      	ldr	r3, [pc, #336]	@ (800701c <SEGGER_SYSVIEW_Start+0x16c>)
 8006ecc:	785b      	ldrb	r3, [r3, #1]
 8006ece:	220a      	movs	r2, #10
 8006ed0:	4953      	ldr	r1, [pc, #332]	@ (8007020 <SEGGER_SYSVIEW_Start+0x170>)
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7f9 f984 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8006ede:	f7fe fc87 	bl	80057f0 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8006ee2:	200a      	movs	r0, #10
 8006ee4:	f7ff ff30 	bl	8006d48 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006ee8:	f3ef 8311 	mrs	r3, BASEPRI
 8006eec:	f04f 0120 	mov.w	r1, #32
 8006ef0:	f381 8811 	msr	BASEPRI, r1
 8006ef4:	60bb      	str	r3, [r7, #8]
 8006ef6:	484b      	ldr	r0, [pc, #300]	@ (8007024 <SEGGER_SYSVIEW_Start+0x174>)
 8006ef8:	f7ff f8b1 	bl	800605e <_PreparePacket>
 8006efc:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f06:	4b45      	ldr	r3, [pc, #276]	@ (800701c <SEGGER_SYSVIEW_Start+0x16c>)
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f0c:	e00b      	b.n	8006f26 <SEGGER_SYSVIEW_Start+0x76>
 8006f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f10:	b2da      	uxtb	r2, r3
 8006f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f14:	1c59      	adds	r1, r3, #1
 8006f16:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006f18:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f1c:	b2d2      	uxtb	r2, r2
 8006f1e:	701a      	strb	r2, [r3, #0]
 8006f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f22:	09db      	lsrs	r3, r3, #7
 8006f24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f28:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f2a:	d8f0      	bhi.n	8006f0e <SEGGER_SYSVIEW_Start+0x5e>
 8006f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f2e:	1c5a      	adds	r2, r3, #1
 8006f30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f34:	b2d2      	uxtb	r2, r2
 8006f36:	701a      	strb	r2, [r3, #0]
 8006f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f3a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f40:	4b36      	ldr	r3, [pc, #216]	@ (800701c <SEGGER_SYSVIEW_Start+0x16c>)
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	623b      	str	r3, [r7, #32]
 8006f46:	e00b      	b.n	8006f60 <SEGGER_SYSVIEW_Start+0xb0>
 8006f48:	6a3b      	ldr	r3, [r7, #32]
 8006f4a:	b2da      	uxtb	r2, r3
 8006f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f4e:	1c59      	adds	r1, r3, #1
 8006f50:	6279      	str	r1, [r7, #36]	@ 0x24
 8006f52:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f56:	b2d2      	uxtb	r2, r2
 8006f58:	701a      	strb	r2, [r3, #0]
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	09db      	lsrs	r3, r3, #7
 8006f5e:	623b      	str	r3, [r7, #32]
 8006f60:	6a3b      	ldr	r3, [r7, #32]
 8006f62:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f64:	d8f0      	bhi.n	8006f48 <SEGGER_SYSVIEW_Start+0x98>
 8006f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f6c:	6a3a      	ldr	r2, [r7, #32]
 8006f6e:	b2d2      	uxtb	r2, r2
 8006f70:	701a      	strb	r2, [r3, #0]
 8006f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f74:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	61fb      	str	r3, [r7, #28]
 8006f7a:	4b28      	ldr	r3, [pc, #160]	@ (800701c <SEGGER_SYSVIEW_Start+0x16c>)
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	61bb      	str	r3, [r7, #24]
 8006f80:	e00b      	b.n	8006f9a <SEGGER_SYSVIEW_Start+0xea>
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	b2da      	uxtb	r2, r3
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	1c59      	adds	r1, r3, #1
 8006f8a:	61f9      	str	r1, [r7, #28]
 8006f8c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f90:	b2d2      	uxtb	r2, r2
 8006f92:	701a      	strb	r2, [r3, #0]
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	09db      	lsrs	r3, r3, #7
 8006f98:	61bb      	str	r3, [r7, #24]
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f9e:	d8f0      	bhi.n	8006f82 <SEGGER_SYSVIEW_Start+0xd2>
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	1c5a      	adds	r2, r3, #1
 8006fa4:	61fa      	str	r2, [r7, #28]
 8006fa6:	69ba      	ldr	r2, [r7, #24]
 8006fa8:	b2d2      	uxtb	r2, r2
 8006faa:	701a      	strb	r2, [r3, #0]
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	617b      	str	r3, [r7, #20]
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	613b      	str	r3, [r7, #16]
 8006fb8:	e00b      	b.n	8006fd2 <SEGGER_SYSVIEW_Start+0x122>
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	b2da      	uxtb	r2, r3
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	1c59      	adds	r1, r3, #1
 8006fc2:	6179      	str	r1, [r7, #20]
 8006fc4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006fc8:	b2d2      	uxtb	r2, r2
 8006fca:	701a      	strb	r2, [r3, #0]
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	09db      	lsrs	r3, r3, #7
 8006fd0:	613b      	str	r3, [r7, #16]
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006fd6:	d8f0      	bhi.n	8006fba <SEGGER_SYSVIEW_Start+0x10a>
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	617a      	str	r2, [r7, #20]
 8006fde:	693a      	ldr	r2, [r7, #16]
 8006fe0:	b2d2      	uxtb	r2, r2
 8006fe2:	701a      	strb	r2, [r3, #0]
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006fe8:	2218      	movs	r2, #24
 8006fea:	6839      	ldr	r1, [r7, #0]
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f7ff f925 	bl	800623c <_SendPacket>
      RECORD_END();
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006ff8:	4b08      	ldr	r3, [pc, #32]	@ (800701c <SEGGER_SYSVIEW_Start+0x16c>)
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8007000:	4b06      	ldr	r3, [pc, #24]	@ (800701c <SEGGER_SYSVIEW_Start+0x16c>)
 8007002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007004:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8007006:	f000 f9eb 	bl	80073e0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800700a:	f000 f9b1 	bl	8007370 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800700e:	f000 fc2d 	bl	800786c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8007012:	bf00      	nop
 8007014:	3730      	adds	r7, #48	@ 0x30
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	20005448 	.word	0x20005448
 8007020:	08008548 	.word	0x08008548
 8007024:	20005478 	.word	0x20005478

08007028 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800702e:	f3ef 8311 	mrs	r3, BASEPRI
 8007032:	f04f 0120 	mov.w	r1, #32
 8007036:	f381 8811 	msr	BASEPRI, r1
 800703a:	607b      	str	r3, [r7, #4]
 800703c:	480b      	ldr	r0, [pc, #44]	@ (800706c <SEGGER_SYSVIEW_Stop+0x44>)
 800703e:	f7ff f80e 	bl	800605e <_PreparePacket>
 8007042:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8007044:	4b0a      	ldr	r3, [pc, #40]	@ (8007070 <SEGGER_SYSVIEW_Stop+0x48>)
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d007      	beq.n	800705c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800704c:	220b      	movs	r2, #11
 800704e:	6839      	ldr	r1, [r7, #0]
 8007050:	6838      	ldr	r0, [r7, #0]
 8007052:	f7ff f8f3 	bl	800623c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8007056:	4b06      	ldr	r3, [pc, #24]	@ (8007070 <SEGGER_SYSVIEW_Stop+0x48>)
 8007058:	2200      	movs	r2, #0
 800705a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f383 8811 	msr	BASEPRI, r3
}
 8007062:	bf00      	nop
 8007064:	3708      	adds	r7, #8
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	20005478 	.word	0x20005478
 8007070:	20005448 	.word	0x20005448

08007074 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8007074:	b580      	push	{r7, lr}
 8007076:	b08c      	sub	sp, #48	@ 0x30
 8007078:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800707a:	f3ef 8311 	mrs	r3, BASEPRI
 800707e:	f04f 0120 	mov.w	r1, #32
 8007082:	f381 8811 	msr	BASEPRI, r1
 8007086:	60fb      	str	r3, [r7, #12]
 8007088:	4845      	ldr	r0, [pc, #276]	@ (80071a0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800708a:	f7fe ffe8 	bl	800605e <_PreparePacket>
 800708e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007098:	4b42      	ldr	r3, [pc, #264]	@ (80071a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800709e:	e00b      	b.n	80070b8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80070a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a2:	b2da      	uxtb	r2, r3
 80070a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a6:	1c59      	adds	r1, r3, #1
 80070a8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80070aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80070ae:	b2d2      	uxtb	r2, r2
 80070b0:	701a      	strb	r2, [r3, #0]
 80070b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b4:	09db      	lsrs	r3, r3, #7
 80070b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80070bc:	d8f0      	bhi.n	80070a0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80070be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c0:	1c5a      	adds	r2, r3, #1
 80070c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80070c6:	b2d2      	uxtb	r2, r2
 80070c8:	701a      	strb	r2, [r3, #0]
 80070ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070cc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80070d2:	4b34      	ldr	r3, [pc, #208]	@ (80071a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	623b      	str	r3, [r7, #32]
 80070d8:	e00b      	b.n	80070f2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80070da:	6a3b      	ldr	r3, [r7, #32]
 80070dc:	b2da      	uxtb	r2, r3
 80070de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e0:	1c59      	adds	r1, r3, #1
 80070e2:	6279      	str	r1, [r7, #36]	@ 0x24
 80070e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80070e8:	b2d2      	uxtb	r2, r2
 80070ea:	701a      	strb	r2, [r3, #0]
 80070ec:	6a3b      	ldr	r3, [r7, #32]
 80070ee:	09db      	lsrs	r3, r3, #7
 80070f0:	623b      	str	r3, [r7, #32]
 80070f2:	6a3b      	ldr	r3, [r7, #32]
 80070f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80070f6:	d8f0      	bhi.n	80070da <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80070f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070fa:	1c5a      	adds	r2, r3, #1
 80070fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80070fe:	6a3a      	ldr	r2, [r7, #32]
 8007100:	b2d2      	uxtb	r2, r2
 8007102:	701a      	strb	r2, [r3, #0]
 8007104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007106:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	61fb      	str	r3, [r7, #28]
 800710c:	4b25      	ldr	r3, [pc, #148]	@ (80071a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	61bb      	str	r3, [r7, #24]
 8007112:	e00b      	b.n	800712c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	b2da      	uxtb	r2, r3
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	1c59      	adds	r1, r3, #1
 800711c:	61f9      	str	r1, [r7, #28]
 800711e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007122:	b2d2      	uxtb	r2, r2
 8007124:	701a      	strb	r2, [r3, #0]
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	09db      	lsrs	r3, r3, #7
 800712a:	61bb      	str	r3, [r7, #24]
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007130:	d8f0      	bhi.n	8007114 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	1c5a      	adds	r2, r3, #1
 8007136:	61fa      	str	r2, [r7, #28]
 8007138:	69ba      	ldr	r2, [r7, #24]
 800713a:	b2d2      	uxtb	r2, r2
 800713c:	701a      	strb	r2, [r3, #0]
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	617b      	str	r3, [r7, #20]
 8007146:	2300      	movs	r3, #0
 8007148:	613b      	str	r3, [r7, #16]
 800714a:	e00b      	b.n	8007164 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	b2da      	uxtb	r2, r3
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	1c59      	adds	r1, r3, #1
 8007154:	6179      	str	r1, [r7, #20]
 8007156:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800715a:	b2d2      	uxtb	r2, r2
 800715c:	701a      	strb	r2, [r3, #0]
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	09db      	lsrs	r3, r3, #7
 8007162:	613b      	str	r3, [r7, #16]
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	2b7f      	cmp	r3, #127	@ 0x7f
 8007168:	d8f0      	bhi.n	800714c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	1c5a      	adds	r2, r3, #1
 800716e:	617a      	str	r2, [r7, #20]
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	b2d2      	uxtb	r2, r2
 8007174:	701a      	strb	r2, [r3, #0]
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800717a:	2218      	movs	r2, #24
 800717c:	6879      	ldr	r1, [r7, #4]
 800717e:	68b8      	ldr	r0, [r7, #8]
 8007180:	f7ff f85c 	bl	800623c <_SendPacket>
  RECORD_END();
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800718a:	4b06      	ldr	r3, [pc, #24]	@ (80071a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800718c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718e:	2b00      	cmp	r3, #0
 8007190:	d002      	beq.n	8007198 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8007192:	4b04      	ldr	r3, [pc, #16]	@ (80071a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007196:	4798      	blx	r3
  }
}
 8007198:	bf00      	nop
 800719a:	3730      	adds	r7, #48	@ 0x30
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	20005478 	.word	0x20005478
 80071a4:	20005448 	.word	0x20005448

080071a8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b092      	sub	sp, #72	@ 0x48
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80071b0:	f3ef 8311 	mrs	r3, BASEPRI
 80071b4:	f04f 0120 	mov.w	r1, #32
 80071b8:	f381 8811 	msr	BASEPRI, r1
 80071bc:	617b      	str	r3, [r7, #20]
 80071be:	486a      	ldr	r0, [pc, #424]	@ (8007368 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80071c0:	f7fe ff4d 	bl	800605e <_PreparePacket>
 80071c4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	4b66      	ldr	r3, [pc, #408]	@ (800736c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	1ad3      	subs	r3, r2, r3
 80071d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80071da:	e00b      	b.n	80071f4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80071dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071de:	b2da      	uxtb	r2, r3
 80071e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071e2:	1c59      	adds	r1, r3, #1
 80071e4:	6479      	str	r1, [r7, #68]	@ 0x44
 80071e6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80071ea:	b2d2      	uxtb	r2, r2
 80071ec:	701a      	strb	r2, [r3, #0]
 80071ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071f0:	09db      	lsrs	r3, r3, #7
 80071f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80071f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80071f8:	d8f0      	bhi.n	80071dc <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80071fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071fc:	1c5a      	adds	r2, r3, #1
 80071fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8007200:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007202:	b2d2      	uxtb	r2, r2
 8007204:	701a      	strb	r2, [r3, #0]
 8007206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007208:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007214:	e00b      	b.n	800722e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8007216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007218:	b2da      	uxtb	r2, r3
 800721a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800721c:	1c59      	adds	r1, r3, #1
 800721e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8007220:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007224:	b2d2      	uxtb	r2, r2
 8007226:	701a      	strb	r2, [r3, #0]
 8007228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722a:	09db      	lsrs	r3, r3, #7
 800722c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800722e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007230:	2b7f      	cmp	r3, #127	@ 0x7f
 8007232:	d8f0      	bhi.n	8007216 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8007234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007236:	1c5a      	adds	r2, r3, #1
 8007238:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800723a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800723c:	b2d2      	uxtb	r2, r2
 800723e:	701a      	strb	r2, [r3, #0]
 8007240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007242:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	2220      	movs	r2, #32
 800724a:	4619      	mov	r1, r3
 800724c:	68f8      	ldr	r0, [r7, #12]
 800724e:	f7fe fecd 	bl	8005fec <_EncodeStr>
 8007252:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8007254:	2209      	movs	r2, #9
 8007256:	68f9      	ldr	r1, [r7, #12]
 8007258:	6938      	ldr	r0, [r7, #16]
 800725a:	f7fe ffef 	bl	800623c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	637b      	str	r3, [r7, #52]	@ 0x34
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	4b40      	ldr	r3, [pc, #256]	@ (800736c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	633b      	str	r3, [r7, #48]	@ 0x30
 8007272:	e00b      	b.n	800728c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8007274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007276:	b2da      	uxtb	r2, r3
 8007278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800727a:	1c59      	adds	r1, r3, #1
 800727c:	6379      	str	r1, [r7, #52]	@ 0x34
 800727e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007282:	b2d2      	uxtb	r2, r2
 8007284:	701a      	strb	r2, [r3, #0]
 8007286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007288:	09db      	lsrs	r3, r3, #7
 800728a:	633b      	str	r3, [r7, #48]	@ 0x30
 800728c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007290:	d8f0      	bhi.n	8007274 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8007292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007294:	1c5a      	adds	r2, r3, #1
 8007296:	637a      	str	r2, [r7, #52]	@ 0x34
 8007298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800729a:	b2d2      	uxtb	r2, r2
 800729c:	701a      	strb	r2, [r3, #0]
 800729e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072a0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072ac:	e00b      	b.n	80072c6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80072ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b0:	b2da      	uxtb	r2, r3
 80072b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072b4:	1c59      	adds	r1, r3, #1
 80072b6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80072b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80072bc:	b2d2      	uxtb	r2, r2
 80072be:	701a      	strb	r2, [r3, #0]
 80072c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c2:	09db      	lsrs	r3, r3, #7
 80072c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80072ca:	d8f0      	bhi.n	80072ae <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80072cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072d4:	b2d2      	uxtb	r2, r2
 80072d6:	701a      	strb	r2, [r3, #0]
 80072d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072da:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	627b      	str	r3, [r7, #36]	@ 0x24
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	623b      	str	r3, [r7, #32]
 80072e6:	e00b      	b.n	8007300 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80072e8:	6a3b      	ldr	r3, [r7, #32]
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ee:	1c59      	adds	r1, r3, #1
 80072f0:	6279      	str	r1, [r7, #36]	@ 0x24
 80072f2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80072f6:	b2d2      	uxtb	r2, r2
 80072f8:	701a      	strb	r2, [r3, #0]
 80072fa:	6a3b      	ldr	r3, [r7, #32]
 80072fc:	09db      	lsrs	r3, r3, #7
 80072fe:	623b      	str	r3, [r7, #32]
 8007300:	6a3b      	ldr	r3, [r7, #32]
 8007302:	2b7f      	cmp	r3, #127	@ 0x7f
 8007304:	d8f0      	bhi.n	80072e8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8007306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007308:	1c5a      	adds	r2, r3, #1
 800730a:	627a      	str	r2, [r7, #36]	@ 0x24
 800730c:	6a3a      	ldr	r2, [r7, #32]
 800730e:	b2d2      	uxtb	r2, r2
 8007310:	701a      	strb	r2, [r3, #0]
 8007312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007314:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	61fb      	str	r3, [r7, #28]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	61bb      	str	r3, [r7, #24]
 8007320:	e00b      	b.n	800733a <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	b2da      	uxtb	r2, r3
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	1c59      	adds	r1, r3, #1
 800732a:	61f9      	str	r1, [r7, #28]
 800732c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007330:	b2d2      	uxtb	r2, r2
 8007332:	701a      	strb	r2, [r3, #0]
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	09db      	lsrs	r3, r3, #7
 8007338:	61bb      	str	r3, [r7, #24]
 800733a:	69bb      	ldr	r3, [r7, #24]
 800733c:	2b7f      	cmp	r3, #127	@ 0x7f
 800733e:	d8f0      	bhi.n	8007322 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	1c5a      	adds	r2, r3, #1
 8007344:	61fa      	str	r2, [r7, #28]
 8007346:	69ba      	ldr	r2, [r7, #24]
 8007348:	b2d2      	uxtb	r2, r2
 800734a:	701a      	strb	r2, [r3, #0]
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8007350:	2215      	movs	r2, #21
 8007352:	68f9      	ldr	r1, [r7, #12]
 8007354:	6938      	ldr	r0, [r7, #16]
 8007356:	f7fe ff71 	bl	800623c <_SendPacket>
  RECORD_END();
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f383 8811 	msr	BASEPRI, r3
}
 8007360:	bf00      	nop
 8007362:	3748      	adds	r7, #72	@ 0x48
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	20005478 	.word	0x20005478
 800736c:	20005448 	.word	0x20005448

08007370 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8007370:	b580      	push	{r7, lr}
 8007372:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8007374:	4b07      	ldr	r3, [pc, #28]	@ (8007394 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007376:	6a1b      	ldr	r3, [r3, #32]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d008      	beq.n	800738e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800737c:	4b05      	ldr	r3, [pc, #20]	@ (8007394 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d003      	beq.n	800738e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8007386:	4b03      	ldr	r3, [pc, #12]	@ (8007394 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007388:	6a1b      	ldr	r3, [r3, #32]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	4798      	blx	r3
  }
}
 800738e:	bf00      	nop
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	20005448 	.word	0x20005448

08007398 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80073a0:	f3ef 8311 	mrs	r3, BASEPRI
 80073a4:	f04f 0120 	mov.w	r1, #32
 80073a8:	f381 8811 	msr	BASEPRI, r1
 80073ac:	617b      	str	r3, [r7, #20]
 80073ae:	480b      	ldr	r0, [pc, #44]	@ (80073dc <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80073b0:	f7fe fe55 	bl	800605e <_PreparePacket>
 80073b4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80073b6:	2280      	movs	r2, #128	@ 0x80
 80073b8:	6879      	ldr	r1, [r7, #4]
 80073ba:	6938      	ldr	r0, [r7, #16]
 80073bc:	f7fe fe16 	bl	8005fec <_EncodeStr>
 80073c0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80073c2:	220e      	movs	r2, #14
 80073c4:	68f9      	ldr	r1, [r7, #12]
 80073c6:	6938      	ldr	r0, [r7, #16]
 80073c8:	f7fe ff38 	bl	800623c <_SendPacket>
  RECORD_END();
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	f383 8811 	msr	BASEPRI, r3
}
 80073d2:	bf00      	nop
 80073d4:	3718      	adds	r7, #24
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	20005478 	.word	0x20005478

080073e0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80073e0:	b590      	push	{r4, r7, lr}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80073e6:	4b15      	ldr	r3, [pc, #84]	@ (800743c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80073e8:	6a1b      	ldr	r3, [r3, #32]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d01a      	beq.n	8007424 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80073ee:	4b13      	ldr	r3, [pc, #76]	@ (800743c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d015      	beq.n	8007424 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80073f8:	4b10      	ldr	r3, [pc, #64]	@ (800743c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80073fa:	6a1b      	ldr	r3, [r3, #32]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4798      	blx	r3
 8007400:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8007404:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8007406:	e9d7 0100 	ldrd	r0, r1, [r7]
 800740a:	f04f 0200 	mov.w	r2, #0
 800740e:	f04f 0300 	mov.w	r3, #0
 8007412:	000a      	movs	r2, r1
 8007414:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8007416:	4613      	mov	r3, r2
 8007418:	461a      	mov	r2, r3
 800741a:	4621      	mov	r1, r4
 800741c:	200d      	movs	r0, #13
 800741e:	f7ff fced 	bl	8006dfc <SEGGER_SYSVIEW_RecordU32x2>
 8007422:	e006      	b.n	8007432 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8007424:	4b06      	ldr	r3, [pc, #24]	@ (8007440 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4619      	mov	r1, r3
 800742a:	200c      	movs	r0, #12
 800742c:	f7ff fcaa 	bl	8006d84 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8007430:	bf00      	nop
 8007432:	bf00      	nop
 8007434:	370c      	adds	r7, #12
 8007436:	46bd      	mov	sp, r7
 8007438:	bd90      	pop	{r4, r7, pc}
 800743a:	bf00      	nop
 800743c:	20005448 	.word	0x20005448
 8007440:	e0001004 	.word	0xe0001004

08007444 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8007444:	b580      	push	{r7, lr}
 8007446:	b086      	sub	sp, #24
 8007448:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800744a:	f3ef 8311 	mrs	r3, BASEPRI
 800744e:	f04f 0120 	mov.w	r1, #32
 8007452:	f381 8811 	msr	BASEPRI, r1
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	4819      	ldr	r0, [pc, #100]	@ (80074c0 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800745a:	f7fe fe00 	bl	800605e <_PreparePacket>
 800745e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8007464:	4b17      	ldr	r3, [pc, #92]	@ (80074c4 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800746c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	617b      	str	r3, [r7, #20]
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	613b      	str	r3, [r7, #16]
 8007476:	e00b      	b.n	8007490 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	b2da      	uxtb	r2, r3
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	1c59      	adds	r1, r3, #1
 8007480:	6179      	str	r1, [r7, #20]
 8007482:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007486:	b2d2      	uxtb	r2, r2
 8007488:	701a      	strb	r2, [r3, #0]
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	09db      	lsrs	r3, r3, #7
 800748e:	613b      	str	r3, [r7, #16]
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	2b7f      	cmp	r3, #127	@ 0x7f
 8007494:	d8f0      	bhi.n	8007478 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	1c5a      	adds	r2, r3, #1
 800749a:	617a      	str	r2, [r7, #20]
 800749c:	693a      	ldr	r2, [r7, #16]
 800749e:	b2d2      	uxtb	r2, r2
 80074a0:	701a      	strb	r2, [r3, #0]
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80074a6:	2202      	movs	r2, #2
 80074a8:	6879      	ldr	r1, [r7, #4]
 80074aa:	68b8      	ldr	r0, [r7, #8]
 80074ac:	f7fe fec6 	bl	800623c <_SendPacket>
  RECORD_END();
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f383 8811 	msr	BASEPRI, r3
}
 80074b6:	bf00      	nop
 80074b8:	3718      	adds	r7, #24
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	20005478 	.word	0x20005478
 80074c4:	e000ed04 	.word	0xe000ed04

080074c8 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b082      	sub	sp, #8
 80074cc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80074ce:	f3ef 8311 	mrs	r3, BASEPRI
 80074d2:	f04f 0120 	mov.w	r1, #32
 80074d6:	f381 8811 	msr	BASEPRI, r1
 80074da:	607b      	str	r3, [r7, #4]
 80074dc:	4807      	ldr	r0, [pc, #28]	@ (80074fc <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80074de:	f7fe fdbe 	bl	800605e <_PreparePacket>
 80074e2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80074e4:	2203      	movs	r2, #3
 80074e6:	6839      	ldr	r1, [r7, #0]
 80074e8:	6838      	ldr	r0, [r7, #0]
 80074ea:	f7fe fea7 	bl	800623c <_SendPacket>
  RECORD_END();
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f383 8811 	msr	BASEPRI, r3
}
 80074f4:	bf00      	nop
 80074f6:	3708      	adds	r7, #8
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}
 80074fc:	20005478 	.word	0x20005478

08007500 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007506:	f3ef 8311 	mrs	r3, BASEPRI
 800750a:	f04f 0120 	mov.w	r1, #32
 800750e:	f381 8811 	msr	BASEPRI, r1
 8007512:	607b      	str	r3, [r7, #4]
 8007514:	4807      	ldr	r0, [pc, #28]	@ (8007534 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8007516:	f7fe fda2 	bl	800605e <_PreparePacket>
 800751a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800751c:	2212      	movs	r2, #18
 800751e:	6839      	ldr	r1, [r7, #0]
 8007520:	6838      	ldr	r0, [r7, #0]
 8007522:	f7fe fe8b 	bl	800623c <_SendPacket>
  RECORD_END();
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f383 8811 	msr	BASEPRI, r3
}
 800752c:	bf00      	nop
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}
 8007534:	20005478 	.word	0x20005478

08007538 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8007538:	b580      	push	{r7, lr}
 800753a:	b082      	sub	sp, #8
 800753c:	af00      	add	r7, sp, #0

  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800753e:	f3ef 8311 	mrs	r3, BASEPRI
 8007542:	f04f 0120 	mov.w	r1, #32
 8007546:	f381 8811 	msr	BASEPRI, r1
 800754a:	607b      	str	r3, [r7, #4]
 800754c:	4807      	ldr	r0, [pc, #28]	@ (800756c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800754e:	f7fe fd86 	bl	800605e <_PreparePacket>
 8007552:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8007554:	2211      	movs	r2, #17
 8007556:	6839      	ldr	r1, [r7, #0]
 8007558:	6838      	ldr	r0, [r7, #0]
 800755a:	f7fe fe6f 	bl	800623c <_SendPacket>
  RECORD_END();
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f383 8811 	msr	BASEPRI, r3


}
 8007564:	bf00      	nop
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	20005478 	.word	0x20005478

08007570 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8007570:	b580      	push	{r7, lr}
 8007572:	b088      	sub	sp, #32
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007578:	f3ef 8311 	mrs	r3, BASEPRI
 800757c:	f04f 0120 	mov.w	r1, #32
 8007580:	f381 8811 	msr	BASEPRI, r1
 8007584:	617b      	str	r3, [r7, #20]
 8007586:	4819      	ldr	r0, [pc, #100]	@ (80075ec <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8007588:	f7fe fd69 	bl	800605e <_PreparePacket>
 800758c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007592:	4b17      	ldr	r3, [pc, #92]	@ (80075f0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	61fb      	str	r3, [r7, #28]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	61bb      	str	r3, [r7, #24]
 80075a4:	e00b      	b.n	80075be <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	b2da      	uxtb	r2, r3
 80075aa:	69fb      	ldr	r3, [r7, #28]
 80075ac:	1c59      	adds	r1, r3, #1
 80075ae:	61f9      	str	r1, [r7, #28]
 80075b0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80075b4:	b2d2      	uxtb	r2, r2
 80075b6:	701a      	strb	r2, [r3, #0]
 80075b8:	69bb      	ldr	r3, [r7, #24]
 80075ba:	09db      	lsrs	r3, r3, #7
 80075bc:	61bb      	str	r3, [r7, #24]
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80075c2:	d8f0      	bhi.n	80075a6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	1c5a      	adds	r2, r3, #1
 80075c8:	61fa      	str	r2, [r7, #28]
 80075ca:	69ba      	ldr	r2, [r7, #24]
 80075cc:	b2d2      	uxtb	r2, r2
 80075ce:	701a      	strb	r2, [r3, #0]
 80075d0:	69fb      	ldr	r3, [r7, #28]
 80075d2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80075d4:	2208      	movs	r2, #8
 80075d6:	68f9      	ldr	r1, [r7, #12]
 80075d8:	6938      	ldr	r0, [r7, #16]
 80075da:	f7fe fe2f 	bl	800623c <_SendPacket>
  RECORD_END();
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	f383 8811 	msr	BASEPRI, r3
}
 80075e4:	bf00      	nop
 80075e6:	3720      	adds	r7, #32
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	20005478 	.word	0x20005478
 80075f0:	20005448 	.word	0x20005448

080075f4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b088      	sub	sp, #32
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80075fc:	f3ef 8311 	mrs	r3, BASEPRI
 8007600:	f04f 0120 	mov.w	r1, #32
 8007604:	f381 8811 	msr	BASEPRI, r1
 8007608:	617b      	str	r3, [r7, #20]
 800760a:	4819      	ldr	r0, [pc, #100]	@ (8007670 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800760c:	f7fe fd27 	bl	800605e <_PreparePacket>
 8007610:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007616:	4b17      	ldr	r3, [pc, #92]	@ (8007674 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	61fb      	str	r3, [r7, #28]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	61bb      	str	r3, [r7, #24]
 8007628:	e00b      	b.n	8007642 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	b2da      	uxtb	r2, r3
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	1c59      	adds	r1, r3, #1
 8007632:	61f9      	str	r1, [r7, #28]
 8007634:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007638:	b2d2      	uxtb	r2, r2
 800763a:	701a      	strb	r2, [r3, #0]
 800763c:	69bb      	ldr	r3, [r7, #24]
 800763e:	09db      	lsrs	r3, r3, #7
 8007640:	61bb      	str	r3, [r7, #24]
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	2b7f      	cmp	r3, #127	@ 0x7f
 8007646:	d8f0      	bhi.n	800762a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	1c5a      	adds	r2, r3, #1
 800764c:	61fa      	str	r2, [r7, #28]
 800764e:	69ba      	ldr	r2, [r7, #24]
 8007650:	b2d2      	uxtb	r2, r2
 8007652:	701a      	strb	r2, [r3, #0]
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8007658:	2204      	movs	r2, #4
 800765a:	68f9      	ldr	r1, [r7, #12]
 800765c:	6938      	ldr	r0, [r7, #16]
 800765e:	f7fe fded 	bl	800623c <_SendPacket>
  RECORD_END();
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	f383 8811 	msr	BASEPRI, r3
}
 8007668:	bf00      	nop
 800766a:	3720      	adds	r7, #32
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}
 8007670:	20005478 	.word	0x20005478
 8007674:	20005448 	.word	0x20005448

08007678 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8007678:	b580      	push	{r7, lr}
 800767a:	b088      	sub	sp, #32
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007680:	f3ef 8311 	mrs	r3, BASEPRI
 8007684:	f04f 0120 	mov.w	r1, #32
 8007688:	f381 8811 	msr	BASEPRI, r1
 800768c:	617b      	str	r3, [r7, #20]
 800768e:	4819      	ldr	r0, [pc, #100]	@ (80076f4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8007690:	f7fe fce5 	bl	800605e <_PreparePacket>
 8007694:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800769a:	4b17      	ldr	r3, [pc, #92]	@ (80076f8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	61fb      	str	r3, [r7, #28]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	61bb      	str	r3, [r7, #24]
 80076ac:	e00b      	b.n	80076c6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80076ae:	69bb      	ldr	r3, [r7, #24]
 80076b0:	b2da      	uxtb	r2, r3
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	1c59      	adds	r1, r3, #1
 80076b6:	61f9      	str	r1, [r7, #28]
 80076b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80076bc:	b2d2      	uxtb	r2, r2
 80076be:	701a      	strb	r2, [r3, #0]
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	09db      	lsrs	r3, r3, #7
 80076c4:	61bb      	str	r3, [r7, #24]
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80076ca:	d8f0      	bhi.n	80076ae <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	1c5a      	adds	r2, r3, #1
 80076d0:	61fa      	str	r2, [r7, #28]
 80076d2:	69ba      	ldr	r2, [r7, #24]
 80076d4:	b2d2      	uxtb	r2, r2
 80076d6:	701a      	strb	r2, [r3, #0]
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80076dc:	2206      	movs	r2, #6
 80076de:	68f9      	ldr	r1, [r7, #12]
 80076e0:	6938      	ldr	r0, [r7, #16]
 80076e2:	f7fe fdab 	bl	800623c <_SendPacket>
  RECORD_END();
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	f383 8811 	msr	BASEPRI, r3
}
 80076ec:	bf00      	nop
 80076ee:	3720      	adds	r7, #32
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	20005478 	.word	0x20005478
 80076f8:	20005448 	.word	0x20005448

080076fc <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8007704:	4b04      	ldr	r3, [pc, #16]	@ (8007718 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	1ad3      	subs	r3, r2, r3
}
 800770c:	4618      	mov	r0, r3
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr
 8007718:	20005448 	.word	0x20005448

0800771c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800771c:	b580      	push	{r7, lr}
 800771e:	b08c      	sub	sp, #48	@ 0x30
 8007720:	af00      	add	r7, sp, #0
 8007722:	4603      	mov	r3, r0
 8007724:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8007726:	4b40      	ldr	r3, [pc, #256]	@ (8007828 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d077      	beq.n	800781e <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800772e:	4b3e      	ldr	r3, [pc, #248]	@ (8007828 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8007734:	2300      	movs	r3, #0
 8007736:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007738:	e008      	b.n	800774c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800773a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8007740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007742:	2b00      	cmp	r3, #0
 8007744:	d007      	beq.n	8007756 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8007746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007748:	3301      	adds	r3, #1
 800774a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800774c:	79fb      	ldrb	r3, [r7, #7]
 800774e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007750:	429a      	cmp	r2, r3
 8007752:	d3f2      	bcc.n	800773a <SEGGER_SYSVIEW_SendModule+0x1e>
 8007754:	e000      	b.n	8007758 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8007756:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8007758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800775a:	2b00      	cmp	r3, #0
 800775c:	d055      	beq.n	800780a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800775e:	f3ef 8311 	mrs	r3, BASEPRI
 8007762:	f04f 0120 	mov.w	r1, #32
 8007766:	f381 8811 	msr	BASEPRI, r1
 800776a:	617b      	str	r3, [r7, #20]
 800776c:	482f      	ldr	r0, [pc, #188]	@ (800782c <SEGGER_SYSVIEW_SendModule+0x110>)
 800776e:	f7fe fc76 	bl	800605e <_PreparePacket>
 8007772:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	627b      	str	r3, [r7, #36]	@ 0x24
 800777c:	79fb      	ldrb	r3, [r7, #7]
 800777e:	623b      	str	r3, [r7, #32]
 8007780:	e00b      	b.n	800779a <SEGGER_SYSVIEW_SendModule+0x7e>
 8007782:	6a3b      	ldr	r3, [r7, #32]
 8007784:	b2da      	uxtb	r2, r3
 8007786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007788:	1c59      	adds	r1, r3, #1
 800778a:	6279      	str	r1, [r7, #36]	@ 0x24
 800778c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007790:	b2d2      	uxtb	r2, r2
 8007792:	701a      	strb	r2, [r3, #0]
 8007794:	6a3b      	ldr	r3, [r7, #32]
 8007796:	09db      	lsrs	r3, r3, #7
 8007798:	623b      	str	r3, [r7, #32]
 800779a:	6a3b      	ldr	r3, [r7, #32]
 800779c:	2b7f      	cmp	r3, #127	@ 0x7f
 800779e:	d8f0      	bhi.n	8007782 <SEGGER_SYSVIEW_SendModule+0x66>
 80077a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a2:	1c5a      	adds	r2, r3, #1
 80077a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80077a6:	6a3a      	ldr	r2, [r7, #32]
 80077a8:	b2d2      	uxtb	r2, r2
 80077aa:	701a      	strb	r2, [r3, #0]
 80077ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ae:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	61fb      	str	r3, [r7, #28]
 80077b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	61bb      	str	r3, [r7, #24]
 80077ba:	e00b      	b.n	80077d4 <SEGGER_SYSVIEW_SendModule+0xb8>
 80077bc:	69bb      	ldr	r3, [r7, #24]
 80077be:	b2da      	uxtb	r2, r3
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	1c59      	adds	r1, r3, #1
 80077c4:	61f9      	str	r1, [r7, #28]
 80077c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80077ca:	b2d2      	uxtb	r2, r2
 80077cc:	701a      	strb	r2, [r3, #0]
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	09db      	lsrs	r3, r3, #7
 80077d2:	61bb      	str	r3, [r7, #24]
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80077d8:	d8f0      	bhi.n	80077bc <SEGGER_SYSVIEW_SendModule+0xa0>
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	1c5a      	adds	r2, r3, #1
 80077de:	61fa      	str	r2, [r7, #28]
 80077e0:	69ba      	ldr	r2, [r7, #24]
 80077e2:	b2d2      	uxtb	r2, r2
 80077e4:	701a      	strb	r2, [r3, #0]
 80077e6:	69fb      	ldr	r3, [r7, #28]
 80077e8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80077ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2280      	movs	r2, #128	@ 0x80
 80077f0:	4619      	mov	r1, r3
 80077f2:	68f8      	ldr	r0, [r7, #12]
 80077f4:	f7fe fbfa 	bl	8005fec <_EncodeStr>
 80077f8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80077fa:	2216      	movs	r2, #22
 80077fc:	68f9      	ldr	r1, [r7, #12]
 80077fe:	6938      	ldr	r0, [r7, #16]
 8007800:	f7fe fd1c 	bl	800623c <_SendPacket>
      RECORD_END();
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800780a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800780c:	2b00      	cmp	r3, #0
 800780e:	d006      	beq.n	800781e <SEGGER_SYSVIEW_SendModule+0x102>
 8007810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d002      	beq.n	800781e <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8007818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	4798      	blx	r3
    }
  }
}
 800781e:	bf00      	nop
 8007820:	3730      	adds	r7, #48	@ 0x30
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}
 8007826:	bf00      	nop
 8007828:	20005470 	.word	0x20005470
 800782c:	20005478 	.word	0x20005478

08007830 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8007830:	b580      	push	{r7, lr}
 8007832:	b082      	sub	sp, #8
 8007834:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8007836:	4b0c      	ldr	r3, [pc, #48]	@ (8007868 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00f      	beq.n	800785e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800783e:	4b0a      	ldr	r3, [pc, #40]	@ (8007868 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d002      	beq.n	8007852 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1f2      	bne.n	8007844 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800785e:	bf00      	nop
 8007860:	3708      	adds	r7, #8
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	20005470 	.word	0x20005470

0800786c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800786c:	b580      	push	{r7, lr}
 800786e:	b086      	sub	sp, #24
 8007870:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007872:	f3ef 8311 	mrs	r3, BASEPRI
 8007876:	f04f 0120 	mov.w	r1, #32
 800787a:	f381 8811 	msr	BASEPRI, r1
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	4817      	ldr	r0, [pc, #92]	@ (80078e0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007882:	f7fe fbec 	bl	800605e <_PreparePacket>
 8007886:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	617b      	str	r3, [r7, #20]
 8007890:	4b14      	ldr	r3, [pc, #80]	@ (80078e4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	613b      	str	r3, [r7, #16]
 8007896:	e00b      	b.n	80078b0 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	b2da      	uxtb	r2, r3
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	1c59      	adds	r1, r3, #1
 80078a0:	6179      	str	r1, [r7, #20]
 80078a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80078a6:	b2d2      	uxtb	r2, r2
 80078a8:	701a      	strb	r2, [r3, #0]
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	09db      	lsrs	r3, r3, #7
 80078ae:	613b      	str	r3, [r7, #16]
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80078b4:	d8f0      	bhi.n	8007898 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	1c5a      	adds	r2, r3, #1
 80078ba:	617a      	str	r2, [r7, #20]
 80078bc:	693a      	ldr	r2, [r7, #16]
 80078be:	b2d2      	uxtb	r2, r2
 80078c0:	701a      	strb	r2, [r3, #0]
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80078c6:	221b      	movs	r2, #27
 80078c8:	6879      	ldr	r1, [r7, #4]
 80078ca:	68b8      	ldr	r0, [r7, #8]
 80078cc:	f7fe fcb6 	bl	800623c <_SendPacket>
  RECORD_END();
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f383 8811 	msr	BASEPRI, r3
}
 80078d6:	bf00      	nop
 80078d8:	3718      	adds	r7, #24
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	20005478 	.word	0x20005478
 80078e4:	20005474 	.word	0x20005474

080078e8 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 80078e8:	b40f      	push	{r0, r1, r2, r3}
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b082      	sub	sp, #8
 80078ee:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 80078f0:	f107 0314 	add.w	r3, r7, #20
 80078f4:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 80078f6:	1d3b      	adds	r3, r7, #4
 80078f8:	461a      	mov	r2, r3
 80078fa:	2100      	movs	r1, #0
 80078fc:	6938      	ldr	r0, [r7, #16]
 80078fe:	f7fe ffaf 	bl	8006860 <_VPrintTarget>
  va_end(ParamList);
}
 8007902:	bf00      	nop
 8007904:	3708      	adds	r7, #8
 8007906:	46bd      	mov	sp, r7
 8007908:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800790c:	b004      	add	sp, #16
 800790e:	4770      	bx	lr

08007910 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8007910:	b580      	push	{r7, lr}
 8007912:	b08a      	sub	sp, #40	@ 0x28
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007918:	f3ef 8311 	mrs	r3, BASEPRI
 800791c:	f04f 0120 	mov.w	r1, #32
 8007920:	f381 8811 	msr	BASEPRI, r1
 8007924:	617b      	str	r3, [r7, #20]
 8007926:	4827      	ldr	r0, [pc, #156]	@ (80079c4 <SEGGER_SYSVIEW_Warn+0xb4>)
 8007928:	f7fe fb99 	bl	800605e <_PreparePacket>
 800792c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800792e:	2280      	movs	r2, #128	@ 0x80
 8007930:	6879      	ldr	r1, [r7, #4]
 8007932:	6938      	ldr	r0, [r7, #16]
 8007934:	f7fe fb5a 	bl	8005fec <_EncodeStr>
 8007938:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	627b      	str	r3, [r7, #36]	@ 0x24
 800793e:	2301      	movs	r3, #1
 8007940:	623b      	str	r3, [r7, #32]
 8007942:	e00b      	b.n	800795c <SEGGER_SYSVIEW_Warn+0x4c>
 8007944:	6a3b      	ldr	r3, [r7, #32]
 8007946:	b2da      	uxtb	r2, r3
 8007948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800794a:	1c59      	adds	r1, r3, #1
 800794c:	6279      	str	r1, [r7, #36]	@ 0x24
 800794e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007952:	b2d2      	uxtb	r2, r2
 8007954:	701a      	strb	r2, [r3, #0]
 8007956:	6a3b      	ldr	r3, [r7, #32]
 8007958:	09db      	lsrs	r3, r3, #7
 800795a:	623b      	str	r3, [r7, #32]
 800795c:	6a3b      	ldr	r3, [r7, #32]
 800795e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007960:	d8f0      	bhi.n	8007944 <SEGGER_SYSVIEW_Warn+0x34>
 8007962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007964:	1c5a      	adds	r2, r3, #1
 8007966:	627a      	str	r2, [r7, #36]	@ 0x24
 8007968:	6a3a      	ldr	r2, [r7, #32]
 800796a:	b2d2      	uxtb	r2, r2
 800796c:	701a      	strb	r2, [r3, #0]
 800796e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007970:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	61fb      	str	r3, [r7, #28]
 8007976:	2300      	movs	r3, #0
 8007978:	61bb      	str	r3, [r7, #24]
 800797a:	e00b      	b.n	8007994 <SEGGER_SYSVIEW_Warn+0x84>
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	b2da      	uxtb	r2, r3
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	1c59      	adds	r1, r3, #1
 8007984:	61f9      	str	r1, [r7, #28]
 8007986:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800798a:	b2d2      	uxtb	r2, r2
 800798c:	701a      	strb	r2, [r3, #0]
 800798e:	69bb      	ldr	r3, [r7, #24]
 8007990:	09db      	lsrs	r3, r3, #7
 8007992:	61bb      	str	r3, [r7, #24]
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	2b7f      	cmp	r3, #127	@ 0x7f
 8007998:	d8f0      	bhi.n	800797c <SEGGER_SYSVIEW_Warn+0x6c>
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	1c5a      	adds	r2, r3, #1
 800799e:	61fa      	str	r2, [r7, #28]
 80079a0:	69ba      	ldr	r2, [r7, #24]
 80079a2:	b2d2      	uxtb	r2, r2
 80079a4:	701a      	strb	r2, [r3, #0]
 80079a6:	69fb      	ldr	r3, [r7, #28]
 80079a8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80079aa:	221a      	movs	r2, #26
 80079ac:	68f9      	ldr	r1, [r7, #12]
 80079ae:	6938      	ldr	r0, [r7, #16]
 80079b0:	f7fe fc44 	bl	800623c <_SendPacket>
  RECORD_END();
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	f383 8811 	msr	BASEPRI, r3
}
 80079ba:	bf00      	nop
 80079bc:	3728      	adds	r7, #40	@ 0x28
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	20005478 	.word	0x20005478

080079c8 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 80079c8:	b580      	push	{r7, lr}
 80079ca:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80079cc:	4b13      	ldr	r3, [pc, #76]	@ (8007a1c <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079ce:	7e1b      	ldrb	r3, [r3, #24]
 80079d0:	4619      	mov	r1, r3
 80079d2:	4a13      	ldr	r2, [pc, #76]	@ (8007a20 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80079d4:	460b      	mov	r3, r1
 80079d6:	005b      	lsls	r3, r3, #1
 80079d8:	440b      	add	r3, r1
 80079da:	00db      	lsls	r3, r3, #3
 80079dc:	4413      	add	r3, r2
 80079de:	336c      	adds	r3, #108	@ 0x6c
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	4b0e      	ldr	r3, [pc, #56]	@ (8007a1c <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079e4:	7e1b      	ldrb	r3, [r3, #24]
 80079e6:	4618      	mov	r0, r3
 80079e8:	490d      	ldr	r1, [pc, #52]	@ (8007a20 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80079ea:	4603      	mov	r3, r0
 80079ec:	005b      	lsls	r3, r3, #1
 80079ee:	4403      	add	r3, r0
 80079f0:	00db      	lsls	r3, r3, #3
 80079f2:	440b      	add	r3, r1
 80079f4:	3370      	adds	r3, #112	@ 0x70
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d00b      	beq.n	8007a14 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80079fc:	4b07      	ldr	r3, [pc, #28]	@ (8007a1c <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079fe:	789b      	ldrb	r3, [r3, #2]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d107      	bne.n	8007a14 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8007a04:	4b05      	ldr	r3, [pc, #20]	@ (8007a1c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007a06:	2201      	movs	r2, #1
 8007a08:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8007a0a:	f7fe fb35 	bl	8006078 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8007a0e:	4b03      	ldr	r3, [pc, #12]	@ (8007a1c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007a10:	2200      	movs	r2, #0
 8007a12:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8007a14:	4b01      	ldr	r3, [pc, #4]	@ (8007a1c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007a16:	781b      	ldrb	r3, [r3, #0]
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	20005448 	.word	0x20005448
 8007a20:	20003f88 	.word	0x20003f88

08007a24 <sniprintf>:
 8007a24:	b40c      	push	{r2, r3}
 8007a26:	b530      	push	{r4, r5, lr}
 8007a28:	4b17      	ldr	r3, [pc, #92]	@ (8007a88 <sniprintf+0x64>)
 8007a2a:	1e0c      	subs	r4, r1, #0
 8007a2c:	681d      	ldr	r5, [r3, #0]
 8007a2e:	b09d      	sub	sp, #116	@ 0x74
 8007a30:	da08      	bge.n	8007a44 <sniprintf+0x20>
 8007a32:	238b      	movs	r3, #139	@ 0x8b
 8007a34:	602b      	str	r3, [r5, #0]
 8007a36:	f04f 30ff 	mov.w	r0, #4294967295
 8007a3a:	b01d      	add	sp, #116	@ 0x74
 8007a3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a40:	b002      	add	sp, #8
 8007a42:	4770      	bx	lr
 8007a44:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007a48:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007a4c:	bf14      	ite	ne
 8007a4e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007a52:	4623      	moveq	r3, r4
 8007a54:	9304      	str	r3, [sp, #16]
 8007a56:	9307      	str	r3, [sp, #28]
 8007a58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007a5c:	9002      	str	r0, [sp, #8]
 8007a5e:	9006      	str	r0, [sp, #24]
 8007a60:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007a64:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007a66:	ab21      	add	r3, sp, #132	@ 0x84
 8007a68:	a902      	add	r1, sp, #8
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	9301      	str	r3, [sp, #4]
 8007a6e:	f000 f9b3 	bl	8007dd8 <_svfiprintf_r>
 8007a72:	1c43      	adds	r3, r0, #1
 8007a74:	bfbc      	itt	lt
 8007a76:	238b      	movlt	r3, #139	@ 0x8b
 8007a78:	602b      	strlt	r3, [r5, #0]
 8007a7a:	2c00      	cmp	r4, #0
 8007a7c:	d0dd      	beq.n	8007a3a <sniprintf+0x16>
 8007a7e:	9b02      	ldr	r3, [sp, #8]
 8007a80:	2200      	movs	r2, #0
 8007a82:	701a      	strb	r2, [r3, #0]
 8007a84:	e7d9      	b.n	8007a3a <sniprintf+0x16>
 8007a86:	bf00      	nop
 8007a88:	2000001c 	.word	0x2000001c

08007a8c <memcmp>:
 8007a8c:	b510      	push	{r4, lr}
 8007a8e:	3901      	subs	r1, #1
 8007a90:	4402      	add	r2, r0
 8007a92:	4290      	cmp	r0, r2
 8007a94:	d101      	bne.n	8007a9a <memcmp+0xe>
 8007a96:	2000      	movs	r0, #0
 8007a98:	e005      	b.n	8007aa6 <memcmp+0x1a>
 8007a9a:	7803      	ldrb	r3, [r0, #0]
 8007a9c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007aa0:	42a3      	cmp	r3, r4
 8007aa2:	d001      	beq.n	8007aa8 <memcmp+0x1c>
 8007aa4:	1b18      	subs	r0, r3, r4
 8007aa6:	bd10      	pop	{r4, pc}
 8007aa8:	3001      	adds	r0, #1
 8007aaa:	e7f2      	b.n	8007a92 <memcmp+0x6>

08007aac <memset>:
 8007aac:	4402      	add	r2, r0
 8007aae:	4603      	mov	r3, r0
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d100      	bne.n	8007ab6 <memset+0xa>
 8007ab4:	4770      	bx	lr
 8007ab6:	f803 1b01 	strb.w	r1, [r3], #1
 8007aba:	e7f9      	b.n	8007ab0 <memset+0x4>

08007abc <__errno>:
 8007abc:	4b01      	ldr	r3, [pc, #4]	@ (8007ac4 <__errno+0x8>)
 8007abe:	6818      	ldr	r0, [r3, #0]
 8007ac0:	4770      	bx	lr
 8007ac2:	bf00      	nop
 8007ac4:	2000001c 	.word	0x2000001c

08007ac8 <__libc_init_array>:
 8007ac8:	b570      	push	{r4, r5, r6, lr}
 8007aca:	4d0d      	ldr	r5, [pc, #52]	@ (8007b00 <__libc_init_array+0x38>)
 8007acc:	4c0d      	ldr	r4, [pc, #52]	@ (8007b04 <__libc_init_array+0x3c>)
 8007ace:	1b64      	subs	r4, r4, r5
 8007ad0:	10a4      	asrs	r4, r4, #2
 8007ad2:	2600      	movs	r6, #0
 8007ad4:	42a6      	cmp	r6, r4
 8007ad6:	d109      	bne.n	8007aec <__libc_init_array+0x24>
 8007ad8:	4d0b      	ldr	r5, [pc, #44]	@ (8007b08 <__libc_init_array+0x40>)
 8007ada:	4c0c      	ldr	r4, [pc, #48]	@ (8007b0c <__libc_init_array+0x44>)
 8007adc:	f000 fc66 	bl	80083ac <_init>
 8007ae0:	1b64      	subs	r4, r4, r5
 8007ae2:	10a4      	asrs	r4, r4, #2
 8007ae4:	2600      	movs	r6, #0
 8007ae6:	42a6      	cmp	r6, r4
 8007ae8:	d105      	bne.n	8007af6 <__libc_init_array+0x2e>
 8007aea:	bd70      	pop	{r4, r5, r6, pc}
 8007aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8007af0:	4798      	blx	r3
 8007af2:	3601      	adds	r6, #1
 8007af4:	e7ee      	b.n	8007ad4 <__libc_init_array+0xc>
 8007af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007afa:	4798      	blx	r3
 8007afc:	3601      	adds	r6, #1
 8007afe:	e7f2      	b.n	8007ae6 <__libc_init_array+0x1e>
 8007b00:	080085a0 	.word	0x080085a0
 8007b04:	080085a0 	.word	0x080085a0
 8007b08:	080085a0 	.word	0x080085a0
 8007b0c:	080085a4 	.word	0x080085a4

08007b10 <__retarget_lock_acquire_recursive>:
 8007b10:	4770      	bx	lr

08007b12 <__retarget_lock_release_recursive>:
 8007b12:	4770      	bx	lr

08007b14 <memcpy>:
 8007b14:	440a      	add	r2, r1
 8007b16:	4291      	cmp	r1, r2
 8007b18:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b1c:	d100      	bne.n	8007b20 <memcpy+0xc>
 8007b1e:	4770      	bx	lr
 8007b20:	b510      	push	{r4, lr}
 8007b22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b2a:	4291      	cmp	r1, r2
 8007b2c:	d1f9      	bne.n	8007b22 <memcpy+0xe>
 8007b2e:	bd10      	pop	{r4, pc}

08007b30 <_free_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	4605      	mov	r5, r0
 8007b34:	2900      	cmp	r1, #0
 8007b36:	d041      	beq.n	8007bbc <_free_r+0x8c>
 8007b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b3c:	1f0c      	subs	r4, r1, #4
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	bfb8      	it	lt
 8007b42:	18e4      	addlt	r4, r4, r3
 8007b44:	f000 f8e0 	bl	8007d08 <__malloc_lock>
 8007b48:	4a1d      	ldr	r2, [pc, #116]	@ (8007bc0 <_free_r+0x90>)
 8007b4a:	6813      	ldr	r3, [r2, #0]
 8007b4c:	b933      	cbnz	r3, 8007b5c <_free_r+0x2c>
 8007b4e:	6063      	str	r3, [r4, #4]
 8007b50:	6014      	str	r4, [r2, #0]
 8007b52:	4628      	mov	r0, r5
 8007b54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b58:	f000 b8dc 	b.w	8007d14 <__malloc_unlock>
 8007b5c:	42a3      	cmp	r3, r4
 8007b5e:	d908      	bls.n	8007b72 <_free_r+0x42>
 8007b60:	6820      	ldr	r0, [r4, #0]
 8007b62:	1821      	adds	r1, r4, r0
 8007b64:	428b      	cmp	r3, r1
 8007b66:	bf01      	itttt	eq
 8007b68:	6819      	ldreq	r1, [r3, #0]
 8007b6a:	685b      	ldreq	r3, [r3, #4]
 8007b6c:	1809      	addeq	r1, r1, r0
 8007b6e:	6021      	streq	r1, [r4, #0]
 8007b70:	e7ed      	b.n	8007b4e <_free_r+0x1e>
 8007b72:	461a      	mov	r2, r3
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	b10b      	cbz	r3, 8007b7c <_free_r+0x4c>
 8007b78:	42a3      	cmp	r3, r4
 8007b7a:	d9fa      	bls.n	8007b72 <_free_r+0x42>
 8007b7c:	6811      	ldr	r1, [r2, #0]
 8007b7e:	1850      	adds	r0, r2, r1
 8007b80:	42a0      	cmp	r0, r4
 8007b82:	d10b      	bne.n	8007b9c <_free_r+0x6c>
 8007b84:	6820      	ldr	r0, [r4, #0]
 8007b86:	4401      	add	r1, r0
 8007b88:	1850      	adds	r0, r2, r1
 8007b8a:	4283      	cmp	r3, r0
 8007b8c:	6011      	str	r1, [r2, #0]
 8007b8e:	d1e0      	bne.n	8007b52 <_free_r+0x22>
 8007b90:	6818      	ldr	r0, [r3, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	6053      	str	r3, [r2, #4]
 8007b96:	4408      	add	r0, r1
 8007b98:	6010      	str	r0, [r2, #0]
 8007b9a:	e7da      	b.n	8007b52 <_free_r+0x22>
 8007b9c:	d902      	bls.n	8007ba4 <_free_r+0x74>
 8007b9e:	230c      	movs	r3, #12
 8007ba0:	602b      	str	r3, [r5, #0]
 8007ba2:	e7d6      	b.n	8007b52 <_free_r+0x22>
 8007ba4:	6820      	ldr	r0, [r4, #0]
 8007ba6:	1821      	adds	r1, r4, r0
 8007ba8:	428b      	cmp	r3, r1
 8007baa:	bf04      	itt	eq
 8007bac:	6819      	ldreq	r1, [r3, #0]
 8007bae:	685b      	ldreq	r3, [r3, #4]
 8007bb0:	6063      	str	r3, [r4, #4]
 8007bb2:	bf04      	itt	eq
 8007bb4:	1809      	addeq	r1, r1, r0
 8007bb6:	6021      	streq	r1, [r4, #0]
 8007bb8:	6054      	str	r4, [r2, #4]
 8007bba:	e7ca      	b.n	8007b52 <_free_r+0x22>
 8007bbc:	bd38      	pop	{r3, r4, r5, pc}
 8007bbe:	bf00      	nop
 8007bc0:	200056a0 	.word	0x200056a0

08007bc4 <sbrk_aligned>:
 8007bc4:	b570      	push	{r4, r5, r6, lr}
 8007bc6:	4e0f      	ldr	r6, [pc, #60]	@ (8007c04 <sbrk_aligned+0x40>)
 8007bc8:	460c      	mov	r4, r1
 8007bca:	6831      	ldr	r1, [r6, #0]
 8007bcc:	4605      	mov	r5, r0
 8007bce:	b911      	cbnz	r1, 8007bd6 <sbrk_aligned+0x12>
 8007bd0:	f000 fba6 	bl	8008320 <_sbrk_r>
 8007bd4:	6030      	str	r0, [r6, #0]
 8007bd6:	4621      	mov	r1, r4
 8007bd8:	4628      	mov	r0, r5
 8007bda:	f000 fba1 	bl	8008320 <_sbrk_r>
 8007bde:	1c43      	adds	r3, r0, #1
 8007be0:	d103      	bne.n	8007bea <sbrk_aligned+0x26>
 8007be2:	f04f 34ff 	mov.w	r4, #4294967295
 8007be6:	4620      	mov	r0, r4
 8007be8:	bd70      	pop	{r4, r5, r6, pc}
 8007bea:	1cc4      	adds	r4, r0, #3
 8007bec:	f024 0403 	bic.w	r4, r4, #3
 8007bf0:	42a0      	cmp	r0, r4
 8007bf2:	d0f8      	beq.n	8007be6 <sbrk_aligned+0x22>
 8007bf4:	1a21      	subs	r1, r4, r0
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	f000 fb92 	bl	8008320 <_sbrk_r>
 8007bfc:	3001      	adds	r0, #1
 8007bfe:	d1f2      	bne.n	8007be6 <sbrk_aligned+0x22>
 8007c00:	e7ef      	b.n	8007be2 <sbrk_aligned+0x1e>
 8007c02:	bf00      	nop
 8007c04:	2000569c 	.word	0x2000569c

08007c08 <_malloc_r>:
 8007c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c0c:	1ccd      	adds	r5, r1, #3
 8007c0e:	f025 0503 	bic.w	r5, r5, #3
 8007c12:	3508      	adds	r5, #8
 8007c14:	2d0c      	cmp	r5, #12
 8007c16:	bf38      	it	cc
 8007c18:	250c      	movcc	r5, #12
 8007c1a:	2d00      	cmp	r5, #0
 8007c1c:	4606      	mov	r6, r0
 8007c1e:	db01      	blt.n	8007c24 <_malloc_r+0x1c>
 8007c20:	42a9      	cmp	r1, r5
 8007c22:	d904      	bls.n	8007c2e <_malloc_r+0x26>
 8007c24:	230c      	movs	r3, #12
 8007c26:	6033      	str	r3, [r6, #0]
 8007c28:	2000      	movs	r0, #0
 8007c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d04 <_malloc_r+0xfc>
 8007c32:	f000 f869 	bl	8007d08 <__malloc_lock>
 8007c36:	f8d8 3000 	ldr.w	r3, [r8]
 8007c3a:	461c      	mov	r4, r3
 8007c3c:	bb44      	cbnz	r4, 8007c90 <_malloc_r+0x88>
 8007c3e:	4629      	mov	r1, r5
 8007c40:	4630      	mov	r0, r6
 8007c42:	f7ff ffbf 	bl	8007bc4 <sbrk_aligned>
 8007c46:	1c43      	adds	r3, r0, #1
 8007c48:	4604      	mov	r4, r0
 8007c4a:	d158      	bne.n	8007cfe <_malloc_r+0xf6>
 8007c4c:	f8d8 4000 	ldr.w	r4, [r8]
 8007c50:	4627      	mov	r7, r4
 8007c52:	2f00      	cmp	r7, #0
 8007c54:	d143      	bne.n	8007cde <_malloc_r+0xd6>
 8007c56:	2c00      	cmp	r4, #0
 8007c58:	d04b      	beq.n	8007cf2 <_malloc_r+0xea>
 8007c5a:	6823      	ldr	r3, [r4, #0]
 8007c5c:	4639      	mov	r1, r7
 8007c5e:	4630      	mov	r0, r6
 8007c60:	eb04 0903 	add.w	r9, r4, r3
 8007c64:	f000 fb5c 	bl	8008320 <_sbrk_r>
 8007c68:	4581      	cmp	r9, r0
 8007c6a:	d142      	bne.n	8007cf2 <_malloc_r+0xea>
 8007c6c:	6821      	ldr	r1, [r4, #0]
 8007c6e:	1a6d      	subs	r5, r5, r1
 8007c70:	4629      	mov	r1, r5
 8007c72:	4630      	mov	r0, r6
 8007c74:	f7ff ffa6 	bl	8007bc4 <sbrk_aligned>
 8007c78:	3001      	adds	r0, #1
 8007c7a:	d03a      	beq.n	8007cf2 <_malloc_r+0xea>
 8007c7c:	6823      	ldr	r3, [r4, #0]
 8007c7e:	442b      	add	r3, r5
 8007c80:	6023      	str	r3, [r4, #0]
 8007c82:	f8d8 3000 	ldr.w	r3, [r8]
 8007c86:	685a      	ldr	r2, [r3, #4]
 8007c88:	bb62      	cbnz	r2, 8007ce4 <_malloc_r+0xdc>
 8007c8a:	f8c8 7000 	str.w	r7, [r8]
 8007c8e:	e00f      	b.n	8007cb0 <_malloc_r+0xa8>
 8007c90:	6822      	ldr	r2, [r4, #0]
 8007c92:	1b52      	subs	r2, r2, r5
 8007c94:	d420      	bmi.n	8007cd8 <_malloc_r+0xd0>
 8007c96:	2a0b      	cmp	r2, #11
 8007c98:	d917      	bls.n	8007cca <_malloc_r+0xc2>
 8007c9a:	1961      	adds	r1, r4, r5
 8007c9c:	42a3      	cmp	r3, r4
 8007c9e:	6025      	str	r5, [r4, #0]
 8007ca0:	bf18      	it	ne
 8007ca2:	6059      	strne	r1, [r3, #4]
 8007ca4:	6863      	ldr	r3, [r4, #4]
 8007ca6:	bf08      	it	eq
 8007ca8:	f8c8 1000 	streq.w	r1, [r8]
 8007cac:	5162      	str	r2, [r4, r5]
 8007cae:	604b      	str	r3, [r1, #4]
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	f000 f82f 	bl	8007d14 <__malloc_unlock>
 8007cb6:	f104 000b 	add.w	r0, r4, #11
 8007cba:	1d23      	adds	r3, r4, #4
 8007cbc:	f020 0007 	bic.w	r0, r0, #7
 8007cc0:	1ac2      	subs	r2, r0, r3
 8007cc2:	bf1c      	itt	ne
 8007cc4:	1a1b      	subne	r3, r3, r0
 8007cc6:	50a3      	strne	r3, [r4, r2]
 8007cc8:	e7af      	b.n	8007c2a <_malloc_r+0x22>
 8007cca:	6862      	ldr	r2, [r4, #4]
 8007ccc:	42a3      	cmp	r3, r4
 8007cce:	bf0c      	ite	eq
 8007cd0:	f8c8 2000 	streq.w	r2, [r8]
 8007cd4:	605a      	strne	r2, [r3, #4]
 8007cd6:	e7eb      	b.n	8007cb0 <_malloc_r+0xa8>
 8007cd8:	4623      	mov	r3, r4
 8007cda:	6864      	ldr	r4, [r4, #4]
 8007cdc:	e7ae      	b.n	8007c3c <_malloc_r+0x34>
 8007cde:	463c      	mov	r4, r7
 8007ce0:	687f      	ldr	r7, [r7, #4]
 8007ce2:	e7b6      	b.n	8007c52 <_malloc_r+0x4a>
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	42a3      	cmp	r3, r4
 8007cea:	d1fb      	bne.n	8007ce4 <_malloc_r+0xdc>
 8007cec:	2300      	movs	r3, #0
 8007cee:	6053      	str	r3, [r2, #4]
 8007cf0:	e7de      	b.n	8007cb0 <_malloc_r+0xa8>
 8007cf2:	230c      	movs	r3, #12
 8007cf4:	6033      	str	r3, [r6, #0]
 8007cf6:	4630      	mov	r0, r6
 8007cf8:	f000 f80c 	bl	8007d14 <__malloc_unlock>
 8007cfc:	e794      	b.n	8007c28 <_malloc_r+0x20>
 8007cfe:	6005      	str	r5, [r0, #0]
 8007d00:	e7d6      	b.n	8007cb0 <_malloc_r+0xa8>
 8007d02:	bf00      	nop
 8007d04:	200056a0 	.word	0x200056a0

08007d08 <__malloc_lock>:
 8007d08:	4801      	ldr	r0, [pc, #4]	@ (8007d10 <__malloc_lock+0x8>)
 8007d0a:	f7ff bf01 	b.w	8007b10 <__retarget_lock_acquire_recursive>
 8007d0e:	bf00      	nop
 8007d10:	20005698 	.word	0x20005698

08007d14 <__malloc_unlock>:
 8007d14:	4801      	ldr	r0, [pc, #4]	@ (8007d1c <__malloc_unlock+0x8>)
 8007d16:	f7ff befc 	b.w	8007b12 <__retarget_lock_release_recursive>
 8007d1a:	bf00      	nop
 8007d1c:	20005698 	.word	0x20005698

08007d20 <__ssputs_r>:
 8007d20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d24:	688e      	ldr	r6, [r1, #8]
 8007d26:	461f      	mov	r7, r3
 8007d28:	42be      	cmp	r6, r7
 8007d2a:	680b      	ldr	r3, [r1, #0]
 8007d2c:	4682      	mov	sl, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	4690      	mov	r8, r2
 8007d32:	d82d      	bhi.n	8007d90 <__ssputs_r+0x70>
 8007d34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d3c:	d026      	beq.n	8007d8c <__ssputs_r+0x6c>
 8007d3e:	6965      	ldr	r5, [r4, #20]
 8007d40:	6909      	ldr	r1, [r1, #16]
 8007d42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d46:	eba3 0901 	sub.w	r9, r3, r1
 8007d4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d4e:	1c7b      	adds	r3, r7, #1
 8007d50:	444b      	add	r3, r9
 8007d52:	106d      	asrs	r5, r5, #1
 8007d54:	429d      	cmp	r5, r3
 8007d56:	bf38      	it	cc
 8007d58:	461d      	movcc	r5, r3
 8007d5a:	0553      	lsls	r3, r2, #21
 8007d5c:	d527      	bpl.n	8007dae <__ssputs_r+0x8e>
 8007d5e:	4629      	mov	r1, r5
 8007d60:	f7ff ff52 	bl	8007c08 <_malloc_r>
 8007d64:	4606      	mov	r6, r0
 8007d66:	b360      	cbz	r0, 8007dc2 <__ssputs_r+0xa2>
 8007d68:	6921      	ldr	r1, [r4, #16]
 8007d6a:	464a      	mov	r2, r9
 8007d6c:	f7ff fed2 	bl	8007b14 <memcpy>
 8007d70:	89a3      	ldrh	r3, [r4, #12]
 8007d72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d7a:	81a3      	strh	r3, [r4, #12]
 8007d7c:	6126      	str	r6, [r4, #16]
 8007d7e:	6165      	str	r5, [r4, #20]
 8007d80:	444e      	add	r6, r9
 8007d82:	eba5 0509 	sub.w	r5, r5, r9
 8007d86:	6026      	str	r6, [r4, #0]
 8007d88:	60a5      	str	r5, [r4, #8]
 8007d8a:	463e      	mov	r6, r7
 8007d8c:	42be      	cmp	r6, r7
 8007d8e:	d900      	bls.n	8007d92 <__ssputs_r+0x72>
 8007d90:	463e      	mov	r6, r7
 8007d92:	6820      	ldr	r0, [r4, #0]
 8007d94:	4632      	mov	r2, r6
 8007d96:	4641      	mov	r1, r8
 8007d98:	f000 faa8 	bl	80082ec <memmove>
 8007d9c:	68a3      	ldr	r3, [r4, #8]
 8007d9e:	1b9b      	subs	r3, r3, r6
 8007da0:	60a3      	str	r3, [r4, #8]
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	4433      	add	r3, r6
 8007da6:	6023      	str	r3, [r4, #0]
 8007da8:	2000      	movs	r0, #0
 8007daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dae:	462a      	mov	r2, r5
 8007db0:	f000 fac6 	bl	8008340 <_realloc_r>
 8007db4:	4606      	mov	r6, r0
 8007db6:	2800      	cmp	r0, #0
 8007db8:	d1e0      	bne.n	8007d7c <__ssputs_r+0x5c>
 8007dba:	6921      	ldr	r1, [r4, #16]
 8007dbc:	4650      	mov	r0, sl
 8007dbe:	f7ff feb7 	bl	8007b30 <_free_r>
 8007dc2:	230c      	movs	r3, #12
 8007dc4:	f8ca 3000 	str.w	r3, [sl]
 8007dc8:	89a3      	ldrh	r3, [r4, #12]
 8007dca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dce:	81a3      	strh	r3, [r4, #12]
 8007dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd4:	e7e9      	b.n	8007daa <__ssputs_r+0x8a>
	...

08007dd8 <_svfiprintf_r>:
 8007dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ddc:	4698      	mov	r8, r3
 8007dde:	898b      	ldrh	r3, [r1, #12]
 8007de0:	061b      	lsls	r3, r3, #24
 8007de2:	b09d      	sub	sp, #116	@ 0x74
 8007de4:	4607      	mov	r7, r0
 8007de6:	460d      	mov	r5, r1
 8007de8:	4614      	mov	r4, r2
 8007dea:	d510      	bpl.n	8007e0e <_svfiprintf_r+0x36>
 8007dec:	690b      	ldr	r3, [r1, #16]
 8007dee:	b973      	cbnz	r3, 8007e0e <_svfiprintf_r+0x36>
 8007df0:	2140      	movs	r1, #64	@ 0x40
 8007df2:	f7ff ff09 	bl	8007c08 <_malloc_r>
 8007df6:	6028      	str	r0, [r5, #0]
 8007df8:	6128      	str	r0, [r5, #16]
 8007dfa:	b930      	cbnz	r0, 8007e0a <_svfiprintf_r+0x32>
 8007dfc:	230c      	movs	r3, #12
 8007dfe:	603b      	str	r3, [r7, #0]
 8007e00:	f04f 30ff 	mov.w	r0, #4294967295
 8007e04:	b01d      	add	sp, #116	@ 0x74
 8007e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0a:	2340      	movs	r3, #64	@ 0x40
 8007e0c:	616b      	str	r3, [r5, #20]
 8007e0e:	2300      	movs	r3, #0
 8007e10:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e12:	2320      	movs	r3, #32
 8007e14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e18:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e1c:	2330      	movs	r3, #48	@ 0x30
 8007e1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007fbc <_svfiprintf_r+0x1e4>
 8007e22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e26:	f04f 0901 	mov.w	r9, #1
 8007e2a:	4623      	mov	r3, r4
 8007e2c:	469a      	mov	sl, r3
 8007e2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e32:	b10a      	cbz	r2, 8007e38 <_svfiprintf_r+0x60>
 8007e34:	2a25      	cmp	r2, #37	@ 0x25
 8007e36:	d1f9      	bne.n	8007e2c <_svfiprintf_r+0x54>
 8007e38:	ebba 0b04 	subs.w	fp, sl, r4
 8007e3c:	d00b      	beq.n	8007e56 <_svfiprintf_r+0x7e>
 8007e3e:	465b      	mov	r3, fp
 8007e40:	4622      	mov	r2, r4
 8007e42:	4629      	mov	r1, r5
 8007e44:	4638      	mov	r0, r7
 8007e46:	f7ff ff6b 	bl	8007d20 <__ssputs_r>
 8007e4a:	3001      	adds	r0, #1
 8007e4c:	f000 80a7 	beq.w	8007f9e <_svfiprintf_r+0x1c6>
 8007e50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e52:	445a      	add	r2, fp
 8007e54:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e56:	f89a 3000 	ldrb.w	r3, [sl]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	f000 809f 	beq.w	8007f9e <_svfiprintf_r+0x1c6>
 8007e60:	2300      	movs	r3, #0
 8007e62:	f04f 32ff 	mov.w	r2, #4294967295
 8007e66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e6a:	f10a 0a01 	add.w	sl, sl, #1
 8007e6e:	9304      	str	r3, [sp, #16]
 8007e70:	9307      	str	r3, [sp, #28]
 8007e72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e76:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e78:	4654      	mov	r4, sl
 8007e7a:	2205      	movs	r2, #5
 8007e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e80:	484e      	ldr	r0, [pc, #312]	@ (8007fbc <_svfiprintf_r+0x1e4>)
 8007e82:	f7f8 f9fd 	bl	8000280 <memchr>
 8007e86:	9a04      	ldr	r2, [sp, #16]
 8007e88:	b9d8      	cbnz	r0, 8007ec2 <_svfiprintf_r+0xea>
 8007e8a:	06d0      	lsls	r0, r2, #27
 8007e8c:	bf44      	itt	mi
 8007e8e:	2320      	movmi	r3, #32
 8007e90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e94:	0711      	lsls	r1, r2, #28
 8007e96:	bf44      	itt	mi
 8007e98:	232b      	movmi	r3, #43	@ 0x2b
 8007e9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e9e:	f89a 3000 	ldrb.w	r3, [sl]
 8007ea2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ea4:	d015      	beq.n	8007ed2 <_svfiprintf_r+0xfa>
 8007ea6:	9a07      	ldr	r2, [sp, #28]
 8007ea8:	4654      	mov	r4, sl
 8007eaa:	2000      	movs	r0, #0
 8007eac:	f04f 0c0a 	mov.w	ip, #10
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eb6:	3b30      	subs	r3, #48	@ 0x30
 8007eb8:	2b09      	cmp	r3, #9
 8007eba:	d94b      	bls.n	8007f54 <_svfiprintf_r+0x17c>
 8007ebc:	b1b0      	cbz	r0, 8007eec <_svfiprintf_r+0x114>
 8007ebe:	9207      	str	r2, [sp, #28]
 8007ec0:	e014      	b.n	8007eec <_svfiprintf_r+0x114>
 8007ec2:	eba0 0308 	sub.w	r3, r0, r8
 8007ec6:	fa09 f303 	lsl.w	r3, r9, r3
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	9304      	str	r3, [sp, #16]
 8007ece:	46a2      	mov	sl, r4
 8007ed0:	e7d2      	b.n	8007e78 <_svfiprintf_r+0xa0>
 8007ed2:	9b03      	ldr	r3, [sp, #12]
 8007ed4:	1d19      	adds	r1, r3, #4
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	9103      	str	r1, [sp, #12]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	bfbb      	ittet	lt
 8007ede:	425b      	neglt	r3, r3
 8007ee0:	f042 0202 	orrlt.w	r2, r2, #2
 8007ee4:	9307      	strge	r3, [sp, #28]
 8007ee6:	9307      	strlt	r3, [sp, #28]
 8007ee8:	bfb8      	it	lt
 8007eea:	9204      	strlt	r2, [sp, #16]
 8007eec:	7823      	ldrb	r3, [r4, #0]
 8007eee:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ef0:	d10a      	bne.n	8007f08 <_svfiprintf_r+0x130>
 8007ef2:	7863      	ldrb	r3, [r4, #1]
 8007ef4:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ef6:	d132      	bne.n	8007f5e <_svfiprintf_r+0x186>
 8007ef8:	9b03      	ldr	r3, [sp, #12]
 8007efa:	1d1a      	adds	r2, r3, #4
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	9203      	str	r2, [sp, #12]
 8007f00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f04:	3402      	adds	r4, #2
 8007f06:	9305      	str	r3, [sp, #20]
 8007f08:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007fcc <_svfiprintf_r+0x1f4>
 8007f0c:	7821      	ldrb	r1, [r4, #0]
 8007f0e:	2203      	movs	r2, #3
 8007f10:	4650      	mov	r0, sl
 8007f12:	f7f8 f9b5 	bl	8000280 <memchr>
 8007f16:	b138      	cbz	r0, 8007f28 <_svfiprintf_r+0x150>
 8007f18:	9b04      	ldr	r3, [sp, #16]
 8007f1a:	eba0 000a 	sub.w	r0, r0, sl
 8007f1e:	2240      	movs	r2, #64	@ 0x40
 8007f20:	4082      	lsls	r2, r0
 8007f22:	4313      	orrs	r3, r2
 8007f24:	3401      	adds	r4, #1
 8007f26:	9304      	str	r3, [sp, #16]
 8007f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f2c:	4824      	ldr	r0, [pc, #144]	@ (8007fc0 <_svfiprintf_r+0x1e8>)
 8007f2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f32:	2206      	movs	r2, #6
 8007f34:	f7f8 f9a4 	bl	8000280 <memchr>
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	d036      	beq.n	8007faa <_svfiprintf_r+0x1d2>
 8007f3c:	4b21      	ldr	r3, [pc, #132]	@ (8007fc4 <_svfiprintf_r+0x1ec>)
 8007f3e:	bb1b      	cbnz	r3, 8007f88 <_svfiprintf_r+0x1b0>
 8007f40:	9b03      	ldr	r3, [sp, #12]
 8007f42:	3307      	adds	r3, #7
 8007f44:	f023 0307 	bic.w	r3, r3, #7
 8007f48:	3308      	adds	r3, #8
 8007f4a:	9303      	str	r3, [sp, #12]
 8007f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f4e:	4433      	add	r3, r6
 8007f50:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f52:	e76a      	b.n	8007e2a <_svfiprintf_r+0x52>
 8007f54:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f58:	460c      	mov	r4, r1
 8007f5a:	2001      	movs	r0, #1
 8007f5c:	e7a8      	b.n	8007eb0 <_svfiprintf_r+0xd8>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	3401      	adds	r4, #1
 8007f62:	9305      	str	r3, [sp, #20]
 8007f64:	4619      	mov	r1, r3
 8007f66:	f04f 0c0a 	mov.w	ip, #10
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f70:	3a30      	subs	r2, #48	@ 0x30
 8007f72:	2a09      	cmp	r2, #9
 8007f74:	d903      	bls.n	8007f7e <_svfiprintf_r+0x1a6>
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d0c6      	beq.n	8007f08 <_svfiprintf_r+0x130>
 8007f7a:	9105      	str	r1, [sp, #20]
 8007f7c:	e7c4      	b.n	8007f08 <_svfiprintf_r+0x130>
 8007f7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f82:	4604      	mov	r4, r0
 8007f84:	2301      	movs	r3, #1
 8007f86:	e7f0      	b.n	8007f6a <_svfiprintf_r+0x192>
 8007f88:	ab03      	add	r3, sp, #12
 8007f8a:	9300      	str	r3, [sp, #0]
 8007f8c:	462a      	mov	r2, r5
 8007f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8007fc8 <_svfiprintf_r+0x1f0>)
 8007f90:	a904      	add	r1, sp, #16
 8007f92:	4638      	mov	r0, r7
 8007f94:	f3af 8000 	nop.w
 8007f98:	1c42      	adds	r2, r0, #1
 8007f9a:	4606      	mov	r6, r0
 8007f9c:	d1d6      	bne.n	8007f4c <_svfiprintf_r+0x174>
 8007f9e:	89ab      	ldrh	r3, [r5, #12]
 8007fa0:	065b      	lsls	r3, r3, #25
 8007fa2:	f53f af2d 	bmi.w	8007e00 <_svfiprintf_r+0x28>
 8007fa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fa8:	e72c      	b.n	8007e04 <_svfiprintf_r+0x2c>
 8007faa:	ab03      	add	r3, sp, #12
 8007fac:	9300      	str	r3, [sp, #0]
 8007fae:	462a      	mov	r2, r5
 8007fb0:	4b05      	ldr	r3, [pc, #20]	@ (8007fc8 <_svfiprintf_r+0x1f0>)
 8007fb2:	a904      	add	r1, sp, #16
 8007fb4:	4638      	mov	r0, r7
 8007fb6:	f000 f879 	bl	80080ac <_printf_i>
 8007fba:	e7ed      	b.n	8007f98 <_svfiprintf_r+0x1c0>
 8007fbc:	08008564 	.word	0x08008564
 8007fc0:	0800856e 	.word	0x0800856e
 8007fc4:	00000000 	.word	0x00000000
 8007fc8:	08007d21 	.word	0x08007d21
 8007fcc:	0800856a 	.word	0x0800856a

08007fd0 <_printf_common>:
 8007fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fd4:	4616      	mov	r6, r2
 8007fd6:	4698      	mov	r8, r3
 8007fd8:	688a      	ldr	r2, [r1, #8]
 8007fda:	690b      	ldr	r3, [r1, #16]
 8007fdc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	bfb8      	it	lt
 8007fe4:	4613      	movlt	r3, r2
 8007fe6:	6033      	str	r3, [r6, #0]
 8007fe8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007fec:	4607      	mov	r7, r0
 8007fee:	460c      	mov	r4, r1
 8007ff0:	b10a      	cbz	r2, 8007ff6 <_printf_common+0x26>
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	6033      	str	r3, [r6, #0]
 8007ff6:	6823      	ldr	r3, [r4, #0]
 8007ff8:	0699      	lsls	r1, r3, #26
 8007ffa:	bf42      	ittt	mi
 8007ffc:	6833      	ldrmi	r3, [r6, #0]
 8007ffe:	3302      	addmi	r3, #2
 8008000:	6033      	strmi	r3, [r6, #0]
 8008002:	6825      	ldr	r5, [r4, #0]
 8008004:	f015 0506 	ands.w	r5, r5, #6
 8008008:	d106      	bne.n	8008018 <_printf_common+0x48>
 800800a:	f104 0a19 	add.w	sl, r4, #25
 800800e:	68e3      	ldr	r3, [r4, #12]
 8008010:	6832      	ldr	r2, [r6, #0]
 8008012:	1a9b      	subs	r3, r3, r2
 8008014:	42ab      	cmp	r3, r5
 8008016:	dc26      	bgt.n	8008066 <_printf_common+0x96>
 8008018:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800801c:	6822      	ldr	r2, [r4, #0]
 800801e:	3b00      	subs	r3, #0
 8008020:	bf18      	it	ne
 8008022:	2301      	movne	r3, #1
 8008024:	0692      	lsls	r2, r2, #26
 8008026:	d42b      	bmi.n	8008080 <_printf_common+0xb0>
 8008028:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800802c:	4641      	mov	r1, r8
 800802e:	4638      	mov	r0, r7
 8008030:	47c8      	blx	r9
 8008032:	3001      	adds	r0, #1
 8008034:	d01e      	beq.n	8008074 <_printf_common+0xa4>
 8008036:	6823      	ldr	r3, [r4, #0]
 8008038:	6922      	ldr	r2, [r4, #16]
 800803a:	f003 0306 	and.w	r3, r3, #6
 800803e:	2b04      	cmp	r3, #4
 8008040:	bf02      	ittt	eq
 8008042:	68e5      	ldreq	r5, [r4, #12]
 8008044:	6833      	ldreq	r3, [r6, #0]
 8008046:	1aed      	subeq	r5, r5, r3
 8008048:	68a3      	ldr	r3, [r4, #8]
 800804a:	bf0c      	ite	eq
 800804c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008050:	2500      	movne	r5, #0
 8008052:	4293      	cmp	r3, r2
 8008054:	bfc4      	itt	gt
 8008056:	1a9b      	subgt	r3, r3, r2
 8008058:	18ed      	addgt	r5, r5, r3
 800805a:	2600      	movs	r6, #0
 800805c:	341a      	adds	r4, #26
 800805e:	42b5      	cmp	r5, r6
 8008060:	d11a      	bne.n	8008098 <_printf_common+0xc8>
 8008062:	2000      	movs	r0, #0
 8008064:	e008      	b.n	8008078 <_printf_common+0xa8>
 8008066:	2301      	movs	r3, #1
 8008068:	4652      	mov	r2, sl
 800806a:	4641      	mov	r1, r8
 800806c:	4638      	mov	r0, r7
 800806e:	47c8      	blx	r9
 8008070:	3001      	adds	r0, #1
 8008072:	d103      	bne.n	800807c <_printf_common+0xac>
 8008074:	f04f 30ff 	mov.w	r0, #4294967295
 8008078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800807c:	3501      	adds	r5, #1
 800807e:	e7c6      	b.n	800800e <_printf_common+0x3e>
 8008080:	18e1      	adds	r1, r4, r3
 8008082:	1c5a      	adds	r2, r3, #1
 8008084:	2030      	movs	r0, #48	@ 0x30
 8008086:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800808a:	4422      	add	r2, r4
 800808c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008090:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008094:	3302      	adds	r3, #2
 8008096:	e7c7      	b.n	8008028 <_printf_common+0x58>
 8008098:	2301      	movs	r3, #1
 800809a:	4622      	mov	r2, r4
 800809c:	4641      	mov	r1, r8
 800809e:	4638      	mov	r0, r7
 80080a0:	47c8      	blx	r9
 80080a2:	3001      	adds	r0, #1
 80080a4:	d0e6      	beq.n	8008074 <_printf_common+0xa4>
 80080a6:	3601      	adds	r6, #1
 80080a8:	e7d9      	b.n	800805e <_printf_common+0x8e>
	...

080080ac <_printf_i>:
 80080ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080b0:	7e0f      	ldrb	r7, [r1, #24]
 80080b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080b4:	2f78      	cmp	r7, #120	@ 0x78
 80080b6:	4691      	mov	r9, r2
 80080b8:	4680      	mov	r8, r0
 80080ba:	460c      	mov	r4, r1
 80080bc:	469a      	mov	sl, r3
 80080be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080c2:	d807      	bhi.n	80080d4 <_printf_i+0x28>
 80080c4:	2f62      	cmp	r7, #98	@ 0x62
 80080c6:	d80a      	bhi.n	80080de <_printf_i+0x32>
 80080c8:	2f00      	cmp	r7, #0
 80080ca:	f000 80d2 	beq.w	8008272 <_printf_i+0x1c6>
 80080ce:	2f58      	cmp	r7, #88	@ 0x58
 80080d0:	f000 80b9 	beq.w	8008246 <_printf_i+0x19a>
 80080d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80080dc:	e03a      	b.n	8008154 <_printf_i+0xa8>
 80080de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80080e2:	2b15      	cmp	r3, #21
 80080e4:	d8f6      	bhi.n	80080d4 <_printf_i+0x28>
 80080e6:	a101      	add	r1, pc, #4	@ (adr r1, 80080ec <_printf_i+0x40>)
 80080e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080ec:	08008145 	.word	0x08008145
 80080f0:	08008159 	.word	0x08008159
 80080f4:	080080d5 	.word	0x080080d5
 80080f8:	080080d5 	.word	0x080080d5
 80080fc:	080080d5 	.word	0x080080d5
 8008100:	080080d5 	.word	0x080080d5
 8008104:	08008159 	.word	0x08008159
 8008108:	080080d5 	.word	0x080080d5
 800810c:	080080d5 	.word	0x080080d5
 8008110:	080080d5 	.word	0x080080d5
 8008114:	080080d5 	.word	0x080080d5
 8008118:	08008259 	.word	0x08008259
 800811c:	08008183 	.word	0x08008183
 8008120:	08008213 	.word	0x08008213
 8008124:	080080d5 	.word	0x080080d5
 8008128:	080080d5 	.word	0x080080d5
 800812c:	0800827b 	.word	0x0800827b
 8008130:	080080d5 	.word	0x080080d5
 8008134:	08008183 	.word	0x08008183
 8008138:	080080d5 	.word	0x080080d5
 800813c:	080080d5 	.word	0x080080d5
 8008140:	0800821b 	.word	0x0800821b
 8008144:	6833      	ldr	r3, [r6, #0]
 8008146:	1d1a      	adds	r2, r3, #4
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	6032      	str	r2, [r6, #0]
 800814c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008150:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008154:	2301      	movs	r3, #1
 8008156:	e09d      	b.n	8008294 <_printf_i+0x1e8>
 8008158:	6833      	ldr	r3, [r6, #0]
 800815a:	6820      	ldr	r0, [r4, #0]
 800815c:	1d19      	adds	r1, r3, #4
 800815e:	6031      	str	r1, [r6, #0]
 8008160:	0606      	lsls	r6, r0, #24
 8008162:	d501      	bpl.n	8008168 <_printf_i+0xbc>
 8008164:	681d      	ldr	r5, [r3, #0]
 8008166:	e003      	b.n	8008170 <_printf_i+0xc4>
 8008168:	0645      	lsls	r5, r0, #25
 800816a:	d5fb      	bpl.n	8008164 <_printf_i+0xb8>
 800816c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008170:	2d00      	cmp	r5, #0
 8008172:	da03      	bge.n	800817c <_printf_i+0xd0>
 8008174:	232d      	movs	r3, #45	@ 0x2d
 8008176:	426d      	negs	r5, r5
 8008178:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800817c:	4859      	ldr	r0, [pc, #356]	@ (80082e4 <_printf_i+0x238>)
 800817e:	230a      	movs	r3, #10
 8008180:	e011      	b.n	80081a6 <_printf_i+0xfa>
 8008182:	6821      	ldr	r1, [r4, #0]
 8008184:	6833      	ldr	r3, [r6, #0]
 8008186:	0608      	lsls	r0, r1, #24
 8008188:	f853 5b04 	ldr.w	r5, [r3], #4
 800818c:	d402      	bmi.n	8008194 <_printf_i+0xe8>
 800818e:	0649      	lsls	r1, r1, #25
 8008190:	bf48      	it	mi
 8008192:	b2ad      	uxthmi	r5, r5
 8008194:	2f6f      	cmp	r7, #111	@ 0x6f
 8008196:	4853      	ldr	r0, [pc, #332]	@ (80082e4 <_printf_i+0x238>)
 8008198:	6033      	str	r3, [r6, #0]
 800819a:	bf14      	ite	ne
 800819c:	230a      	movne	r3, #10
 800819e:	2308      	moveq	r3, #8
 80081a0:	2100      	movs	r1, #0
 80081a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081a6:	6866      	ldr	r6, [r4, #4]
 80081a8:	60a6      	str	r6, [r4, #8]
 80081aa:	2e00      	cmp	r6, #0
 80081ac:	bfa2      	ittt	ge
 80081ae:	6821      	ldrge	r1, [r4, #0]
 80081b0:	f021 0104 	bicge.w	r1, r1, #4
 80081b4:	6021      	strge	r1, [r4, #0]
 80081b6:	b90d      	cbnz	r5, 80081bc <_printf_i+0x110>
 80081b8:	2e00      	cmp	r6, #0
 80081ba:	d04b      	beq.n	8008254 <_printf_i+0x1a8>
 80081bc:	4616      	mov	r6, r2
 80081be:	fbb5 f1f3 	udiv	r1, r5, r3
 80081c2:	fb03 5711 	mls	r7, r3, r1, r5
 80081c6:	5dc7      	ldrb	r7, [r0, r7]
 80081c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081cc:	462f      	mov	r7, r5
 80081ce:	42bb      	cmp	r3, r7
 80081d0:	460d      	mov	r5, r1
 80081d2:	d9f4      	bls.n	80081be <_printf_i+0x112>
 80081d4:	2b08      	cmp	r3, #8
 80081d6:	d10b      	bne.n	80081f0 <_printf_i+0x144>
 80081d8:	6823      	ldr	r3, [r4, #0]
 80081da:	07df      	lsls	r7, r3, #31
 80081dc:	d508      	bpl.n	80081f0 <_printf_i+0x144>
 80081de:	6923      	ldr	r3, [r4, #16]
 80081e0:	6861      	ldr	r1, [r4, #4]
 80081e2:	4299      	cmp	r1, r3
 80081e4:	bfde      	ittt	le
 80081e6:	2330      	movle	r3, #48	@ 0x30
 80081e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80081ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80081f0:	1b92      	subs	r2, r2, r6
 80081f2:	6122      	str	r2, [r4, #16]
 80081f4:	f8cd a000 	str.w	sl, [sp]
 80081f8:	464b      	mov	r3, r9
 80081fa:	aa03      	add	r2, sp, #12
 80081fc:	4621      	mov	r1, r4
 80081fe:	4640      	mov	r0, r8
 8008200:	f7ff fee6 	bl	8007fd0 <_printf_common>
 8008204:	3001      	adds	r0, #1
 8008206:	d14a      	bne.n	800829e <_printf_i+0x1f2>
 8008208:	f04f 30ff 	mov.w	r0, #4294967295
 800820c:	b004      	add	sp, #16
 800820e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008212:	6823      	ldr	r3, [r4, #0]
 8008214:	f043 0320 	orr.w	r3, r3, #32
 8008218:	6023      	str	r3, [r4, #0]
 800821a:	4833      	ldr	r0, [pc, #204]	@ (80082e8 <_printf_i+0x23c>)
 800821c:	2778      	movs	r7, #120	@ 0x78
 800821e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008222:	6823      	ldr	r3, [r4, #0]
 8008224:	6831      	ldr	r1, [r6, #0]
 8008226:	061f      	lsls	r7, r3, #24
 8008228:	f851 5b04 	ldr.w	r5, [r1], #4
 800822c:	d402      	bmi.n	8008234 <_printf_i+0x188>
 800822e:	065f      	lsls	r7, r3, #25
 8008230:	bf48      	it	mi
 8008232:	b2ad      	uxthmi	r5, r5
 8008234:	6031      	str	r1, [r6, #0]
 8008236:	07d9      	lsls	r1, r3, #31
 8008238:	bf44      	itt	mi
 800823a:	f043 0320 	orrmi.w	r3, r3, #32
 800823e:	6023      	strmi	r3, [r4, #0]
 8008240:	b11d      	cbz	r5, 800824a <_printf_i+0x19e>
 8008242:	2310      	movs	r3, #16
 8008244:	e7ac      	b.n	80081a0 <_printf_i+0xf4>
 8008246:	4827      	ldr	r0, [pc, #156]	@ (80082e4 <_printf_i+0x238>)
 8008248:	e7e9      	b.n	800821e <_printf_i+0x172>
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	f023 0320 	bic.w	r3, r3, #32
 8008250:	6023      	str	r3, [r4, #0]
 8008252:	e7f6      	b.n	8008242 <_printf_i+0x196>
 8008254:	4616      	mov	r6, r2
 8008256:	e7bd      	b.n	80081d4 <_printf_i+0x128>
 8008258:	6833      	ldr	r3, [r6, #0]
 800825a:	6825      	ldr	r5, [r4, #0]
 800825c:	6961      	ldr	r1, [r4, #20]
 800825e:	1d18      	adds	r0, r3, #4
 8008260:	6030      	str	r0, [r6, #0]
 8008262:	062e      	lsls	r6, r5, #24
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	d501      	bpl.n	800826c <_printf_i+0x1c0>
 8008268:	6019      	str	r1, [r3, #0]
 800826a:	e002      	b.n	8008272 <_printf_i+0x1c6>
 800826c:	0668      	lsls	r0, r5, #25
 800826e:	d5fb      	bpl.n	8008268 <_printf_i+0x1bc>
 8008270:	8019      	strh	r1, [r3, #0]
 8008272:	2300      	movs	r3, #0
 8008274:	6123      	str	r3, [r4, #16]
 8008276:	4616      	mov	r6, r2
 8008278:	e7bc      	b.n	80081f4 <_printf_i+0x148>
 800827a:	6833      	ldr	r3, [r6, #0]
 800827c:	1d1a      	adds	r2, r3, #4
 800827e:	6032      	str	r2, [r6, #0]
 8008280:	681e      	ldr	r6, [r3, #0]
 8008282:	6862      	ldr	r2, [r4, #4]
 8008284:	2100      	movs	r1, #0
 8008286:	4630      	mov	r0, r6
 8008288:	f7f7 fffa 	bl	8000280 <memchr>
 800828c:	b108      	cbz	r0, 8008292 <_printf_i+0x1e6>
 800828e:	1b80      	subs	r0, r0, r6
 8008290:	6060      	str	r0, [r4, #4]
 8008292:	6863      	ldr	r3, [r4, #4]
 8008294:	6123      	str	r3, [r4, #16]
 8008296:	2300      	movs	r3, #0
 8008298:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800829c:	e7aa      	b.n	80081f4 <_printf_i+0x148>
 800829e:	6923      	ldr	r3, [r4, #16]
 80082a0:	4632      	mov	r2, r6
 80082a2:	4649      	mov	r1, r9
 80082a4:	4640      	mov	r0, r8
 80082a6:	47d0      	blx	sl
 80082a8:	3001      	adds	r0, #1
 80082aa:	d0ad      	beq.n	8008208 <_printf_i+0x15c>
 80082ac:	6823      	ldr	r3, [r4, #0]
 80082ae:	079b      	lsls	r3, r3, #30
 80082b0:	d413      	bmi.n	80082da <_printf_i+0x22e>
 80082b2:	68e0      	ldr	r0, [r4, #12]
 80082b4:	9b03      	ldr	r3, [sp, #12]
 80082b6:	4298      	cmp	r0, r3
 80082b8:	bfb8      	it	lt
 80082ba:	4618      	movlt	r0, r3
 80082bc:	e7a6      	b.n	800820c <_printf_i+0x160>
 80082be:	2301      	movs	r3, #1
 80082c0:	4632      	mov	r2, r6
 80082c2:	4649      	mov	r1, r9
 80082c4:	4640      	mov	r0, r8
 80082c6:	47d0      	blx	sl
 80082c8:	3001      	adds	r0, #1
 80082ca:	d09d      	beq.n	8008208 <_printf_i+0x15c>
 80082cc:	3501      	adds	r5, #1
 80082ce:	68e3      	ldr	r3, [r4, #12]
 80082d0:	9903      	ldr	r1, [sp, #12]
 80082d2:	1a5b      	subs	r3, r3, r1
 80082d4:	42ab      	cmp	r3, r5
 80082d6:	dcf2      	bgt.n	80082be <_printf_i+0x212>
 80082d8:	e7eb      	b.n	80082b2 <_printf_i+0x206>
 80082da:	2500      	movs	r5, #0
 80082dc:	f104 0619 	add.w	r6, r4, #25
 80082e0:	e7f5      	b.n	80082ce <_printf_i+0x222>
 80082e2:	bf00      	nop
 80082e4:	08008575 	.word	0x08008575
 80082e8:	08008586 	.word	0x08008586

080082ec <memmove>:
 80082ec:	4288      	cmp	r0, r1
 80082ee:	b510      	push	{r4, lr}
 80082f0:	eb01 0402 	add.w	r4, r1, r2
 80082f4:	d902      	bls.n	80082fc <memmove+0x10>
 80082f6:	4284      	cmp	r4, r0
 80082f8:	4623      	mov	r3, r4
 80082fa:	d807      	bhi.n	800830c <memmove+0x20>
 80082fc:	1e43      	subs	r3, r0, #1
 80082fe:	42a1      	cmp	r1, r4
 8008300:	d008      	beq.n	8008314 <memmove+0x28>
 8008302:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008306:	f803 2f01 	strb.w	r2, [r3, #1]!
 800830a:	e7f8      	b.n	80082fe <memmove+0x12>
 800830c:	4402      	add	r2, r0
 800830e:	4601      	mov	r1, r0
 8008310:	428a      	cmp	r2, r1
 8008312:	d100      	bne.n	8008316 <memmove+0x2a>
 8008314:	bd10      	pop	{r4, pc}
 8008316:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800831a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800831e:	e7f7      	b.n	8008310 <memmove+0x24>

08008320 <_sbrk_r>:
 8008320:	b538      	push	{r3, r4, r5, lr}
 8008322:	4d06      	ldr	r5, [pc, #24]	@ (800833c <_sbrk_r+0x1c>)
 8008324:	2300      	movs	r3, #0
 8008326:	4604      	mov	r4, r0
 8008328:	4608      	mov	r0, r1
 800832a:	602b      	str	r3, [r5, #0]
 800832c:	f7f8 fd4e 	bl	8000dcc <_sbrk>
 8008330:	1c43      	adds	r3, r0, #1
 8008332:	d102      	bne.n	800833a <_sbrk_r+0x1a>
 8008334:	682b      	ldr	r3, [r5, #0]
 8008336:	b103      	cbz	r3, 800833a <_sbrk_r+0x1a>
 8008338:	6023      	str	r3, [r4, #0]
 800833a:	bd38      	pop	{r3, r4, r5, pc}
 800833c:	20005694 	.word	0x20005694

08008340 <_realloc_r>:
 8008340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008344:	4680      	mov	r8, r0
 8008346:	4615      	mov	r5, r2
 8008348:	460c      	mov	r4, r1
 800834a:	b921      	cbnz	r1, 8008356 <_realloc_r+0x16>
 800834c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008350:	4611      	mov	r1, r2
 8008352:	f7ff bc59 	b.w	8007c08 <_malloc_r>
 8008356:	b92a      	cbnz	r2, 8008364 <_realloc_r+0x24>
 8008358:	f7ff fbea 	bl	8007b30 <_free_r>
 800835c:	2400      	movs	r4, #0
 800835e:	4620      	mov	r0, r4
 8008360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008364:	f000 f81a 	bl	800839c <_malloc_usable_size_r>
 8008368:	4285      	cmp	r5, r0
 800836a:	4606      	mov	r6, r0
 800836c:	d802      	bhi.n	8008374 <_realloc_r+0x34>
 800836e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008372:	d8f4      	bhi.n	800835e <_realloc_r+0x1e>
 8008374:	4629      	mov	r1, r5
 8008376:	4640      	mov	r0, r8
 8008378:	f7ff fc46 	bl	8007c08 <_malloc_r>
 800837c:	4607      	mov	r7, r0
 800837e:	2800      	cmp	r0, #0
 8008380:	d0ec      	beq.n	800835c <_realloc_r+0x1c>
 8008382:	42b5      	cmp	r5, r6
 8008384:	462a      	mov	r2, r5
 8008386:	4621      	mov	r1, r4
 8008388:	bf28      	it	cs
 800838a:	4632      	movcs	r2, r6
 800838c:	f7ff fbc2 	bl	8007b14 <memcpy>
 8008390:	4621      	mov	r1, r4
 8008392:	4640      	mov	r0, r8
 8008394:	f7ff fbcc 	bl	8007b30 <_free_r>
 8008398:	463c      	mov	r4, r7
 800839a:	e7e0      	b.n	800835e <_realloc_r+0x1e>

0800839c <_malloc_usable_size_r>:
 800839c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083a0:	1f18      	subs	r0, r3, #4
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	bfbc      	itt	lt
 80083a6:	580b      	ldrlt	r3, [r1, r0]
 80083a8:	18c0      	addlt	r0, r0, r3
 80083aa:	4770      	bx	lr

080083ac <_init>:
 80083ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ae:	bf00      	nop
 80083b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083b2:	bc08      	pop	{r3}
 80083b4:	469e      	mov	lr, r3
 80083b6:	4770      	bx	lr

080083b8 <_fini>:
 80083b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ba:	bf00      	nop
 80083bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083be:	bc08      	pop	{r3}
 80083c0:	469e      	mov	lr, r3
 80083c2:	4770      	bx	lr
