Analysis & Synthesis report for lab7_top_level
Fri Mar 08 13:23:50 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab7_top_level|pwm_ctrl:pwm|pwm_state
 12. State Machine - |lab7_top_level|serial_uart:uart|tx_state
 13. State Machine - |lab7_top_level|serial_uart:uart|rx_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0|altsyncram_2ie1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |lab7_top_level
 22. Parameter Settings for User Entity Instance: startup_reset:\b_gen_pll:i_startup_reset
 23. Parameter Settings for User Entity Instance: cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i
 24. Parameter Settings for User Entity Instance: reset_ctrl:\b_gen_pll:i_reset_ctrl
 25. Parameter Settings for User Entity Instance: serial_uart:uart
 26. Parameter Settings for User Entity Instance: pwm_ctrl:pwm
 27. Parameter Settings for Inferred Entity Instance: c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0
 28. Parameter Settings for Inferred Entity Instance: pwm_ctrl:pwm|lpm_divide:Div0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd"
 31. Port Connectivity Checks: "serial_uart:uart"
 32. Port Connectivity Checks: "reset_ctrl:\b_gen_pll:i_reset_ctrl"
 33. Port Connectivity Checks: "cycloneV_pll:\b_gen_pll:i_cyclonev_pll"
 34. Port Connectivity Checks: "startup_reset:\b_gen_pll:i_startup_reset"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 08 13:23:50 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; lab7_top_level                              ;
; Top-level Entity Name           ; lab7_top_level                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 213                                         ;
; Total pins                      ; 53                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,280                                       ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab7_top_level     ; lab7_top_level     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                       ; Library      ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+
; seven_seg_pkg.vhd                                      ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/seven_seg_pkg.vhd                                      ;              ;
; bcd_decode_rom_rtl.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/bcd_decode_rom_rtl.vhd                                 ;              ;
; serial_uart_rtl.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_uart_rtl.vhd                                    ;              ;
; startup_reset.vhd                                      ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/startup_reset.vhd                                      ;              ;
; reset_ctrl_rtl.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/reset_ctrl_rtl.vhd                                     ;              ;
; key_ctrl.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/key_ctrl.vhd                                           ;              ;
; c_disp_ctrl.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/c_disp_ctrl.vhd                                        ;              ;
; serial_ctrl.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_ctrl.vhd                                        ;              ;
; pwm_ctrl.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd                                           ;              ;
; cycloneV_pll.vhd                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll.vhd                                       ; cycloneV_pll ;
; cycloneV_pll/cycloneV_pll_0002.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v                       ; cycloneV_pll ;
; lab7_top_level.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd                                     ;              ;
; altera_pll.v                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                ;              ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;              ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;              ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;              ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;              ;
; aglobal201.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                              ;              ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;              ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                  ;              ;
; altram.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                  ;              ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                ;              ;
; db/altsyncram_2ie1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/altsyncram_2ie1.tdf                                 ;              ;
; db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif ;              ;
; lpm_divide.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                              ;              ;
; abs_divider.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                             ;              ;
; sign_div_unsign.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;              ;
; db/lpm_divide_lbm.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/lpm_divide_lbm.tdf                                  ;              ;
; db/sign_div_unsign_rlh.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/sign_div_unsign_rlh.tdf                             ;              ;
; db/alt_u_div_sve.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/alt_u_div_sve.tdf                                   ;              ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 327                                                                                                               ;
;                                             ;                                                                                                                   ;
; Combinational ALUT usage for logic          ; 582                                                                                                               ;
;     -- 7 input functions                    ; 0                                                                                                                 ;
;     -- 6 input functions                    ; 66                                                                                                                ;
;     -- 5 input functions                    ; 33                                                                                                                ;
;     -- 4 input functions                    ; 103                                                                                                               ;
;     -- <=3 input functions                  ; 380                                                                                                               ;
;                                             ;                                                                                                                   ;
; Dedicated logic registers                   ; 213                                                                                                               ;
;                                             ;                                                                                                                   ;
; I/O pins                                    ; 53                                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                                 ;
; Total block memory bits                     ; 1280                                                                                                              ;
;                                             ;                                                                                                                   ;
; Total DSP Blocks                            ; 1                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Total PLLs                                  ; 2                                                                                                                 ;
;     -- PLLs                                 ; 2                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Maximum fan-out node                        ; cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 212                                                                                                               ;
; Total fan-out                               ; 2742                                                                                                              ;
; Average fan-out                             ; 3.00                                                                                                              ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name         ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |lab7_top_level                               ; 582 (0)             ; 213 (0)                   ; 1280              ; 1          ; 53   ; 0            ; |lab7_top_level                                                                                                              ; lab7_top_level      ; work         ;
;    |c_disp_ctrl:c_disp_ctrl|                  ; 45 (37)             ; 54 (45)                   ; 1280              ; 0          ; 0    ; 0            ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl                                                                                      ; c_disp_ctrl         ; work         ;
;       |bcd_decode_rom:bcd|                    ; 8 (8)               ; 9 (9)                     ; 1280              ; 0          ; 0    ; 0            ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd                                                                   ; bcd_decode_rom      ; work         ;
;          |altsyncram:bcd_rom_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0                                          ; altsyncram          ; work         ;
;             |altsyncram_2ie1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0|altsyncram_2ie1:auto_generated           ; altsyncram_2ie1     ; work         ;
;    |cycloneV_pll:\b_gen_pll:i_cyclonev_pll|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|cycloneV_pll:\b_gen_pll:i_cyclonev_pll                                                                       ; cycloneV_pll        ; cyclonev_pll ;
;       |cycloneV_pll_0002:cyclonev_pll_inst|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst                                   ; cycloneV_pll_0002   ; cycloneV_pll ;
;          |altera_pll:altera_pll_i|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i           ; altera_pll          ; work         ;
;    |key_ctrl:key_ctrl|                        ; 29 (29)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|key_ctrl:key_ctrl                                                                                            ; key_ctrl            ; work         ;
;    |pwm_ctrl:pwm|                             ; 416 (109)           ; 39 (39)                   ; 0                 ; 1          ; 0    ; 0            ; |lab7_top_level|pwm_ctrl:pwm                                                                                                 ; pwm_ctrl            ; work         ;
;       |lpm_divide:Div0|                       ; 307 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|pwm_ctrl:pwm|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_lbm:auto_generated|      ; 307 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|pwm_ctrl:pwm|lpm_divide:Div0|lpm_divide_lbm:auto_generated                                                   ; lpm_divide_lbm      ; work         ;
;             |sign_div_unsign_rlh:divider|     ; 307 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|pwm_ctrl:pwm|lpm_divide:Div0|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_sve:divider|        ; 307 (307)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|pwm_ctrl:pwm|lpm_divide:Div0|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider ; alt_u_div_sve       ; work         ;
;    |reset_ctrl:\b_gen_pll:i_reset_ctrl|       ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|reset_ctrl:\b_gen_pll:i_reset_ctrl                                                                           ; reset_ctrl          ; work         ;
;    |serial_ctrl:serial_ctrl|                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|serial_ctrl:serial_ctrl                                                                                      ; serial_ctrl         ; work         ;
;    |serial_uart:uart|                         ; 64 (64)             ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|serial_uart:uart                                                                                             ; serial_uart         ; work         ;
;    |startup_reset:\b_gen_pll:i_startup_reset| ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7_top_level|startup_reset:\b_gen_pll:i_startup_reset                                                                     ; startup_reset       ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; Name                                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                    ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0|altsyncram_2ie1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 10           ; --           ; --           ; 2560 ; db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+------------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |lab7_top_level|cycloneV_pll:\b_gen_pll:i_cyclonev_pll ; cycloneV_pll.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7_top_level|pwm_ctrl:pwm|pwm_state                                                                                                  ;
+--------------------------+--------------------------+------------------+--------------------+------------------+-------------------+--------------------+
; Name                     ; pwm_state.pwm_refresh_dc ; pwm_state.pwm_on ; pwm_state.pwm_down ; pwm_state.pwm_up ; pwm_state.pwm_off ; pwm_state.pwm_idel ;
+--------------------------+--------------------------+------------------+--------------------+------------------+-------------------+--------------------+
; pwm_state.pwm_idel       ; 0                        ; 0                ; 0                  ; 0                ; 0                 ; 0                  ;
; pwm_state.pwm_off        ; 0                        ; 0                ; 0                  ; 0                ; 1                 ; 1                  ;
; pwm_state.pwm_up         ; 0                        ; 0                ; 0                  ; 1                ; 0                 ; 1                  ;
; pwm_state.pwm_down       ; 0                        ; 0                ; 1                  ; 0                ; 0                 ; 1                  ;
; pwm_state.pwm_on         ; 0                        ; 1                ; 0                  ; 0                ; 0                 ; 1                  ;
; pwm_state.pwm_refresh_dc ; 1                        ; 0                ; 0                  ; 0                ; 0                 ; 1                  ;
+--------------------------+--------------------------+------------------+--------------------+------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7_top_level|serial_uart:uart|tx_state                                                                    ;
+----------------------+---------------------+-------------------+--------------------+----------------------+-----------------+
; Name                 ; tx_state.s_stop_bit ; tx_state.s_parity ; tx_state.s_tx_data ; tx_state.s_start_bit ; tx_state.s_idle ;
+----------------------+---------------------+-------------------+--------------------+----------------------+-----------------+
; tx_state.s_idle      ; 0                   ; 0                 ; 0                  ; 0                    ; 0               ;
; tx_state.s_start_bit ; 0                   ; 0                 ; 0                  ; 1                    ; 1               ;
; tx_state.s_tx_data   ; 0                   ; 0                 ; 1                  ; 0                    ; 1               ;
; tx_state.s_parity    ; 0                   ; 1                 ; 0                  ; 0                    ; 1               ;
; tx_state.s_stop_bit  ; 1                   ; 0                 ; 0                  ; 0                    ; 1               ;
+----------------------+---------------------+-------------------+--------------------+----------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |lab7_top_level|serial_uart:uart|rx_state                                            ;
+---------------------+---------------------+-------------------+--------------------+-----------------+
; Name                ; rx_state.s_stop_bit ; rx_state.s_parity ; rx_state.s_rx_data ; rx_state.s_idle ;
+---------------------+---------------------+-------------------+--------------------+-----------------+
; rx_state.s_idle     ; 0                   ; 0                 ; 0                  ; 0               ;
; rx_state.s_rx_data  ; 0                   ; 0                 ; 1                  ; 1               ;
; rx_state.s_parity   ; 0                   ; 1                 ; 0                  ; 1               ;
; rx_state.s_stop_bit ; 1                   ; 0                 ; 0                  ; 1               ;
+---------------------+---------------------+-------------------+--------------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+--------------------------------------------------------+---------------------------------------------------+
; Register name                                          ; Reason for Removal                                ;
+--------------------------------------------------------+---------------------------------------------------+
; c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|rom_addr[7] ; Stuck at GND due to stuck port data_in            ;
; c_disp_ctrl:c_disp_ctrl|myArray[2][5]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][4] ;
; c_disp_ctrl:c_disp_ctrl|myArray[0][5]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][4] ;
; c_disp_ctrl:c_disp_ctrl|myArray[1][5]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][4] ;
; c_disp_ctrl:c_disp_ctrl|myArray[0][4]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][4] ;
; c_disp_ctrl:c_disp_ctrl|myArray[1][4]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][4] ;
; c_disp_ctrl:c_disp_ctrl|myArray[1][7]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][6] ;
; c_disp_ctrl:c_disp_ctrl|myArray[2][7]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][6] ;
; c_disp_ctrl:c_disp_ctrl|myArray[0][3]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][6] ;
; c_disp_ctrl:c_disp_ctrl|myArray[0][7]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][6] ;
; c_disp_ctrl:c_disp_ctrl|myArray[0][2]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][6] ;
; c_disp_ctrl:c_disp_ctrl|myArray[0][6]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][6] ;
; c_disp_ctrl:c_disp_ctrl|myArray[1][6]                  ; Merged with c_disp_ctrl:c_disp_ctrl|myArray[2][6] ;
; c_disp_ctrl:c_disp_ctrl|myArray[2][6]                  ; Stuck at GND due to stuck port data_in            ;
; c_disp_ctrl:c_disp_ctrl|transmit_data[6,7]             ; Stuck at GND due to stuck port data_in            ;
; serial_uart:uart|rx_state.s_parity                     ; Stuck at GND due to stuck port data_in            ;
; serial_uart:uart|tx_byte_saved[6,7]                    ; Stuck at GND due to stuck port data_in            ;
; serial_uart:uart|tx_state.s_parity                     ; Stuck at GND due to stuck port data_in            ;
; serial_uart:uart|tx_parity_bit                         ; Lost fanout                                       ;
; Total Number of Removed Registers = 21                 ;                                                   ;
+--------------------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; c_disp_ctrl:c_disp_ctrl|myArray[2][6] ; Stuck at GND              ; c_disp_ctrl:c_disp_ctrl|transmit_data[6], c_disp_ctrl:c_disp_ctrl|transmit_data[7], ;
;                                       ; due to stuck port data_in ; serial_uart:uart|tx_byte_saved[7], serial_uart:uart|tx_byte_saved[6]                ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 213   ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 103   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; c_disp_ctrl:c_disp_ctrl|hex1[0]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex1[1]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex1[2]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex1[3]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex1[4]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex1[5]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex1[6]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex2[0]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex2[1]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex2[2]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex2[3]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex2[4]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex2[5]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex2[6]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex3[0]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex3[1]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex3[2]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex3[3]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex3[4]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex3[5]              ; 1       ;
; c_disp_ctrl:c_disp_ctrl|hex3[6]              ; 1       ;
; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; 51      ;
; pwm_ctrl:pwm|current_dc_update               ; 9       ;
; pwm_ctrl:pwm|previous_duty_cycle[6]          ; 1       ;
; pwm_ctrl:pwm|previous_duty_cycle[5]          ; 1       ;
; pwm_ctrl:pwm|previous_duty_cycle[2]          ; 1       ;
; Total number of inverted registers = 26      ;         ;
+----------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                ;
+-----------------------------------------------------------+----------------------------------------------------------+------+
; Register Name                                             ; Megafunction                                             ; Type ;
+-----------------------------------------------------------+----------------------------------------------------------+------+
; c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|rom_data[0..9] ; c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|bcd_rom_rtl_0 ; RAM  ;
+-----------------------------------------------------------+----------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl|myArray[2][4] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl|myArray[2][1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab7_top_level|key_ctrl:key_ctrl|key_up              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab7_top_level|serial_ctrl:serial_ctrl|key_down      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |lab7_top_level|serial_uart:uart|tx_bit_cnt[1]        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |lab7_top_level|serial_uart:uart|rx_bit_cnt[6]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab7_top_level|pwm_ctrl:pwm|pwm_counter[1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab7_top_level|serial_uart:uart|received_data[4]     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |lab7_top_level|key_ctrl:key_ctrl|counter[11]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |lab7_top_level|serial_uart:uart|tx_byte_saved[2]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |lab7_top_level|pwm_ctrl:pwm|duty_cycle[0]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl|Mux24         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl|Mux27         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |lab7_top_level|pwm_ctrl:pwm|pwm_state                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab7_top_level|c_disp_ctrl:c_disp_ctrl|Mux22         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7_top_level|pwm_ctrl:pwm|Selector11               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0|altsyncram_2ie1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lab7_top_level ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; g_simulation   ; false ; Enumerated                                            ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: startup_reset:\b_gen_pll:i_startup_reset ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; g_reset_hold_clk ; 1023  ; Signed Integer                                             ;
+------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                            ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                          ;
; pll_type                             ; General                ; String                                                                          ;
; pll_subtype                          ; General                ; String                                                                          ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                  ;
; operation_mode                       ; direct                 ; String                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                  ;
; clock_name_0                         ;                        ; String                                                                          ;
; clock_name_1                         ;                        ; String                                                                          ;
; clock_name_2                         ;                        ; String                                                                          ;
; clock_name_3                         ;                        ; String                                                                          ;
; clock_name_4                         ;                        ; String                                                                          ;
; clock_name_5                         ;                        ; String                                                                          ;
; clock_name_6                         ;                        ; String                                                                          ;
; clock_name_7                         ;                        ; String                                                                          ;
; clock_name_8                         ;                        ; String                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                          ;
; pll_bw_sel                           ; low                    ; String                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_ctrl:\b_gen_pll:i_reset_ctrl ;
+------------------+-------+------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                 ;
+------------------+-------+------------------------------------------------------+
; g_reset_hold_clk ; 127   ; Signed Integer                                       ;
+------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:uart ;
+----------------------+--------+-------------------------------+
; Parameter Name       ; Value  ; Type                          ;
+----------------------+--------+-------------------------------+
; g_reset_active_state ; '1'    ; Enumerated                    ;
; g_serial_speed_bps   ; 115200 ; Signed Integer                ;
; g_clk_period_ns      ; 20     ; Signed Integer                ;
; g_parity             ; 0      ; Signed Integer                ;
+----------------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_ctrl:pwm ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; clk_period     ; 20    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0 ;
+------------------------------------+--------------------------------------------------------+------------------------+
; Parameter Name                     ; Value                                                  ; Type                   ;
+------------------------------------+--------------------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                ;
; WIDTH_A                            ; 10                                                     ; Untyped                ;
; WIDTHAD_A                          ; 8                                                      ; Untyped                ;
; NUMWORDS_A                         ; 256                                                    ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                ;
; WIDTH_B                            ; 1                                                      ; Untyped                ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                ;
; INIT_FILE                          ; db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_2ie1                                        ; Untyped                ;
+------------------------------------+--------------------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pwm_ctrl:pwm|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 23             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:uart"                                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; received_parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reset_ctrl:\b_gen_pll:i_reset_ctrl"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in    ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_out_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_pll:\b_gen_pll:i_cyclonev_pll"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "startup_reset:\b_gen_pll:i_startup_reset"                                                          ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; startup_reset_out_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 213                         ;
;     CLR               ; 13                          ;
;     ENA               ; 22                          ;
;     ENA CLR           ; 44                          ;
;     ENA SCLR          ; 37                          ;
;     SCLR              ; 42                          ;
;     plain             ; 55                          ;
; arriav_lcell_comb     ; 605                         ;
;     arith             ; 244                         ;
;         0 data inputs ; 34                          ;
;         1 data inputs ; 96                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 45                          ;
;     normal            ; 353                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 58                          ;
;         5 data inputs ; 33                          ;
;         6 data inputs ; 66                          ;
;     shared            ; 8                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 53                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 31.80                       ;
; Average LUT depth     ; 13.88                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Mar 08 13:23:26 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file seven_seg_pkg.vhd
    Info (12022): Found design unit 1: seven_seg_pkg File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/seven_seg_pkg.vhd Line: 5
    Info (12022): Found design unit 2: seven_seg_pkg-body File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/seven_seg_pkg.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file bcd_decode_rom_rtl.vhd
    Info (12022): Found design unit 1: bcd_decode_rom-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/bcd_decode_rom_rtl.vhd Line: 33
    Info (12023): Found entity 1: bcd_decode_rom File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/bcd_decode_rom_rtl.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file serial_uart_rtl.vhd
    Info (12022): Found design unit 1: serial_uart-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_uart_rtl.vhd Line: 43
    Info (12023): Found entity 1: serial_uart File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_uart_rtl.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file startup_reset.vhd
    Info (12022): Found design unit 1: startup_reset-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/startup_reset.vhd Line: 23
    Info (12023): Found entity 1: startup_reset File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/startup_reset.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file reset_ctrl_rtl.vhd
    Info (12022): Found design unit 1: reset_ctrl-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/reset_ctrl_rtl.vhd Line: 29
    Info (12023): Found entity 1: reset_ctrl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/reset_ctrl_rtl.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file key_ctrl.vhd
    Info (12022): Found design unit 1: key_ctrl-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/key_ctrl.vhd Line: 15
    Info (12023): Found entity 1: key_ctrl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/key_ctrl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file c_disp_ctrl.vhd
    Info (12022): Found design unit 1: c_disp_ctrl-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/c_disp_ctrl.vhd Line: 29
    Info (12023): Found entity 1: c_disp_ctrl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/c_disp_ctrl.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file serial_ctrl.vhd
    Info (12022): Found design unit 1: serial_ctrl-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_ctrl.vhd Line: 20
    Info (12023): Found entity 1: serial_ctrl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/serial_ctrl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pwm_ctrl.vhd
    Info (12022): Found design unit 1: pwm_ctrl-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd Line: 31
    Info (12023): Found entity 1: pwm_ctrl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cyclonev_pll.vhd
    Info (12022): Found design unit 1: cycloneV_pll-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll.vhd Line: 22
    Info (12023): Found entity 1: cycloneV_pll File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cyclonev_pll/cyclonev_pll_0002.v
    Info (12023): Found entity 1: cycloneV_pll_0002 File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file lab7_top_level.vhd
    Info (12022): Found design unit 1: lab7_top_level-rtl File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 27
    Info (12023): Found entity 1: lab7_top_level File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 8
Info (12127): Elaborating entity "lab7_top_level" for the top level hierarchy
Info (12128): Elaborating entity "startup_reset" for hierarchy "startup_reset:\b_gen_pll:i_startup_reset" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 77
Info (12128): Elaborating entity "cycloneV_pll" for hierarchy "cycloneV_pll:\b_gen_pll:i_cyclonev_pll" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 84
Info (12128): Elaborating entity "cycloneV_pll_0002" for hierarchy "cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll.vhd Line: 36
Info (12128): Elaborating entity "altera_pll" for hierarchy "cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v Line: 91
Info (12133): Instantiated megafunction "cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/cycloneV_pll/cycloneV_pll_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "reset_ctrl" for hierarchy "reset_ctrl:\b_gen_pll:i_reset_ctrl" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 103
Info (12128): Elaborating entity "key_ctrl" for hierarchy "key_ctrl:key_ctrl" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 130
Info (12128): Elaborating entity "serial_ctrl" for hierarchy "serial_ctrl:serial_ctrl" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 140
Info (12128): Elaborating entity "serial_uart" for hierarchy "serial_uart:uart" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 152
Info (12128): Elaborating entity "pwm_ctrl" for hierarchy "pwm_ctrl:pwm" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 175
Info (12128): Elaborating entity "c_disp_ctrl" for hierarchy "c_disp_ctrl:c_disp_ctrl" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 200
Info (12128): Elaborating entity "bcd_decode_rom" for hierarchy "c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/c_disp_ctrl.vhd Line: 101
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|bcd_rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pwm_ctrl:pwm|Div0" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd Line: 122
Info (12130): Elaborated megafunction instantiation "c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0"
Info (12133): Instantiated megafunction "c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab7_top_level.ram0_bcd_decode_rom_eb028e2c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ie1.tdf
    Info (12023): Found entity 1: altsyncram_2ie1 File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/altsyncram_2ie1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pwm_ctrl:pwm|lpm_divide:Div0" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd Line: 122
Info (12133): Instantiated megafunction "pwm_ctrl:pwm|lpm_divide:Div0" with the following parameter: File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd Line: 122
    Info (12134): Parameter "LPM_WIDTHN" = "23"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf
    Info (12023): Found entity 1: lpm_divide_lbm File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/lpm_divide_lbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/alt_u_div_sve.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledr[1]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledr[2]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledr[3]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledr[4]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledr[5]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledr[6]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledr[7]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledr[8]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledr[9]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 17
    Warning (13410): Pin "ledg[1]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 18
    Warning (13410): Pin "ledg[2]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 18
    Warning (13410): Pin "ledg[3]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 18
    Warning (13410): Pin "ledg[4]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 18
    Warning (13410): Pin "ledg[5]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 18
    Warning (13410): Pin "ledg[6]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 18
    Warning (13410): Pin "ledg[7]" is stuck at GND File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 18
    Warning (13410): Pin "hex3_n[0]" is stuck at VCC File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 22
    Warning (13410): Pin "hex3_n[1]" is stuck at VCC File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 22
    Warning (13410): Pin "hex3_n[2]" is stuck at VCC File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 22
    Warning (13410): Pin "hex3_n[3]" is stuck at VCC File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 22
    Warning (13410): Pin "hex3_n[4]" is stuck at VCC File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 22
    Warning (13410): Pin "hex3_n[5]" is stuck at VCC File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 22
    Warning (13410): Pin "hex3_n[6]" is stuck at VCC File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/lab7_top_level.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register pwm_ctrl:pwm|previous_duty_cycle[5] will power up to High File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd Line: 55
    Critical Warning (18010): Register pwm_ctrl:pwm|previous_duty_cycle[6] will power up to High File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd Line: 55
    Critical Warning (18010): Register pwm_ctrl:pwm|previous_duty_cycle[2] will power up to High File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/pwm_ctrl.vhd Line: 55
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "c_disp_ctrl:c_disp_ctrl|bcd_decode_rom:bcd|altsyncram:bcd_rom_rtl_0|altsyncram_2ie1:auto_generated|ALTSYNCRAM" File: C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab7/db/altsyncram_2ie1.tdf Line: 35
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance cycloneV_pll:\b_gen_pll:i_cyclonev_pll|cycloneV_pll_0002:cyclonev_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 695 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 629 logic cells
    Info (21064): Implemented 10 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Fri Mar 08 13:23:50 2024
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:11


