transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/rtl {C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/rtl/rom_top.v}
vlog -vlog01compat -work work +incdir+C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip {C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/rom_1port.v}

vlog -vlog01compat -work work +incdir+C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/../verification/testbench {C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/../verification/testbench/pll_0_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  pll_0_tb

add wave *
view structure
view signals
run -all
